ne<mark>x</mark>peria

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:


- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

INTEGRATED CIRCUITS



Product specification Supersedes data of 1998 Aug 31 IC24 Data Handbook 1998 Sep 24



Philips Semiconductors

74ALVCH16500

FEATURES

- Complies with JEDEC standard no. 8-1A
- CMOS low power consumption
- Direct interface with TTL levels
- Current drive ± 24 mA at 3.0 V
- All inputs have bushold circuitry
- Output drive capability 50Ω transmission lines @ 85°C
- MULTIBYTETM flow-through standard pin-out architecture
- Low inductance multiple V_{CC} and ground pins for minimum noise and ground bounce

DESCRIPTION

The 74ALVCH16500 is a high-performance CMOS product. This device is an 18-bit universal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable (OE_{AB} and \overline{OE}_{BA}), latch enable (LE_{AB} and LE_{BA}), and clock (\overline{CP}_{AB} and \overline{CP}_{BA}) inputs. For A-to-B data flow, the device operates in the transparent mode when LE_{AB} is High. When LE_{AB} is Low, the A data is latched if \overline{CP}_{AB} is held at a High or Low logic level. If LE_{AB} is Low, the A-bus data is stored in the latch/flip-flop on the High-to-Low transition of \overline{CP}_{AB} . When OE_{AB} is High, the outputs are active. When OE_{AB} is Low, the outputs are in the high-impedance state.

Data flow for B-to-A is similar to that of A-to-B but uses \overline{OE}_{BA} , LE_{BA} and \overline{CP}_{BA} . The output enables are complimentary (OE_{AB} is active High, and \overline{OE}_{BA} is active Low).

To ensure the high impedance state during power up or power down, \overline{OE}_{BA} should be tied to V_{CC} through a pullup resistor and OE_{AB} should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

QUICK REFERENCE DATA

GND = 0V; $T_{amb} = 25^{\circ}C$; $t_r = t_f = 2.5ns$

SYMBOL	PARAMETER	CONDITION	CONDITIONS			
t _{PHL} /t _{PLH}	Propagation delay An, Bn to Bn, An	$V_{CC} = 2.5V, C_L = 30pF$ $V_{CC} = 3.3V, C_L = 50pF$		3.1 2.9	ns	
C _{I/O}	Input/output capacitance			8.0	pF	
Cl	Input capacitance			4.0	pF	
C _{PD} Power dissipation capacitance per latch		$V_1 = GND$ to V_{CC}^1	Outputs enabled	21	рF	
C _{PD}	i ower dissipation capacitance per laten	VI - OND tO VCC.	Outputs disabled	3	ρr	

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_{D} in μ W):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where: $f_i = input$ frequency in MHz; $C_L = output$ load capacitance in pF;

 f_0 = output frequency in MHz; V_{CC} = supply voltage in V; Σ ($C_L \times V_{CC}^2 \times f_0$) = sum of outputs.

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	DWG NUMBER
56-Pin Plastic TSSOP Type II	–40°C to +85°C	74ALVCH16500 DGG	SOT364-1

74ALVCH16500


OE _{AB} 1	50	6 GND
LE _{AB} 2	5	5 CP _{AB}
A0 3	54	4 A0
GND 4	5	3 GND
A1 5	52	2 B1
A2 6	5'	1 B2
V _{CC} 7	50	V _{CC}
A3 8	49	9 B3
A4 9	48	3 B4
A5 10	4	7 B5
GND 11	40	3 GND
A6 12	4	5 B6
A7 13	44	4 B7
A8 14	4:	3 B8
A9 15	42	2 B9
A10 16	4	I B10
A11 17	40) B11
GND 18	39	GND
A12 19	38	3 B12
A13 20	3	7 B13
A14 21	30	6 B14
V _{CC} 22	3	Vcc
A15 23	34	4 B15
A16 24	3:	3 B16
GND 25	32	2 GND
A17 26	3	I B17
OE _{BA} 27	30	
LE _{BA} 28	29	GND
	SW0008	30

PIN CONFIGURATION

PIN DESCRIPTION


PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	OE _{AB}	Output enable A-to-B
2	LE _{AB}	Latch enable A-to-B
3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26	A0 to A17	Data inputs/outputs
4, 11, 18, 25, 29, 32, 39, 46, 53, 56	GND	Ground (0V)
7, 22, 35, 50	V _{CC}	Positive supply voltage
27	OEBA	Output enable B-to-A
28	LE _{BA}	Latch enable B-to-A
30	CPBA	Clock input B-to-A
54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31	B0 to B17	Data inputs/outputs
55	CP _{AB}	Clock input A-to-B

BUS HOLD CIRCUIT




74ALVCH16500

LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



74ALVCH16500

LOGIC DIAGRAM (one section)



FUNCTION TABLE

	INP	UTS		OUTPUTS	OPERATING MODE
OEAB	LEAB	CPAB	An	Bn	
L	Н	Х	Х	Z	Disabled
Н	Н	Х	Н	Н	Transparent
н	н	Х	L	L	
Н	\downarrow	Х	h	Н	Latch data & display
Н	\downarrow	Х	I	L	Laten data & display
Н	L	\downarrow	h	Н	Clock data & display
н	L	\downarrow	I	L	CIUCK data & display
Н	L	H or L	Х	Н	Hold data & display
н	L	H or L	Х	L	riou data & display

NOTE: A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CPBA.

H = High voltage level
h = High voltage level one set-up time prior to the Enable or Clock transition

L = Low voltage level

I = Low voltage level one set-up time prior to the Enable or Clock transition

NC= No Change

X = Don't care

Z = High Impedance "off" state

 \downarrow = High-to-Low Enable or Clock transition

74ALVCH16500

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIM	IITS	UNIT
STWBOL	FARAINETER	CONDITIONS	MIN	MAX	UNIT
DC supply voltage 2.5V range (for max. speed performance @ 30 pF output load)			2.3	2.7	V
V _{CC}	DC supply voltage 3.3V range (for max. speed performance @ 50 pF output load)		3.0	3.6	V
VI	DC Input voltage range		0	V _{CC}	V
Vo	DC output voltage range		0	V _{CC}	V
T _{amb}	Operating free-air temperature range		-40	+85	°C
t _r , t _f	Input rise and fall times	$V_{CC} = 2.3 \text{ to } 3.0 \text{V}$ $V_{CC} = 3.0 \text{ to } 3.6 \text{V}$	0 0	20 10	ns/V

ABSOLUTE MAXIMUM RATINGS

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
I _{IK}	DC input diode current	V ₁ <0	-50	mA
M		For control pins ¹	-0.5 to +4.6	v
VI	DC input voltage	For data inputs ¹	–0.5 to V _{CC} +0.5	Ň
I _{OK}	DC output diode current	$V_{O} > V_{CC} \text{ or } V_{O} < 0$	±50	mA
Vo	DC output voltage	Note 1	–0.5 to V _{CC} +0.5	V
Ι _Ο	DC output source or sink current	$V_{O} = 0$ to V_{CC}	±50	mA
I _{GND} , I _{CC}	DC V _{CC} or GND current		±100	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{TOT}	Power dissipation per package –plastic thin-medium-shrink (TSSOP)	For temperature range: -40 to +125 °C above +55°C derate linearly with 8 mW/K	600	mW

NOTE:

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

74ALVCH16500

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).

			LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS	Temp :	= -40°C to +8	5°C		
			MIN	TYP ¹	MAX	1	
		V _{CC} = 2.3 to 2.7V	1.7	1.2			
VIH	HIGH level Input voltage	V _{CC} = 2.7 to 3.6V	2.0	1.5		V	
M		V _{CC} = 2.3 to 2.7V		1.2	0.7	v	
VIL	LOW level Input voltage	V _{CC} = 2.7 to 3.6V		1.5	0.8		
		V_{CC} = 2.3 to 3.6V; V_I = V_{IH} or V_{IL} ; I_O = -100 μ A	V _{CC} -0.2	V _{CC}			
		V_{CC} = 2.3V; V_I = V_{IH} or V_{IL} ; I_O = -6mA	V _{CC} -0.3	V _{CC} -0.08		1	
M		V_{CC} = 2.3V; V_I = V_{IH} or V_{IL} ; I_O = -12mA	V _{CC} -0.6	V _{CC} -0.26			
V _{OH}	HIGH level output voltage	V_{CC} = 2.7V; V_I = V_{IH} or V_{IL} ; I_O = -12mA	V _{CC} -0.5	V _{CC} -0.14		ľ	
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -12mA$	V _{CC} -0.6	V _{CC} -0.09		-	
		V_{CC} = 3.0V; V_{I} = V_{IH} or $V_{IL;}$ I_{O} = $-24mA$	V _{CC} -1.0	$V_{CC}_{-}0.28$			
		V_{CC} = 2.3 to 3.6V; V_I = V_{IH} or V_{IL} ; I_O = 100 μ A		GND	0.20	V	
		V_{CC} = 2.3V; V_I = V_{IH} or V_{IL} ; I_O = 6mA		0.07	0.40	V	
V _{OL}	LOW level output voltage	V_{CC} = 2.3V; V_I = V_{IH} or V_{IL} ; I_O = 12mA		0.15	0.70		
	V_{CC} = 2.7V; V_{I} = V_{IH} or V_{IL} ; I_{O} = 12mA			0.14	0.40	V	
		V_{CC} = 3.0V; V_{I} = V_{IH} or $V_{IL;}$ I_{O} = 24mA		0.27	0.55		
I	Input leakage current	$V_{CC} = 2.3$ to 3.6V; $V_I = V_{CC}$ or GND		0.1	5	μΑ	
I _{OZ}	3-State output OFF-state current	$ \begin{array}{l} V_{CC} = 2.7 \text{ to } 3.6 \text{V}; \text{V}_{\text{I}} = \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IL}}; \\ \text{V}_{\text{O}} = \text{V}_{CC} \text{ or } \text{GND} \end{array} $		0.1	10	μΑ	
I _{CC}	Quiescent supply current	V_{CC} = 2.3 to 3.6V; V_{I} = V_{CC} or GND; I_{O} = 0		0.2	40	μA	
ΔI_{CC}	Additional quiescent supply current	V_{CC} = 2.3V to 3.6V; V_{I} = V_{CC} – 0.6V; I_{O} = 0		150	750	μA	
	Bus hold LOW sustaining current	$V_{CC} = 2.3V; V_I = 0.7V^2$	45	-			
BHL	Bus hold LOW sustaining current	$V_{CC} = 3.0V; V_I = 0.8V^2$	75	150		μΑ	
	Bus hold HIGH sustaining current	$V_{CC} = 2.3V; V_1 = 1.7V^2$	-45				
Івнн		$V_{CC} = 3.0V; V_1 = 2.0V^2$	-75	-175		μA	
I _{BHLO}	Bus hold LOW overdrive current	$V_{CC} = 3.6 V^2$	500			μA	
I _{BHHO}	Bus hold HIGH overdrive current	$V_{CC} = 3.6V^2$	-500			μA	

NOTES:

1. All typical values are at $T_{amb} = 25^{\circ}C$. 2. Valid for data inputs of bus hold parts.

74ALVCH16500

AC CHARACTERISTICS FOR V_{CC} = 2.3V TO 2.7V RANGE GND = 0V; $t_r = t_f \le 2.0ns$; $C_L = 30pF$

				LIMITS			
SYMBOL	PARAMETER	WAVEFORM	v	UNIT			
			MIN	TYP ¹	MAX		
	Propagation delay An, Bn to Bn, An		1.0	3.1	5.2		
t _{PHL} /t _{PLH}	Propagation delay LE_{AB} , LE_{BA} to Bn, An	1, 2	1.0	3.6	6.2	ns	
	Propagation delay \overline{CP}_{AB} , \overline{CP}_{BA} to Bn, An		1.0	3.7	6.6		
to/to	$\frac{3-\text{State output enable time}}{\text{OE}_{BA}}$ to An	- 3	1.0	3.1	6.2	ns	
ΨΖΗΛΡΖL	t _{PZH} /t _{PZL} 3-State output enable time OE _{AB} to Bn		1.0	2.7	5.7	115	
+/+	3-State output enable time OE _{BA} to An	- 3	1.0	2.8	5.4	20	
t _{PHZ} /t _{PLZ}	3-State output enable time OE_{AB} to Bn	3	1.0	2.7	6.1	ns	
•	Pulse width HIGH LE _{AB} , LE _{BA}	2	3.3	0.8	-		
t _W	Pulse width HIGH or LOW CP_{AB} , CP_{BA}	2	3.3	2.0	-	ns	
	Set-up time An _, Bn to CP _{AB} , CP _{BA}	- 4	1.7	0.1	-		
ts∪	Set-up time An, Bn to LE _{AB,} LE _{BA}	4	1.9	0.1	-	ns	
•	Hold time An, Bn to CP _{AB} , CP _{BA}	- 4	1.7	0.2	-		
t _h ·	Hold time An, Bn to LE _{AB} , LE _{BA}		2.0	0.2	-	ns	
f _{MAX}	Maximum clock frequency		150	333	-	MHz	

NOTE:

1. All typical values are at V_{CC} = 2.5V and T_{amb} = 25°C.

74ALVCH16500

AC CHARACTERISTICS FOR V_{CC} = 3.0V TO 3.6V RANGE AND V_{CC} = 2.7V GND = 0V; $t_r = t_f = 2.5ns$; $C_L = 50pF$

			LIMITS						
SYMBOL	PARAMETER	WAVEFORM	Vcc	; = 3.3V ±	0.3V	\	/ _{CC} = 2.7	V	UNIT
			MIN TYP ¹ MAX		MIN	ТҮР	MAX	1	
	Propagation delay An, Bn to Bn, An		1.0	2.9	4.2		3.1	4.7	
t _{PHL} /t _{PLH}	Propagation delay LE _{AB} , LE _{BA} to Bn, An	1, 2	1.0	3.1	4.9		3.4	5.5	ns
	Propagation delay CP _{AB} , CP _{BA} to Bn, An		1.1	3.3	5.5		3.8	6.6	
t/t	$\frac{3}{OE}$ at the output enable time \overline{OE}_{BA} to An	3	1.0	2.8	5.2		3.3	6.2	ns
t _{PZH} /t _{PZL}	3-State output enable time OE_{AB} to Bn		1.0	2.5	4.6		2.7	5.4	115
L /L	3-State output disable time OE _{BA} to An	3	1.0	3.2	4.3		3.3	4.6	
t _{PHZ} /t _{PLZ}	3-State output disable tiime OE _{AB} to Bn		1.5	3.2	5.0		3.6	5.7	ns
•	LE pulse width LE _{AB} , LE _{BA} to \overline{CP}_{AB} , \overline{CP}_{BA}	2	3.3	0.9		3.3	0.7		ns
t _W	LE pulse width HIGH or LOW CP _{AB} , CP _{BA}	2	3.3	1.1		3.3	1.4		115
t	Set-up time An, Bn to CP _{AB} , CP _{BA}	4	1.3	0.2		1.4	0.1		ns
ts∪	Set-up time An, Bn to LE _{AB} , LE _{BA}	4	1.4	0.3		1.6	-0.2		115
+	Hold time An, Bn to CP _{AB} , CP _{BA}		1.3	-0.1		1.6	0.3		ns
чh	t _h Hold time An, Bn to LE _{AB} , LE _{BA} 4		1.5	0.1		1.8	0.1		115
f _{MAX}	Maximum clock frequency		150	340		150	333		MHz

NOTE:

1. All typical values are at V_{CC} = 3.3V and T_{amb} = 25^{\circ}C.

74ALVCH16500


AC WAVEFORMS

V_{CC} = 2.3 TO 2.7 V RANGE


- 1. V_M = 0.5 V
- 2. $V_X = V_{OL} + 0.15V$
- 3. $V_{\rm Y}^{\rm A} = V_{\rm OH}^{\rm OL} 0.15 V$
- 4. $V_{I} = V_{CC}$ 5. V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.

 V_{CC} = 3.0 TO 3.6 V RANGE AND V_{CC} = 2.7 V 1. V_{M} = 1.5 V


- 2. $V_X = V_{OL} + 0.3V$ 3. $V_Y = V_{OH} 0.3V$ 4. $V_1 = 2.7 V$
- 5. V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.




Waveform 1. Input (An, Bn) to output (Bn, An) propagation times



Waveform 2. Latch enable input (LE_{AB}, LE_{BA}) and clock pulse input (\overline{CP}_{AB} , \overline{CP}_{BA}) to output (An, Bn) propagation delays and latch enable pulse width




Waveform 3. 3-State enable and disable times



Waveform 4. Data set-up and hold times for the An and Bn inputs to the LE_{AB}, LE_{BA}, \overline{CP}_{AB} and \overline{CP}_{BA} inputs

74ALVCH16500


TEST CIRCUIT



Waveform 5. Load circuitry for switching times

18-Bit Universal Bus Transceiver

74ALVCH16500



18-Bit Universal Bus Transceiver

74ALVCH16500

NOTES

74ALVCH16500

DEFINITIONS					
Data Sheet Identification	Product Status	Definition			
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.			
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.			
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.			

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Argues Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

Date of release: 08-98

Document order number:

9397-750-04802

Let's make things better.



PHILIPS