# ne<mark>x</mark>peria

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:


- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

### INTEGRATED CIRCUITS



Product specification Supersedes data of 2000 Mar 14 IC24 Data Handbook

2000 Jun 20



#### 74ALVC162836A

56 CP

55 A1

54

53 GND

52

51

50 V<sub>CC</sub>

49

48

47

46

45

44

43

42

41

40

39 GND

38

37

36

34

33

32

31

30

29 LE

A2

A<sub>3</sub>

 $A_4$ 

 $A_5$ 

 $A_6$ 

A7

A<sub>8</sub>

Ag

A<sub>10</sub>

A<sub>11</sub>

A<sub>12</sub>

A<sub>13</sub>

 $A_{14}$ 

A<sub>15</sub>

A<sub>16</sub>

35 V<sub>CC</sub>

A<sub>17</sub>

A<sub>18</sub>

GND

A<sub>19</sub>

A<sub>20</sub>

SH00197

GND

**PIN CONFIGURATION** 

OE

Y<sub>1</sub> 2

GND 4

Y<sub>3</sub>

Y<sub>4</sub> 6

V<sub>CC</sub> 7

Y<sub>5</sub> 8

Y<sub>6</sub> 9

GND 11

Y<sub>8</sub>

Y9

Y<sub>10</sub>

Y<sub>11</sub> 15

Y<sub>12</sub> 16

GND 18

Y<sub>14</sub>

Y<sub>15</sub>

Y<sub>16</sub>

V<sub>CC</sub> 22

Y<sub>17</sub>

Y<sub>18</sub>

GND 25

Y<sub>20</sub>

NC 28

1

Y<sub>2</sub> 3

5

Y<sub>7</sub> 10

12

13

14

Y<sub>13</sub> 17

19

20

21

23

24

Y<sub>19</sub> 26

27

#### **FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- Complies with JEDEC standard no. 8-1A.
- CMOS low power consumption
- Direct interface with TTL levels
- Current drive ± 12 mA at 3.0 V
- MULTIBYTE<sup>TM</sup> flow-through standard pin-out architecture
- Low inductance multiple V<sub>CC</sub> and GND pins for minimum noise and ground bounce
- Output drive capability 50 Ω transmission lines @ 85°C
- Integrated 30 Ω termination resistors
- Diode clamps to V<sub>CC</sub> and GND on all inputs
- Input diodes to accommodate strong drivers

#### DESCRIPTION

The 74ALVC162836A is an 20-bit universal bus driver. Data flow is controlled by output enable ( $\overline{OE}$ ), latch enable ( $\overline{LE}$ ) and clock inputs (CP).

When  $\Box E$  is HIGH, the A to Y data flow is transparent. When  $\Box E$  is HIGH and CP is held at LOW or HIGH, the data is latched; on the LOW to HIGH transient of CP the A-data is stored in the latch/flip-flop.

The 74ALVC162836A is designed with 30  $\Omega\_series$  resistors in both HIGH or LOW output stages.

When  $\overline{OE}$  is LOW the outputs are active. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the latch/flip -flop.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5$ ns

SYMBOL	PARAMETER	CONDITIO	NS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay An to Yn; LE to Yn; CP to Yn	$V_{CC} = 3.3 \text{ V}, C_{L} = 50 \text{ pF}$	2.9 3.5 3.3	ns	
f <sub>max</sub>	Maximum clock frequency	$V_{CC} = 3.3 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$	240	MHz	
Cl	Input capacitance			4.0	pF
C <sub>I/O</sub>	Input/Output capacitance			8.0	pF
C	Power dissipation capacitance per buffer	$V_{I} = GND$ to $V_{CC}^{1}$	transparent mode Output enabled Output disabled	10 3	ъĘ
C <sub>PD</sub>			Clocked mode Output enabled Output disabled	21 15	pF

#### NOTES:

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where: } f_{i} = \text{input frequency in MHz; } C_{L} = \text{output load capacitance in pF;}$ 

 $f_0$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma$  ( $C_L \times V_{CC}^2 \times f_0$ ) = sum of outputs.

#### 74ALVC162836A


#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
56-Pin Plastic Thin Shrink Small Outline (TSSOP) Type II	–40°C to +85°C	74ALVC162836A DGG	SOT364-1


#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION
28	NC	No connection
2, 3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26, 27	$Y_1$ to $Y_{18}$	Data outputs
4, 11, 18, 25, 32, 39, 46, 53, 56	GND	Ground (0V)
7, 22, 35, 50	V <sub>CC</sub>	Positive supply voltage
1	ŌĒ	Output enable input (active LOW)
29	LE	Latch enable input (active LOW)
56	CP	Clock input
55, 54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31, 30	$A_1$ to $A_{18}$	Data inputs

#### LOGIC SYMBOL




#### **TYPICAL INPUT (DATA OR CONTROL)**



#### 74ALVC162836A

#### LOGIC SYMBOL (IEEE/IEC)



#### **FUNCTION TABLE**

	INPUTS					
OE	LE	СР	Α	Y		
Н	Х	Х	Х	Z		
L	L	Х	L	L		
L	L	Х	Н	Н		
L	Н	$\uparrow$	L	L		
L	Н	$\uparrow$	Н	Н		
L	Н	Н	Х	Y <sub>0</sub> 1		
L	Н	L	Х	Y <sub>0</sub> <sup>2</sup>		

HIGH voltage level Н =

L = LOW voltage level

Don't care X Z ↑ =

= High impedance "off" state

LOW-to-HIGH level transition =

#### NOTES:

1. Output level before the indicated steady-state input conditions were established, provided that CP is high before  $\overline{\text{LE}}$  goes low.

2. Output level before the indicated steady-state input conditions were established.

#### 74ALVC162836A

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	MIN	МАХ	UNIT
	DC supply voltage 2.5 V range (for max. speed performance @ 30 pF output load)		2.3	2.7	
V <sub>CC</sub>	DC supply voltage 3.3 V range (for max. speed performance @ 50 pF output load)		3.0	3.6	V
	DC supply voltage (for low-voltage applications)		1.2	3.6	
VI	DC Input voltage range		0	V <sub>CC</sub>	V
Vo	DC output voltage range		0	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating free-air temperature range		-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	V <sub>CC</sub> = 2.3 to 3.0 V V <sub>CC</sub> = 3.0 to 3.6 V	0 0	20 10	ns/V

#### **ABSOLUTE MAXIMUM RATINGS**

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	$V_{I} \pm 0$	-50	mA
VI	DC input voltage	Note 1	-0.5 to +4.6	V
I <sub>OK</sub>	DC output diode current	$V_O > V_{CC} \text{ or } V_O  \pm  0$	±50	mA
Vo	DC output voltage	Note 1	–0.5 to V <sub>CC</sub> +0.5	V
Ι <sub>Ο</sub>	DC output source or sink current	$V_{O} = 0$ to $V_{CC}$	$\pm 50$	mA
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND current		±100	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
P <sub>TOT</sub>	Power dissipation per package –plastic medium-shrink (SSOP) –plastic thin-medium-shrink (TSSOP)	For temperature range: -40 to +125 °C above +55°C derate linearly with 11.3 mW/K above +55°C derate linearly with 8 mW/K	850 600	mW

NOTE:

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

74ALVC162836A

## 20-bit registered driver with inverted register enable and $30\Omega$ termination resistors (3-State)

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Temp =	= -40°C to +8	5°C	
			MIN TYP <sup>1</sup> M		MAX	1
		V <sub>CC</sub> = 2.3 to 2.7 V	1.7	1.2		
VIH	HIGH level Input voltage	V <sub>CC</sub> = 2.7 to 3.6 V	2.0	1.5		V V
		V <sub>CC</sub> = 2.3 to 2.7 V		1.2	0.7	
VIL	LOW level Input voltage	V <sub>CC</sub> = 2.7 to 3.6 V		1.5	0.8	
		$V_{CC} = 2.3 \text{ to } 3.6 \text{ V}; \text{ V}_{I} = \text{V}_{IH} \text{ or } \text{V}_{IL};$ $I_{O} = -100 \ \mu\text{A}$	V <sub>CC</sub> -0.2	V <sub>CC</sub>		
		$V_{CC}$ = 2.3 V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = -4 mA	V <sub>CC</sub> -0.4	V <sub>CC</sub> _0.11		1
		$V_{CC}$ = 2.3 V; $V_{I}$ = $V_{IH}$ or $V_{IL}$ ; $I_{O}$ = -6 mA	V <sub>CC</sub> -0.6	V <sub>CC</sub> -0.17		1
V <sub>OH</sub>	HIGH level output voltage	$V_{CC}$ = 2.7 V; $V_{I}$ = $V_{IH}$ or $V_{IL}$ ; $I_{O}$ = -4 mA	V <sub>CC</sub> -0.5	V <sub>CC</sub> -0.09		V
		$V_{CC}$ = 2.7 V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = -8 mA	V <sub>CC</sub> -0.7	V <sub>CC</sub> -0.19		
		$V_{CC} = 3.0 \text{ V}; \text{ V}_{I} = \text{V}_{IH} \text{ or } \text{V}_{IL}; \text{ I}_{O} = -6 \text{ mA}$	V <sub>CC</sub> -0.6	V <sub>CC</sub> -0.13		1
		$V_{CC}$ = 3.0 V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = -12 mA	V <sub>CC</sub> -1.0	V <sub>CC</sub> -0.27		1
		$V_{CC}$ = 2.3 to 3.6 V; $V_{I}$ = $V_{IH}$ or $V_{IL};$ $I_{O}$ = 100 $\mu A$		GND	0.20	
		$V_{CC}$ = 2.3 V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 4 mA		0.07	0.40	
		$V_{CC}$ = 2.3 V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 6 mA		0.11	0.55	]
V <sub>OL</sub>	LOW level output voltage	$V_{CC}$ = 2.7 V; $V_{I}$ = $V_{IH}$ or $V_{IL}$ ; $I_{O}$ = 4 mA		0.06	0.40	<sup>∨</sup>
		$V_{CC}$ = 2.7 V; $V_{I}$ = $V_{IH}$ or $V_{IL}$ ; $I_{O}$ = 8 mA		0.13	0.60	
		$V_{CC}$ = 3.0 V; $V_{I}$ = $V_{IH}$ or $V_{IL}$ ; $I_{O}$ = 6 mA		0.09	0.55	
		$V_{CC}$ = 3.0 V; $V_{I}$ = $V_{IH}$ or $V_{IL;}$ $I_{O}$ = 12 mA		0.19	0.80	
I <sub>I</sub>	Input leakage current	$V_{CC} = 2.3 \text{ to } 3.6 \text{ V};$ $V_I = V_{CC} \text{ or GND}$		0.1	5	μ/
I <sub>OZ</sub>	3-State output OFF-state current	$ \begin{array}{l} V_{CC} = 2.3 \text{ to } 3.6 \text{ V};  V_{I} = V_{IH} \text{ or } V_{IL}; \\ V_{O} = V_{CC} \text{ or }  \text{GND} \end{array} $		0.1	10	μ/
I <sub>CC</sub>	Quiescent supply current	$V_{CC}$ = 2.3 to 3.6 V; $V_{I}$ = $V_{CC}$ or GND; $I_{O}$ = 0		0.2	40	μA
$\Delta I_{CC}$	Additional quiescent supply current	$V_{CC} = 2.3 \text{ V}$ to 3.6 V; $V_{I} = V_{CC} - 0.6 \text{ V}$ ; $I_{O} = 0$		150	750	μA

NOTE:

1. All typical values are at  $T_{amb} = 25^{\circ}C$ .

#### 74ALVC162836A

#### AC CHARACTERISTICS FOR V<sub>CC</sub> = 2.3 V TO 2.7 V RANGE

 $GND = 0 \text{ V}; \text{ } t_r = t_f \leq 2.0 \text{ } \text{ns}; \text{ } C_L = 30 \text{ } \text{pF}$ 

SYMBOL	PARAMETER	WAVEFORM	V	UNIT			
			MIN	TYP <sup>1</sup>	MAX	1	
	Propagation delay An to Yn	1, 7	1.0	3.5	4.4		
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay LE to Yn	2, 7	1.1	3.5	5.0	ns	
	Propagation delay CP to Yn	4, 7	1.0	3.7	5.4		
t <sub>PZH</sub> /t <sub>PZL</sub>	2-State output enable time OE to Yn		1.1	3.5	5.0	ns	
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-State output disable time OE to Yn	6, 7	1.0	2.8	4.5	ns	
	CP pulse width HIGH or LOW	4, 7	3.3	1.0	-		
t <sub>W</sub>	LE pulse width HIGH	2,7	3.3	0.7	-	ns	
	Set-up time An to CP	5, 7	1.0	-	-		
ts∪	Set-up time An to LE	3, 7	1.5	-	-	ns	
	Hold time An to CP	3, 7	1.0	0.4	-	ns	
t <sub>h</sub>	Hold time An to LE	3, 7	0.5	0.1	-		
f <sub>max</sub>	Maximum clock pulse frequency	4, 7	150	190	-	MHz	

NOTE:

1. All typical values are at V<sub>CC</sub> = 2.5 V and T<sub>amb</sub> = 25°C.

#### AC CHARACTERISTICS FOR V<sub>CC</sub> = 3.0 V TO 3.6 V RANGE AND V<sub>CC</sub> = 2.7 V

GND = 0 V;  $t_r = t_f \le 2.5 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

				LIMITS			LIMITS		
SYMBOL	PARAMETER	WAVEFORM	Vc	<sub>C</sub> = 3.3 ± 0.3	3 V	,	V <sub>CC</sub> = 2.7 V	,	
			MIN	TYP <sup>1, 2</sup>	MAX	MIN	TYP <sup>1</sup>	MAX	]
	Propagation delay An to Yn	1, 7	1.2	2.8	4.3	-	3.3	4.6	
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay LE to Yn	2, 7	1.4	2.8	4.4	-	3.4	4.8	ns
	Propagation delay CP to Yn	4, 7	1.1	3.2	4.9	-	3.8	5.2	1
t <sub>PZH</sub> /t <sub>PZL</sub>	3-State output enable time OE to Yn	6, 7	1.2	2.7	4.5	-	3.7	5.0	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-State output disable time OE to Yn	6, 7	1.7	3.4	4.8	-	3.5	4.9	ns
4	CP pulse width HIGH or LOW	4, 7	3.3	0.7	-	3.3	1.2	-	
t <sub>W</sub>	LE pulse width HIGH	2, 7	3.3	0.6	-	3.3	0.6	-	ns
	Set-up time An to CP	5, 7	1.0	-	-	1.0	-	-	
tsu	Set-up time An to LE	3, 7	1.5	-	-	1.5	-	-	ns
	Hold time An to CP	3, 7	1.2	1.2	_	1.2	0.4	-	
t <sub>h</sub>	Hold time An to LE	3, 7	1.0	0.4	_	1.0	0.1	-	ns
f <sub>max</sub>	Maximum clock pulse frequency	4, 7	150	240	-	150	190	-	MHz

NOTES:

1. All typical values are measured  $T_{amb} = 25^{\circ}C$ .

2. Typical value is measured at V<sub>CC</sub> = 3.3 V.

#### 74ALVC162836A


### AC WAVEFORMS FOR V<sub>CC</sub> = 3.0 V TO 3.6 V AND V<sub>CC</sub> = 2.7 V RANGE

 $V_M$  = 1.5 V  $V_X$  =  $V_{OL}$  + 0.3 V  $V_Y$  =  $V_{OH}$  – 0.3 V  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.  $V_I$  = 2.7 V


### AC WAVEFORMS FOR V<sub>CC</sub> = 2.3 V TO 2.7 V AND V<sub>CC</sub> < 2.3 V RANGE

 $\begin{array}{l} V_M = 0.5 \ V_{CC} \\ V_X = V_{OL} + 0.15 \ V \\ V_Y = V_{OH} - 0.15 \ V \\ V_{OL} \ \text{and} \ V_{OH} \ \text{are the typica} \end{array}$ 


 $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.  $V_{I}$  =  $V_{CC}$ 




Waveform 1. Input (Dn) to output (Yn) propagation delay




Waveform 2. Latch enable input (LE) pulse width, the latch enable input to output (Yn) propagation delays.




Waveform 3. Data set-up and hold times for the An input to the LE input



Waveform 4. The clock (CP) to Yn propagation delays, the clock pulse width and the maximum clock frequency.




Waveform 5. Data set-up and hold times for the An input to the clock CP input



Waveform 6. 3-State enable and disable times


#### 74ALVC162836A

#### **TEST CIRCUIT**



Waveform 7. Load circuitry for switching times

#### 74ALVC162836A



#### 74ALVC162836A

NOTES

#### 74ALVC162836A

#### Data sheet status

Data sheet status	Product status	Definition <sup>[1]</sup>
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

> Date of release: 06-00 9397-750-07245

Document order number:

Let's make things better.



