

3.3V PCI Express® 3.0 2-Lane Exchange Switch

#### **Features**

→ 8 Differential Channel (2-lane) Exchange

→ PCI Express<sup>®</sup> 3.0 performance, 8.0 Gbps

→ Bi-directional operation

→ Low Bit-to-Bit Skew: 10ps (between ± signals)

→ Low Crosstalk: -29dB @ 2.5GHz (5Gbps) -20dB @ 4.0GHz (8Gbps)

→ Low Insertion Loss: -1.1dB @ 2.5GHz (5Gbps)

-1.45dB @ 4.0GHz (8Gbps)

→ V<sub>DD</sub> Operating Range: 3.3V ±10%

→ Industrial Temperature Range: -40°C to 85°C

→ ESD Tolerance: 2kV HBM

→ Packaging (Pb-free & Green):

42-contact, TQFN (ZH42), 3.5x9mm.

□ 40-contact, TQFN (ZL40), 3x6mm.

## **Description**

Pericom semiconductor's PI3PCIE3442 is a differential exchange switch featuring pass-through pinout. It supports two full PCI Express\* lanes operating at 8.0Gbps PCIe\* 3.0 performance.

With the select control input low, Port A connects to Port B, and Port C connects to port D for an 8-channel differential pass-though. When the select control input is high Port A connects to Port D, and Port B connects to Port C.


## **Application**

Switching 4 lanes of DP1.2 from PC/Notebook/Tablet to Display monitor

#### **Truth Table**

Function	SEL	OE#
Ax = Bx $Cx = Dx$	0	0
Ax = Dx $Cx = Bx$	1	0
Ax, $Bx$ , $Cx$ , $Dx = Hi-Z$ (disconnect)	x	1


### **Block Diagram**








## Pin Diagram 42-TQFN




## Pin Diagram 40-TQFN







## **Application Diagram**



Generic 2 x 2 DP1.2 Switching Using PI3PCIE3442 (3x6mm 40 pad QFN)





## Pin Description (42-TQFN)

Pin #	Pin Name	I/O	Description
1	A0+	I/O	Signal I/O, Channel 0, Port A
2	A0-		
5	A1+	I/O	Signal I/O, Channel 1, Port A
6	A1-		
10	A2+	I/O	Signal I/O, Channel 2, Port A
11	A2-		
14	A3+	I/O	Signal I/O, Channel 3, Port A
15	A3-		
38	B0+	I/O	Signal I/O, Channel 0, Port B
37	В0-		
34	B1+	I/O	Signal I/O, Channel 1, Port B
33	B1-		
29	B2+	I/O	Signal I/O, Channel 2, Port B
28	B2-		
25	B3+	I/O	Signal I/O, Channel 3, Port B
24	В3-		
3	C0+	I/O	Signal I/O, Channel 0, Port C
4	C0-		
7	C1+	I/O	Signal I/O, Channel 1, Port C
8	C1-		
12	C2+	I/O	Signal I/O, Channel 2, Port C
13	C2-		
16	C3+	I/O	Signal I/O, Channel 3, Port C
17	C3-		
36	D0+	I/O	Signal I/O, Channel 0, Port D
35	D0-		
32	D1+	I/O	Signal I/O, Channel 1, Port D
31	D1-		
27	D2+	I/O	Signal I/O, Channel 2, Port D
26	D2-		
23	D3+	I/O	Signal I/O, Channel 3, Port D
22	D3-		
41	OE#	I	Output Enable, active low. When OE# = 0 the device I/O is enabled. When OE#=1, all I/O are high impedance
9	SEL	I	Operation mode Select (when SEL=0: A→B, C→D, when SEL=1: A→D, C→B)
18, 20, 30, 40, 42	$V_{\mathrm{DD}}$	Pwr	3.3V ±10% Positive Supply Voltage
19, 21, 39, Center Pad	GND	Pwr	Power ground





## Pin Description (40-TQFN)

Pin #	Pin Name	I/O	Description
39	A0+	I/O	Signal I/O, Channel 0, Port A
40	A0-		
3	A1+	I/O	Signal I/O, Channel 1, Port A
4	A1-		
8	A2+	I/O	Signal I/O, Channel 2, Port A
9	A2-		
12	A3+	I/O	Signal I/O, Channel 3, Port A
13	A3-		
36	B0+	I/O	Signal I/O, Channel 0, Port B
35	В0-		
32	B1+	I/O	Signal I/O, Channel 1, Port B
31	B1-		
26	B2+	I/O	Signal I/O, Channel 2, Port B
25	B2-		
22	B3+	I/O	Signal I/O, Channel 3, Port B
21	В3-		
1	C0+	I/O	Signal I/O, Channel 0, Port C
2	C0-		
5	C1+	I/O	Signal I/O, Channel 1, Port C
6	C1-		
10	C2+	I/O	Signal I/O, Channel 2, Port C
11	C2-		
14	C3+	I/O	Signal I/O, Channel 3, Port C
16	C3-		
34	D0+	I/O	Signal I/O, Channel 0, Port D
33	D0-		
30	D1+	I/O	Signal I/O, Channel 1, Port D
29	D1-		
24	D2+	I/O	Signal I/O, Channel 2, Port D
23	D2-		
20	D3+	I/O	Signal I/O, Channel 3, Port D
19	D3-		
38	OE#	I	Output Enable, active low. When OE# = 0 the device I/O is enabled. When OE#=1, all I/O are high impedance
7	SEL	I	Operation mode Select (when SEL=0: $A\rightarrow B$ , $C\rightarrow D$ , when SEL=1: $A\rightarrow D$ , $C\rightarrow B$ )
17, 28	$V_{\mathrm{DD}}$	Pwr	3.3V ±10% Positive Supply Voltage
15, 18, 27, 37, Center Pad	GND	Pwr	Power ground





### **Maximum Ratings**

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-4.6V V <sub>DD</sub> 20mA
Power Dissipation	0.5W

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **Electrical Characteristics** Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Units
$V_{\mathrm{DD}}$	3.3V Power Supply		3.0	3.3	3.6	V
I <sub>DD</sub>	Total current from V <sub>DD</sub> 3.3V supply	SEL and OE# at OV or V <sub>DD</sub>			300	μΑ
$T_{A}$	Operating temperature range		-40		85	°C

### DC Electrical Characteristics for Switching over Operating Range

Param- eters	Description	Test Conditions <sup>(1)</sup>	Min	Typ <sup>(1)</sup>	Max	Units
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed HIGH level	0.65 x V <sub>DD</sub>			
V <sub>IL</sub>	Input LOW Voltage	Guaranteed LOW level	-0.5		0.35 x V <sub>DD</sub>	$\mathbf{V}$
V <sub>IK</sub>	Clamp Diode Voltage	$V_{DD} = Max., I_{IN} = -18mA$		-0.7	-1.2	
$I_{IH}$	Input HIGH Current, SEL	$V_{DD} = Max., V_{IN} = V_{DD}$	-10		+10	
$I_{IL}$	Input LOW Current, SEL	$V_{DD} = Max., V_{IN} = GND$	-10		+10	μΑ
IIH	Input HIGH Current, $A_X$ , $B_X$ , $C_{X_1}$ , $D_X$	$V_{DD} = Max., V_{IN} = 1.8V$	-10		+10	
IIL	Input LOW Current, A <sub>X</sub> , B <sub>X</sub> , C <sub>X</sub> ,D <sub>X</sub>	$V_{DD} = Max., V_{IN} = 0V$	-10		+10	μΑ

Note:

## **Switching Characteristics**

Parameters	Description	<b>Test Conditions</b>	Min.	Тур.	Max.	Units
t <sub>PZH</sub> , t <sub>PZL</sub>	Line Enable Time - SEL to $A_N$ , $B_N$ , $C_N$ , $D_N$ 0.5		45			
$t_{\mathrm{PHZ}},t_{\mathrm{PLZ}}$	Line Disable Time - SEL to $A_N$ , $B_N$ , $C_N$ , $D_N$		0.5		25 ns	
t <sub>b-b</sub>	Bit-to-bit skew within the same differential pair				10	
t <sub>ch-ch</sub>	Channel-to-channel skew				20	ps

<sup>1.</sup> Typical values are at VDD = 3.3V, TA = 25°C ambient and maximum loading.






## **Dynamic Electrical Characteristics**

Parameter	Description	<b>Test Conditions</b>	Min.	Typ. <sup>(1)</sup>	Max.	Units
	f=1.2GHz		-0.8	-1.0		
	Differential Instantian I are	f=2.5GHz		-1.0	-1.2	
DDIL	Differential Insertion Loss	f=4.0GHz		-1.3	-1.5	dB
	$(V_{IN} = -10dBm, DC = 0V)$	f=5.0GHz		-1.8	-2.0	
		f=7.5GHz		-4.5	-5.0	
DDIL <sub>OFF</sub>	Differential Off Isolation	f= 4.0GHz		-19		dB
		f= 0 to 2.8GHz		-26		
DDRL	Differential Return Loss	f= 2.8 to 5.0GHz		-14		dB
		f= 5.0 to 8.0GHz		-7.5		
		f= 0 to 2.8GHz		-26		
DDNEXT	Near End Crosstalk	f= 2.8 to 5.0GHz		-20		dB
		f= 5.0 to 8.0GHz		-16		
		Insertion loss 1.5dB, V <sub>IN</sub> =0.623Vpp, DC=0V		4.0		
V <sub>IF</sub>	Max Signal Frequency Range	Insertion loss 1.5dB, V <sub>IN</sub> =0.623Vpp, DC=0.9V		4.0		GHz
		Insertion loss 3dB, V <sub>IN</sub> =0.623Vpp, DC=0V		8.0		
		Insertion loss 3dB, V <sub>IN</sub> =0.623Vpp, DC=0.9V		8.0		
BW	-3dB Bandwidth			6.5		GHz


#### Notes:

<sup>1.</sup> Guaranteed by design. Typical values are at  $V_{\rm DD}$  = 3.3V ,  $T_{\rm A}$  = 25°C ambient and maximum loading.






#### **Differential Insertion Loss**




**Differential Return Loss** 






**Differential Off Isolation** 




**Differential Crosstalk** 







8.0 Gbps RX signal eye without PI3PCIE3442




8.0 Gbps RX signal eye with PI3PCIE3442



**Differential Insertion Loss and Return Test Circuit** 



**Differential Off Isolation Test Circuit** 




Differential Near End Xtalk Test Circuit





# Test Circuit for Electrical Characteristics<sup>(1-5)</sup>




#### Notes:

- 1.  $C_L = Load$  capacitance: includes jig and probe capacitance.
- 2.  $R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator
- 3. Output 1 is for an output with internal conditions such that the output is low except when disabled by the output control. output 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- 4. All input impulses are supplied by generators having the following characteristics:  $PRR \le MHz$ ,  $Z_O = 50\Omega$ ,  $t_R \le 2.5ns$ ,  $t_F \le 2.5ns$ .
- 5. The outputs are measured one at a time with one transition per measurement.

#### **Switch Positions**

Test	Switch
$t_{\mathrm{PLZ}}, t_{\mathrm{PZL}}$	3.0V
$t_{\mathrm{PHZ}}, t_{\mathrm{PZH}}$	GND
Prop Delay	Open

### **Switching Waveforms**




**Voltage Waveforms Enable and Disable Times** 





## Packaging Information: 42-Contact TQFN (3.5x9mm)




12-0529





## Packaging Information: 40-Contact TQFN (3x6mm)



Note: For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

### **Ordering Information**

Ordering Code	Package Code	Package Description
PI3PCIE3442ZHE	ZH	42-contact, Thin Fine Pitch Quad Flat No-Lead (TQFN)
PI3PCIE3442ZHEX	ZH	42-contact, Thin Fine Pitch Quad Flat No-Lead (TQFN), Tape & Reel
PI3PCIE3442ZLE	ZL	40-contact, Thin Fine Pitch Quad Flat No-Lead (TQFN)
PI3PCIE3442ZLEX	ZL	40-contact, Thin Fine Pitch Quad Flat No-Lead (TQFN), Tape & Reel

13

#### Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- "E" denotes Pb-free and Green
- Adding an "X" at the end of the ordering code denotes tape and reel packaging