

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <a href="http://www.nxp.com">http://www.nxp.com</a>, <a href="http://www.semiconductors.philips.com/">http://www.nxp.com</a>, <a href="http://www.nexperia.com/">http://www.nexperia.com/</a>, <a href="http://www.nexperia.com/">use http://www.nexperia.com/</a>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

# PDI1284P11

# 3.3 V parallel interface transceiver/buffer

Rev. 03 — 25 August 2008

**Product data sheet** 

### 1. General description

The PDI1284P11 parallel interface chip is designed to provide an asynchronous, 8-bit, bidirectional, parallel interface for personal computers. The PDI1284P11 includes all 19 signal lines defined by the IEEE 1284 interface specification for Byte, Nibble, EPP, and ECP modes. The PDI1284P11 is designed for hosts or peripherals operating at 3.3 V to interface 3.3 V or 5.0 V devices.

The eight transceiver pairs (A/B 1 to 8) allow data transmission from the A-bus to the B-bus, or from the B-bus to the A-bus, depending on the state of the direction pin DIR.

The B-bus and the Y9 to Y13 lines have either totem pole or resistor pull-up outputs, depending on the state of the high drive enable pin HD. The A-bus has only totem pole style outputs. All inputs are TTL compatible with at least 400 mV of input hysteresis at  $V_{CC} = 3.3 \text{ V}$ .

#### 2. Features

- Asynchronous operation
- 8-bit transceivers
- Six additional buffer/driver lines peripheral to cable
- Five additional control lines from cable
- 5 V tolerant
- ESD protection:
  - HBM JESD22-A114E exceeds 2000 V
  - ◆ MM JESD22-A115-A exceeds 200 V
- Latch-up current protection exceeds 500 mA per JEDEC Std 19
- Input hysteresis
- Low-noise operation
- IEEE 1284 compliant level 1 and 2
- Overvoltage protection on B/Y side for off-state
- A side 3-state option
- B side active or resistive pull-up option
- Cable side supply voltage for 5 V or 3 V operation



#### 3.3 V parallel interface transceiver/buffer


# 3. Ordering information

#### Table 1. Ordering information

Type number	Package								
	Temperature range	Name	Description	Version					
PDI1284P11DL	0 °C to 70 °C	SSOP48	plastic shrink small outline package; 48 leads; body width 7.5 mm	SOT370-1					
PDI1284P11DGG	0 °C to 70 °C	TSSOP48	plastic thin shrink small outline package; 48 leads; body width 6.1 mm	SOT362-1					

#### 3.3 V parallel interface transceiver/buffer


# 4. Functional diagram



#### 3.3 V parallel interface transceiver/buffer

## 5. Pinning information

#### 5.1 Pinning



#### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
HD	1	high drive enable/disable input
A1 to A8	8, 9, 11, 12, 13, 14, 16, 17	data input/output
B1 to B8	41, 40, 38, 37, 36, 35, 33, 32	IEEE 1284 standard output/input <sup>[1]</sup>
A9 to A13	2, 3, 4, 5, 6	data input
Y9 to Y13	47, 46, 45, 44, 43	IEEE 1284 standard output[1]
C14 to C17	29, 28, 27, 26	control input (cable)[1]
A14 to A17	20, 21, 22, 23	control output (peripheral)
$V_{CC}$	7, 18	supply voltage
GND	10, 15, 39	ground (0 V)
PLHI	19	peripheral logic high input (peripheral)

#### 3.3 V parallel interface transceiver/buffer

Table 2. Pin description ...continued

Symbol	Pin	Description
HLHO	24	host logic high output (cable)
HLHI	25	host logic high input (cable)
PLHO	30	peripheral logic high output (cable)
V <sub>CC(B)</sub>	31, 42	supply voltage B (cable side 3 V/5 V)
OEA	34	A side output enable input (active LOW)
DIR	48	direction selection input

<sup>[1]</sup> Pin with pull-up resistor to load cable.

### 6. Functional description

#### 6.1 Function selection

Table 3. Function table[1]

DIR	OEA	HD	Input	Output	Output type
Χ	Χ	Χ	C14 to C17	A14 to A17	TP
X	X	X	HLHI	HLHO	TP
Χ	X	L	A9 to A13	Y9 to Y13	RP
Χ	X	Н	A9 to A13	Y9 to Y13	TP
Χ	X	L	PLHI	PLHO	OC
Χ	X	Н	PLHI	PLHO	TP
Н	X	L	A1 to A8	B1 to B8	RP
Н	X	Н	A1 to A8	B1 to B8	TP
L	L	X	B1 to B8	A1 to A8	TP
L	Н	X	-	A1 to A8	<b>Z</b> [2]
L	Н	Х	B1 to B8	-	RP[2]

[1] An = side driving internal IC;

Bn = side driving external cable (bidirectional);

Cn = side receiving control signals from external cable;

H = HIGH voltage level;

L = LOW voltage level;

OC = Open Collector;

X = don't care (control signals in);

Yn = side driving external cable (unidirectional);

Z = high impedance (high-Z) or 3-state;

TP = totem pole output;

RP = resistive pull-up: 1.4 k $\Omega$  (nominal) on B/Y/C cable side and V<sub>CC</sub>. However, while a B/Y side output is LOW as driven by a LOW signal on the A side, that particular B/Y side resistor is switched off to stop current drain from V<sub>CC</sub> through it.

[2] When DIR = L and  $\overline{\text{OEA}}$  = H, the output signal is isolated from the input signal. Signals B1 to B8 maintain a resistive pull-up of 1.4 k $\Omega$  on the input for this mode.

#### 3.3 V parallel interface transceiver/buffer

## 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage	pins V <sub>CC</sub>	-0.5	+4.6	V
$V_{CC(B)}$	supply voltage B	pins $V_{\text{CC(B)}}$ ; cable side 3 V/5 V	-0.5	+6.5	V
$I_{IK}$	input clamping current	V <sub>I</sub> < 0 V	-	±20	mA
I <sub>OK</sub>	output clamping current	V <sub>O</sub> < 0 V	-	±50	mA
VI	input voltage		<u>[2]</u> –0.5	+5.5	V
Vo	output voltage	B/Y side	<u>[2]</u> –0.5	+5.5	V
		A side	-0.5	$V_{CC} + 0.5$	V
V <sub>trt</sub>	transient voltage	B/Y side; 40 ns transient	<u>[3]</u> −2	+7	V
I <sub>CC</sub>	supply current		-	200	mA
I <sub>GND</sub>	ground current		-200	-	mA
Io	output current	output HIGH or LOW	-	±50	mA
T <sub>stg</sub>	storage temperature		-60	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = 0  ^{\circ}C$ to +70 $^{\circ}C$	<u>[4]</u> _	500	mW

<sup>[1]</sup> The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

## 8. Recommended operating conditions

Table 5. Operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage	pins V <sub>CC</sub>	3.0	3.6	V
$V_{CC(B)}$	supply voltage B	pins $V_{CC(B)}$ ; cable side 3 V/5 V	3.0	5.5	V
$V_{IH}$	HIGH-level input voltage		2.0	-	V
$V_{IL}$	LOW-level input voltage		-	0.8	V
Vo	output voltage	pins Bn, Yn	-0.5	+5.5	V
		pins An	0	$V_{CC}$	V
I <sub>OH</sub>	HIGH-level output current	pins Bn, Yn	-	-14	mA
I <sub>OL</sub>	LOW-level output current	pins Bn, Yn	-	14	mA
T <sub>amb</sub>	ambient temperature	free-air	0	70	°C

<sup>[2]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>[3]</sup> V<sub>trt</sub> guarantees only that the PDI1284P11 will not be damaged by reflections in application so long as the voltage levels remain in the specified range.

<sup>[4]</sup> Above 60 °C the value of  $P_{tot}$  derates linearly with 5.5 mW/K.

#### 3.3 V parallel interface transceiver/buffer

#### 9. Static characteristics

Table 6. Static characteristics

 $T_{amb}$  = 0 °C to 70 °C; ground = 0 V; unless specified otherwise.

Symbol	Parameter	Conditions		Min	Тур	Max	Uni
V <sub>IL</sub>	LOW-level input	An, Bn, Cn and PLHI inputs; $V_{CC} = 3.0 \text{ V}$ to 3.6 V		-	-	8.0	V
	voltage	HLHI input; V <sub>CC</sub> = 3.0 V		-	-	1.55	V
V <sub>IH</sub>	HIGH-level input	An, Bn, PLHI inputs; $V_{CC} = 3.0 \text{ V}$ to $3.6 \text{ V}$		2.0	-	-	V
	voltage	Cn inputs; $V_{CC} = 3.0 \text{ V}$ to 3.6 V		2.3	-	-	V
		HLHI input; V <sub>CC</sub> = 3.6 V		2.6	-	-	V
V <sub>H</sub>	hysteresis	An, Bn inputs; $V_{CC} = 3.3 \text{ V}$ ; $V_{IL} = 0.8 \text{ V}$ ; $V_{IH} = 2.0 \text{ V}$	<u>[1]</u>	0.4	0.47	-	V
	voltage	Cn inputs; V <sub>CC</sub> = 3.3 V	<u>[1]</u>	8.0	0.47	-	V
V <sub>OL</sub>	LOW-level	pins An, HLHO; $I_{OL}$ = 50 $\mu$ A; $V_{CC}$ = 3.0 $V$		-	-	0.2	V
	output voltage	pins An, HLHO; $I_{OL} = 4$ mA; $V_{CC} = 3.0$ V		-	-	0.4	V
		pins Bn, Yn; $I_{OL}$ = 14 mA; $V_{CC}$ = 3.0 V		-	-	0.77	V
		pin PLHO; $I_{OL} = 500 \mu\text{A}$ ; $V_{CC} = 3.0 \text{V}$		-	-	8.0	V
V <sub>OH</sub>	HIGH-level	pins An, HLHO; $I_{OH}$ = $-500~\mu\text{A}; \ V_{CC}$ = $3.0~\text{V}$		2.8	-	-	٧
	output voltage	pins An, HLHO; $I_{OH} = -4$ mA; $V_{CC} = 3.0$ V		2.4	-	-	V
		pins Bn, Yn; $I_{OH} = -14 \text{ mA}$ ; $V_{CC} = 3.0 \text{ V}$		2.23	-	-	V
		pin PLHO; $I_{OH} = 500 \mu A$ ; $V_{CC} = 3.15 \text{ V}$		3.1	-	-	V
Icc	supply current	$V_I = 0 \text{ V or } V_{CC}; I_O = 0 \text{ A}$	<u>[1]</u>	-	5	-	μΑ
		pins $V_{CC}$ and $V_{CC(B)}$ ; $V_{CC}$ = 3.6 V; $V_{CC(B)}$ = 3.6 V to 5.5 V; $V_{I}$ = 0 V or $V_{CC}$ ; pins Bn = $V_{CC(B)}$ ; pins Cn = $V_{CC(B)}$ or floating		-	0.1	100	μΑ
		pins $V_{CC(B)}$ ; $V_{CC} = 3.6 \text{ V}$ ; $V_I = 0 \text{ V}$ or $V_{CC}$ ; pins $Cn = 0 \text{ V}$	[2]				
		pin DIR = 3.6 V; $V_{CC(B)} = 3.6 \text{ V}$		-	10	15	mΑ
		pin DIR = 3.6 V; $V_{CC(B)} = 5.5 \text{ V}$		-	16	20	mΑ
		pin DIR = 0 V; $V_{CC(B)} = 3.6 \text{ V}$ ; pins Bn = 0 V		-	30	40	mΑ
		pin DIR = 0 V; $V_{CC(B)} = 5.5 \text{ V}$ ; pins Bn = 0 V		-	47	60	mΑ
l <sub>OFF</sub>	power-off	pins Bn, Cn, Yn; $V_O = 5.5 \text{ V}$ ; $V_{CC} = 0 \text{ V}$					
	leakage current	$V_{CC(B)} = 0 V$		-	-	±100	μΑ
		V <sub>CC(B)</sub> = 4.5 V		-	-	±100	μΑ
lı	input leakage current	$V_I = 0 V \text{ to } V_{CC}$	[3]	-	-	±1	μΑ
loz	OFF-state output current	3-state; $V_O = V_{CC}$ or 0 V	[3]	-	-	±20	μΑ
$R_o$	output	V <sub>CC</sub> = 3.3 V; see <u>Figure 9</u>					
	resistance	$V_{O}$ = 1.65 V ± 0.1 V; B/Y side	<u>[1]</u>	35	45	55	Ω
R <sub>PU</sub>	pull-up resistance	B/Y side; $V_{CC} = 3.3 \text{ V}$ ; output in high-Z with resistive pull-up	<u>[1]</u>	1.15	1.4	1.65	kΩ

<sup>[1]</sup> Typical values at  $T_{amb} = 25$  °C.

<sup>[2]</sup> Includes extra  $I_{CC(B)}$  current from pull-up resistors, i.e.  $I_{CC(B)}$  = (total number of LOW inputs on B and C sides)  $\times$  ( $V_{CC(B)}$  /  $R_{PU}$ ).

<sup>[3]</sup> The pull-up resistor on the B side outputs makes it impossible to test I<sub>OZ</sub> on the B side. This applies to the input current on the C side inputs as well.

#### 3.3 V parallel interface transceiver/buffer

## 10. Dynamic characteristics

Table 7. Dynamic characteristics

 $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V; ground} = 0 \text{ V; } C_L = 50 \text{ pF; } R_L = 500 \,\Omega; T_{amb} = 0 \,^{\circ}C \text{ to } 70 \,^{\circ}C; \text{ unless specified otherwise.}$ 

Symbol	Parameter	Conditions		Min	Typ[2]	Max	Unit
t <sub>PLH</sub>	LOW to HIGH propagation delay	An to Bn or Yn; see Figure 3 and 8		0	12.5	20	ns
t <sub>PHL</sub>	HIGH to LOW propagation delay	An to Bn or Yn; see Figure 3 and 8		0	13.9	23	ns
t <sub>pd</sub>	propagation delay	see Figure 4 and 8	<u>[1]</u>				
		Bn to An		0	-	12	ns
		Cn to An		-	-	15	ns
		PLHI to PLHO		-	-	20	ns
		HLHI to HLHO		-	-	15	ns
SR	slew rate	Bn/Yn; $R_L = 62 \Omega$ ; see Figure 5 and 8		0.05	0.2	0.4	V/ns
t <sub>dis</sub>	disable time	HD to Yn or Bn; see Figure 6 and 8	[3]	-	-	20	ns
		HD to PLHO; see Figure 6 and 7	[3]	-	-	20	ns
		$R_L = 250 \Omega$ ; see Figure 6 and 7	[3]				
		DIR to Bn; TP load on B/Y side		-	-	50	ns
		DIR to An		-	-	15	ns
		OEA to An		-	-	6	ns
t <sub>en</sub>	enable time	HD to Yn or Bn; see Figure 6 and 7	<u>[4]</u>	-	-	20	ns
		HD to PLHO; see Figure 6 and 7	<u>[4]</u>	-	-	20	ns
		$R_L = 250 \Omega$ ; see Figure 6 and 7	<u>[4]</u>				
		DIR to Bn; TP load on B/Y side		-	-	30	ns
		DIR to An		-	-	50	ns
		OEA to An		-	-	12	ns
$\Delta t_{PD}$	propagation delay difference	t <sub>PZH</sub> – t <sub>PHZ</sub> ; HD to output		-	-	10	ns

<sup>[1]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

<sup>[2]</sup> Value at  $T_{amb}$  = 25 °C and  $V_{CC}$  = 3.3 V.

<sup>[3]</sup>  $t_{dis}$  is the same as  $t_{PHZ}$  and  $t_{PLZ}$ .

<sup>[4]</sup>  $t_{en}$  is the same as  $t_{PZH}$  and  $t_{PZL}$ .

#### 3.3 V parallel interface transceiver/buffer

### 11. Waveforms





Fig 3. Input An to output Bn or Yn propagation delays




 $V_{M} = 1.5 V.$ 

V<sub>CC</sub> never goes below 3.0 V.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are the typical voltage output levels that occur with the output load.

Fig 4. Input Bn, Cn to output An propagation delays



Measurement data is given in Table 8.


SR is measured for both a LOW-to-HIGH and a HIGH-to-LOW transition.

Fig 5. Slew rate on B/Y side

Table 8. Slew rate measurements

t <sub>r</sub>	t <sub>f</sub>	t <sub>W</sub>	R <sub>L</sub>	V <sub>O</sub> transition (see <u>Figure 8</u> )		
				Rising	Falling	
3 ns	3 ns	150 ns < t <sub>W</sub> < 10 μs	62 Ω	from $V_O = 0.4 \text{ V}$ to $V_O = 0.9 \text{ V}$	from $V_O = 2.4 \text{ V}$ to $V_O = 1.9 \text{ V}$	

#### 3.3 V parallel interface transceiver/buffer








Table 9. Test data for test circuit measuring enable disable times Bn to An

Table 5. Tool data for tool off our moderning offable disable times bit to 7th								
Parameter	V <sub>CC</sub>	Input		Output	Output			
		VI	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>
DIR to Bn, An;	< 2.7 V	$V_{CC}$	1.5 V	1.5 V	$V_{OL} \pm 0.3 \; V$	$V_{OH}-0.3\ V$	GND	$2V_{CC}$
OEA to An	2.7 V to 3.6 V	2.7 V	1.5 V	1.5 V	$V_{OL} \pm 0.3 \; V$	$V_{OH}-0.3\ V$	GND	$2V_{CC}$
HD to Yn or Bn;	< 2.7 V	$V_{CC}$	1.5 V	1.5 V	-	$V_{OH}-0.3\ V$	open	-
HD to PHLO	2.7 V to 3.6 V	2.7 V	1.5 V	1.5 V	-	$V_{OH} - 0.3 V$	open	-

#### 3.3 V parallel interface transceiver/buffer



#### a. Input pulse definition



#### b. Test circuit

C<sub>L</sub> = load capacitance includes jig and probe capacitance.

 $R_L$  = load resistance.


 $R_T$  = termination resistance should be equal to the output impedance of the pulse generator.

Test conditions for propagation delays are given in <u>Table 10</u>, test conditions for slew rate are given in <u>Table 8</u>

Fig 8. Test circuit for An, Bn and Yn outputs; slew rate B/Y side

Table 10. Test conditions for An, Bn and Yn outputs

Output	VI	V <sub>M</sub>	Repetition	t <sub>W</sub>	t <sub>r</sub>	t <sub>f</sub>	Switch position	
			rate				t <sub>PLH</sub> , t <sub>PZH</sub>	t <sub>PHL</sub> , t <sub>PHZ</sub>
An	3.0 V	1.5 V	1 MHz	500 ns	3 ns	3 ns	GND	GND
Bn, Yn	3.0 V	1.5 V	1 MHz	500 ns	3 ns	3 ns	GND	$V_{EXT} = 2.8 \text{ V}$




 $I_O$  is measured by forcing  $0.5V_{CC}$  on the output. The output impedance can then be calculated as  $R_o = 0.5V_{CC} / |I_O|$ .

Fig 9. Output impedance

## 12. Package outline

#### SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1



#### Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

					ISSUE DATE
EC JEDEC	IEC	JEITA		PROJECTION	ISSUE DATE
MO-118					<del>99-12-27</del> 03-02-19
		MO-118	MO-118	MO-118	MO-118

Fig 10. Package outline SOT370-1 (SSOP48)

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm

SOT362-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	OUTLINE		REFER	EUROPEAN	ISSUE DATE			
	VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
	SOT362-1		MO-153				<del>99-12-27</del> 03-02-19	
ı						1	03-02-	

Fig 11. Package outline SOT362-1 (TSSOP48)

#### 3.3 V parallel interface transceiver/buffer

### 13. Abbreviations

#### Table 11. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ECP	Extended Capability Port
EPP	Enhanced Parallel Port
ESD	ElectroStatic Discharge
HBM	Human Body Model
LSTTL	Low-power Schottky Transistor-Transistor Logic
MM	Machine Model
TTL	Transistor-Transistor Logic

# 14. Revision history

#### Table 12. Revision history

PDI1284P11_3  20080825  Product data sheet - PDI1284P11_2  Modifications:  • The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.  • Legal texts have been adapted to the new company name where appropriate.  • Quick reference table removed.  • Table 7, t <sub>PHL</sub> : Maximum value of 20 ns replaced by 23 ns.  • Table 11: Abbreviations list added.  PDI1284P11_2  PDI1284P11_2  PDI1284P11_1  Product specification - PDI1284P11_1  Product specification	Document ID	Release date	Data sheet status	Change notice	Supersedes
guidelines of NXP Semiconductors.  Legal texts have been adapted to the new company name where appropriate.  Quick reference table removed.  Table 7, t <sub>PHL</sub> : Maximum value of 20 ns replaced by 23 ns.  Table 11: Abbreviations list added.  PDI1284P11_2  19990917  Product specification - PDI1284P11_1	PDI1284P11_3 20080825		Product data sheet	-	PDI1284P11_2
	Modifications:	guidelines of N Legal texts hav Quick reference Table 7, t <sub>PHL</sub> : I	IXP Semiconductors.  ve been adapted to the new  te table removed.  Maximum value of 20 ns rep	company name where	•
PDI1284P11_1 19970915 Product specification	PDI1284P11_2	19990917	Product specification	-	PDI1284P11_1
	PDI1284P11_1	19970915	Product specification	-	-

#### 3.3 V parallel interface transceiver/buffer

### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 15.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

#### 3.3 V parallel interface transceiver/buffer

#### 17. Contents

1	General description
2	Features
3	Ordering information
4	Functional diagram 3
5	Pinning information 4
5.1	Pinning
5.2	Pin description 4
6	Functional description 5
6.1	Function selection 5
7	Limiting values 6
8	Recommended operating conditions 6
9	Static characteristics 7
10	Dynamic characteristics 8
11	Waveforms
12	Package outline
13	Abbreviations14
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks15
16	Contact information
17	Contents 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

