



Prepared	Zhanglijun	<b>Product Specifications</b> <b>AN17820B</b>	Ref No.	A
Checked	Kenneth Law		Total Page	18
Approved	Higali		Page No.	1




Type	Silicon Monolithic Bipolar IC
Appearance	SIL-12 Pin Plastic Package (Power Type with Fin)
Application	Low Frequency Amplifier
Function	BTL 7.5W x 2ch Power Amplifier with Standby Function and Volume Function

A Absolute Maximum Ratings					
No.	Item	Symbol	Ratings	Unit	Note
1	Storage Temperature	Tstg	-55 ~ +150	°C	1
2	Operating Ambient Temperature	Topr	-25 ~ +70	°C	1
3	Operating Ambient Pressure	Popr	1.013x10 <sup>5</sup> ± 0.61x10 <sup>5</sup>	Pa	
4	Operating Constant Acceleration	Gopr	9810	m/s <sup>2</sup>	
5	Operating Shock	Sopr	4900	m/s <sup>2</sup>	
6	Supply Voltage	Vcc	24.0	V	2
7	Supply Current	Icc	4.0	A	
8	Power Dissipation	Pd	37.5	W	Ta=70°C


Operating Supply Voltage Range	Vcc	5.0V ~ 18.0V
--------------------------------	-----	--------------

Note 1: The temperature of all items shall be Ta = 25°C except storage temperature and operating ambient temperature.

Note 2: At no signal input



Eff. Date	Eff. Date	Eff. Date	Eff. Date	
30 April 2003				

Prepared	<i>Changfeng</i>	<b>Product Specifications</b>  <b>AN17820B</b>	Ref No.	B-1
Checked	<i>Kenneth Law</i>		Total Page	18
Approved	<i>Hijuli</i>		Page No.	2

No	Item	Symbol	Test Cct.	Conditions	Limits			Unit	Note
					Min	Typ	Max		
					B Electrical Characteristics (Unless otherwise specified, the ambient temperature is 25°C ± 2°C, Vcc = 12.0V, frequency = 1kHz and RL = 8 Ω)				
1	Quiescent Circuit Current	I <sub>CQ</sub>	1	V <sub>in</sub> = 0V, V <sub>ol</sub> = 0V	-	45	100	mA	
2	Standby Current	I <sub>STB</sub>	1	V <sub>in</sub> = 0V, V <sub>ol</sub> = 0V	-	1	10	μA	
3	Output Noise Voltage	V <sub>NO</sub>	1	R <sub>g</sub> = 10kΩ, V <sub>ol</sub> = 0V	-	0.25	0.6	mVrms	1
4	Voltage Gain	G <sub>V</sub>	1	P <sub>o</sub> = 1.0W, V <sub>ol</sub> = 1.25V	38	40	42	dB	
5	Total Harmonic Distortion	THD	1	P <sub>o</sub> = 1.0W, V <sub>ol</sub> = 1.25V	-	0.15	0.5	%	
6	Maximum Power Output 1	P <sub>o1</sub>	1	THD = 10%, V <sub>ol</sub> = 1.25V	6.0	7.5	-	W	
7	Maximum Power Output 2	P <sub>o2</sub>	1	V <sub>cc</sub> = 15V THD = 10%, V <sub>ol</sub> = 1.25V	10.0	12.5	-	W	
8	Ripple Rejection Ratio	RR	1	R <sub>g</sub> = 10kΩ, V <sub>ol</sub> = 0V V <sub>r</sub> = 1Vrms, f <sub>r</sub> = 120Hz	30	50	-	dB	1
9	Output Offset Voltage	V <sub>off</sub>	1	R <sub>g</sub> = 10kΩ, V <sub>ol</sub> = 0V	-350	0	350	mV	
10	Volume Attenuation Ratio	Att	1	P <sub>o</sub> = 1.0W, V <sub>ol</sub> = 0V	70	80	-	dB	1
11	Channel Balance 1	CB1	1	P <sub>o</sub> = 1.0W, V <sub>ol</sub> = 1.25V	-1	0	1	dB	
12	Channel Balance 2	CB2	1	P <sub>o</sub> = 1.0W, V <sub>ol</sub> = 0.6V	-2	0	2	dB	
13	Middle Voltage Gain	G <sub>Vm</sub>	1	P <sub>o</sub> = 1.0W, V <sub>ol</sub> = 0.6V	26.5	29.5	32.5	dB	
14	Channel Crosstalk	CT	1	P <sub>o</sub> = 1.0W, V <sub>ol</sub> = 1.25V	40	55	-	dB	

Note 1) For this measurement, use the BPF = 15Hz ~ 30kHz (12dB/OCT)

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
30 April 2003				

Prepared	<i>Zhangliyu</i>	<b>Product Specifications</b> (Reference Data for Design) <b>AN17820B</b>	Ref No.	B-2
Checked	<i>Kenneth Law</i>		Total Page	18
Approved	<i>Higuchi</i>		Page No.	3

B	Electrical Characteristics (Unless otherwise specified, the ambient temperature is 25°C ± 2°C, V <sub>CC</sub> = 12.0V, frequency = 1kHz and R <sub>L</sub> = 8 Ω)								
No	Item	Symbol	Test Cct.	Conditions	Limits			Unit	Note
					Min	Typ	Max		
1	Standby pin current	I <sub>STB2</sub>	1	V <sub>in</sub> = 0V, V <sub>STB</sub> = 3.0V	-	-	25	μA	
2	Volume pin current	I <sub>VOL</sub>	1	V <sub>in</sub> = 0V, V <sub>ol</sub> = 0V	-12	-	-	μA	
3	Input Impedance	Z <sub>i</sub>	1	V <sub>in</sub> = ±0.3V <sub>DC</sub>	24	30	36	kΩ	

Note) The above characteristics are reference values determined for IC design, but not guaranteed values for shipping inspection. If problems were to occur, counter measures will be sincerely discussed.




Eff. Date	Eff. Date	Eff. Date	Eff. Date
30 April 2003			

Prepared	<i>ghamphing</i>	<b>Product Specifications</b> <b>AN17820B</b>	Ref No.	C
Checked	<i>Kenneth Law</i>		Total Page	18
Approved	<i>Higuchi</i>		Page No.	4

(Description of test circuit and test method)

Test Circuit 1




Note) If the standby pin is open or 0V, the IC is on standby state.

The IC is in the state of volume minimum if the Volume pin is ground.


The IC is in the state of volume maximum if the Volume pin is open.

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
30 April 2003				

Prepared	<i>Zhangliang</i>	<b>Product Specifications</b> <b>AN17820B</b>	Ref No.	D
Checked	<i>Kenneth Law</i>		Total Page	18
Approved	<i>Higuchi</i>		Page No.	5



Circuit Function Block Diagram



Pin Descriptions


Pin No.	Description	Pin No.	Description
1	Vcc	7	GND (Input)
2	Ch.1 Output (+)	8	Ch.2 Input
3	GND (Ch. 1 Output)	9	Volume
4	Ch.1 Output (-)	10	Ch.2 Output (-)
5	Standby	11	GND (Ch.2 Output)
6	Ch.1 Input	12	Ch.2 Output (+)

Eff. Date	Eff. Date	Eff. Date	Eff. Date
30 April 2003			

Prepared	Lim Fuey Sheen	<b>Product Specifications</b> <b>AN17820B</b>	Ref No.	E
Checked	Kenneth Law		Total Page	18
Approved	Yasuo Higuchi		Page No.	6

Package Name	FP-12S
--------------	--------

Unit : mm



\*3

Eff. Date	Eff. Date	Eff. Date	Eff. Date
30 April 2003	-	-	19-JAN-05

Prepared	Lim Fuey Sheen	<b>Product Specifications</b> (Leadfree) <b>AN17820B</b>	Ref No.	F
Checked	Kenneth Law		Total Page	18
Approved	Yasuo Higuchi		Page No.	7A

**(Structure Description)**


Chip surface passivation	SiN, PSG, Others ( )	①
Lead frame material	Fe group, Cu group, Others ( )	②, ⑥
Inner lead surface process	Ag plating, Au plating, Others ( )	②
Outer lead surface process	Solder plating (98Sn-2Bi), Solder dip, Others ( )	⑥
Chip mounting method	Ag paste, Au-Si alloy, Solder (95.5Pb-2.5Ag-2Sn)**	③
Wire bonding method	Thermalsonic bonding, Others ( )	④
Wire material	Au, Others ( )	④
Mold material	Epoxy, Others ( )	⑤
Molding method	Transfer mold, Multiplunger mold, Others ( )	⑤
Fin material	Cu group, Others ( )	⑦

\*2

\*2

**Package FP-12S**

\*\*Under RoHS exemption clause, Lead (Pb) in high melting temperature type solder (i.e. tin-lead solder alloys containing more than 85% of lead), is exempted until 2010.



\*2

Eff. Date	Eff. Date	Eff. Date	Eff. Date
-	8-NOV-04	16-DEC-04	




Prepared	<i>Zhanglijun</i>	<b>Product Specifications</b> (Technical Data) <b>AN17820B</b>	Ref No.	G-1
Checked	<i>Kenneth Law</i>		Total Page	18
Approved	<i>Higali</i>		Page No.	8



**PD - Ta Curves**

- (1)  $T_c = T_a$ , 62.5W ( $\theta_{j-c} = 2 \text{ }^\circ\text{C/W}$ )  
 (2) 20.83W ( $\theta_f = 4.0 \text{ }^\circ\text{C/W}$ )  
 With a 100cm<sup>2</sup> X 3mm Al heat sink (black colour coated)  
 or a 200cm<sup>2</sup> X 2mm Al heat sink (not lacquered)
- (3) 15.63W ( $\theta_f = 6.0 \text{ }^\circ\text{C/W}$ )  
 With a 100cm<sup>2</sup> X 2mm Al heat sink (not lacquered)
- (4) 3.0W at  $T_a = 25^\circ\text{C}$  ( $\theta_{j-a} = 42 \text{ }^\circ\text{C/W}$ )  
 Without heat sink



Eff. Date	Eff. Date	Eff. Date	Eff. Date
30 April 2003			

Prepared	<i>Zhang Lign</i>	<b>Product Specifications</b> (Technical Data) <b>AN17820B</b>	Ref No.	G-2
Checked	<i>Kenneth Law</i>		Total Page	18
Approved	<i>Higali</i>		Page No.	9

	Functions	Adjacent Circuitry	Descriptions	DC Bias (V)
1	VCC		This is the power supply pin.	Typ 12V
2	Channel 1 Output(+)		This is the positive output terminal of channel 1.	Vcc/2
3	GND		Channel 1 Ground	0V
4	Channel 1 Output(-)		This is the negative output terminal of channel 1.	Vcc/2
5	Standby		Standby Control Pin  Standby "ON" = 0V Standby "OFF" = 5V	Typ 5V



Eff. Date	Eff. Date	Eff. Date	Eff. Date
30 April 2003			

Prepared	Zhanglijun	<b>Product Specifications</b> (Technical Data) <b>AN17820B</b>	Ref No.	G-2
Checked	Kenneth Law		Total Page	18
Approved	Ziguli		Page No.	10

Pin No.	Functions	Adjacent Circuitry	Descriptions	DC Bias (V)
6	Channel 1 Input		This is the channel 1 input terminal.	1.45V
7	GND		Input Ground	0V
8	Channel 2 Input		This is the channel 2 input terminal.	1.45V
9	Volume		Volume Control Pin  Volume "OFF" = 0V Max Volume = 1.25V	



Eff. Date	Eff. Date	Eff. Date	Eff. Date
30 April 2003			


Prepared	<i>Shanglin</i>	<b>Product Specifications</b> (Technical Data) <b>AN17820B</b>	Ref No.	G-2
Checked	<i>Kenneth Law</i>		Total Page	18
Approved	<i>Higuchi</i>		Page No.	11

Pin No.	Functions	Adjacent Circuitry	Descriptions	DC Bias (V)
10	Channel 2 Output(-)		<p>This is the negative output terminal of channel 2.</p> <div style="border: 1px solid black; border-radius: 50%; padding: 5px; width: fit-content; margin: 10px auto;"> <p>MSCS 05.05.03 DOCUMENT CONTROL</p> </div>	Vcc/2
11	GND		Channel 2 Ground.	0V
12	Channel 2 Output(+)		<p>This is the positive output terminal of channel 2.</p>	Vcc/2

Eff. Date	Eff. Date	Eff. Date	Eff. Date
30 April 2003			

Prepared	<i>Suangiyu</i>	<b>Product Specifications</b> (Technical Data) <b>AN17820B</b>	Ref No.	G-3
Checked	<i>Kenneth Law</i>		Total Page	18
Approved	<i>H. Guli</i>		Page No.	12

Application Circuit



Eff. Date	Eff. Date	Eff. Date	Eff. Date
30 April 2003			

Prepared	Zhangliya	<b>Product Specifications</b> (Technical Data) <b>AN17820B</b>	Ref No.	G-4
Checked	Kenneth Law		Total Page	18
Approved	Higuli		Page No.	13

## Application Information



### Supply Decoupling

To ensure a stable supply and achieve better ripple rejection, decoupling capacitors need to be connected to VCC. (Pin1)

Decoupling capacitors should have small Equivalent Series Resistance (ESR). This is to prevent resistive losses and introduction of undesirable phase shift to internal circuits.

A ceramic capacitor of 100nF in parallel with a non-ceramic (Tantalum or Aluminum Electrolytic) capacitor of 470uF are suggested. This combination has a small ESR over a wide frequency range.




FIG 1. A Practical Capacitor

Although small in size and ESR, large valued ceramic capacitor is not advisable to use. Current surges during power ON/OFF might store energy in the inductances of the power leads; and a large voltage spike could be created when the stored energy is transferred from the inductances to the ceramic capacitor. The amplitude of the spike could exceed twice the supply voltage.




FIG 2. Standby Circuits

### Standby Operation

Standby pin should be connected with carefully selected components in order to avoid "Pop Noise" during Standby ON/OFF transient.

The 68k resistor and 10uF capacitor pair can delay the rising of voltage at Pin5 to reach the Standby threshold. When Standby is switching on together with supply, this delay would be very useful to ensure no "Pop Noise".

If the Standby voltage is provided by a microcontroller, the suppression of "Pop" could even be better.

The microcontroller can set a delay of 100-200ms between the supply and Standby ON/OFF.

The 68k and 270k resistors also form a voltage divider, which determines the Standby threshold.




FIG 3. Standby ON/OFF Logic

Eff. Date	Eff. Date	Eff. Date	Eff. Date
30 April 2003			

Prepared	<i>Zhangliyu</i>	<b>Product Specifications</b> (Technical Data) <b>AN17820B</b>	Ref No.	G-4
Checked	<i>Kenneth Law</i>		Total Page	18
Approved	<i>Higuchi</i>		Page No.	14

### Power Dissipation and Heat Sink



Before start of the discussion, a few terms have to be defined.

- PD: Power Dissipation
- T<sub>J</sub>: Junction Temperature
- T<sub>C</sub>: Case Temperature
- T<sub>A</sub>: Ambient Temperature
- θ<sub>JC</sub>: Thermal Resistance (Junction to Case)
- θ<sub>CA</sub>: Thermal Resistance (Case to Ambient, normally of heat sink)




FIG 4. Simplified Illustration of IC and Heat Sink Attached

The following two equations represent the relations of these terms.

$$(T_J - T_C) / \theta_{JC} = P_D \quad (1)$$

$$(T_C - T_A) / \theta_{CA} = P_{D'} \quad (2)$$

For reliable, long-term, continuous operation, junction temperature should not exceed 125°C and θ<sub>JC</sub> for FP-12S package is 2°C/W. Put these values in Equation 1. After specify the P<sub>D</sub>, T<sub>C</sub> can be determined.

Assume no heat loss at the casing, i.e. all power is dissipated to the ambient through heat sink, which is quite true. So P<sub>D</sub> = P<sub>D'</sub>. Since T<sub>C</sub> is also known, one can determine the following using Equation 2:

- a) The rating of heat sink for specific maximum operating ambient temperature, or
- b) The maximum operating ambient temperature for specific heat sink rating.

A more general equation can be used for rough calculation.

$$(T_J - T_A) / \theta_{JA} = P_D \quad (3)$$

$$\theta_{JA} = \theta_{CA} + \theta_{JC} \quad (4)$$

In this case, θ<sub>JA</sub> is total thermal resistance of the heat sink and IC package. Therefore, for specified power dissipation, either heat sink rating or maximum operating ambient temperature can be decided if the other is known.

Take note that it's essential to know P<sub>D</sub> value before hand in order to work out other quantities. P<sub>D</sub> calculation is as shown.

$$P_D = V_{CC} \times I_{CC} - P_{O\_TOTAL} \quad (5)$$

- V<sub>CC</sub>: DC supply voltage
- I<sub>CC</sub>: RMS value of IC current
- P<sub>O\\_TOTAL</sub>: Total output power

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
30 April 2003				

Prepared	<i>zhangliqin</i>	<b>Product Specifications</b> (Technical Data) <b>AN17820B</b>	Ref No.	G-4
Checked	<i>kenneth law</i>		Total Page	18
Approved	<i>Higali</i>		Page No.	15




FIG 5. Input DC Decoupling

### Input DC Decoupling

Before the input signal reaches differential amplifier stage, its DC component should be removed.

The capacitor of 1uF pass only AC signal and the 10k resistor forms a DC path to ground.

The 1nF capacitor in parallel to the 10k resistor is optional and it serves to filter out high frequency noise at the input.

### Output Zobel Network

It should be noted that this device is designed such that the Zobel network (RC pair) at the output pins is not necessary for stable operation.

In practical application, the Zobel network may be applied optionally for two reasons:

- a) Ensuring stability for different PCB layout and speaker types.
- b) Ability to withstand to high ESD levels.




FIG 6. Output Zobel Network

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
30 April 2003				



Prepared	<i>Zhangliqin</i>	<b>Product Specifications</b> (Technical Data) <b>AN17820B</b>	Ref No.	G-4
Checked	<i>Kenneth Law</i>		Total Page	18
Approved	<i>Higuchi</i>		Page No.	16




**PCB Layout**

Good PCB layout can improve chip's performances.

To reduce stray capacitances at the inputs and outputs, external components are to be placed as close to the pins as possible.

PCB traces conducting huge current, such as those connected to supply or outputs, should be kept short and wide. This will keep inductances low and resistive loss to a minimum.

The Layout of test board is as shown below.




Eff. Date	Eff. Date	Eff. Date	Eff. Date
30 April 2003			

Prepared	<i>Zhanglijun</i>	<b>Product Specifications</b> (Technical Data) <b>AN17820B</b>	Ref No.	G-5
Checked	<i>Kenneth Law</i>		Total Page	18
Approved	<i>H. Gali</i>		Page No.	17



Output Power(W) vs. Supply Voltage(V)

**Po(W) vs. Vcc(V)**



Conditions: Frequency = 1KHz, RL = 8 Ω

Eff. Date	Eff. Date	Eff. Date	Eff. Date
30 April 2003			

Prepared	<i>zhangliya</i>	<b>Product Specifications</b> <b>AN17820B</b>	Ref No.	H
Checked	<i>Kenneth Law</i>		Total Page	18
Approved	<i>H. G. Subi</i>		Page No.	18



**(Precautions for use)**

1. Make sure that the IC is free of output to ground short, output to supply voltage short, pin shift(in the direction of pin1) and reverse insertion. Damage will occur.
2. Ground the radiation fin so that there will be no difference in electric potential between the radiation fin and ground.
3. The thermal protection circuit operates at a Tj of approximately 150°C. The thermal protection circuit is reset automatically when the temperature drops.
4. Make sure that the heat radiation design is effective enough if the Vcc is comparatively high or the IC operates high output power.
5. Connect only ground pin for signal sources to the signal GND pin of the amplifier on the previous stage.

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
30 April 2003				