## RL78/D1A

User's Manual: Hardware

## 16-Bit Single-Chip Microcontrollers

> All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## NOTES FOR CMOS DEVICES

(1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
(2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
(3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
(4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
(5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
(6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

## How to Use This Manual

Readers

Purpose

Organization

This manual is intended for user engineers who wish to understand the functions of the RL78/D1A and design and develop application systems and programs for these devices. The target products are as follows.

- 48-pin: R5F10CGxJ, R5F10DGxJ, R5F10CGxL, R5F10DGxL ( $x=B, C, D$ )
- 64-pin: R5F10CLDJ, R5F10DLxJ, R5F10CLDL, R5F10DLxL ( $x=\mathrm{D}, \mathrm{E}$ )
- 80-pin: R5F10CMxJ, R5F10CMxL (x = D, E)

R5F10DMxJ, R5F10DMxL ( $x=\mathrm{D}, \mathrm{E}, \mathrm{F}, \mathrm{G}, \mathrm{J}$ )

- 100-pin: R5F10DPxJ, R5F10DPxL (x=E,F,G, J)

R5F10TPJJ, R5F10TPJL

This manual is intended to give users an understanding of the functions described in the Organization below.

The RL78/D1A manual is separated into two parts: this manual and the instructions edition (common to the RL78 Microcontroller).

| RL78/D1A |
| :---: |
| User's Manual |
| (This Manual) |


| RL78 Microcontroller |
| :---: |
| User's Manual |
| Instructions |

- Pin functions
- CPU functions
- Internal block functions
- Instruction set
- Interrupts
- Explanation of each instruction
- Other on-chip peripheral functions
- Electrical specifications (target)

How to Read This Manual It is assumed that the readers of this manual have general knowledge of electrical engineering, logic circuits, and microcontrollers.

- To gain a general understanding of functions:
$\rightarrow$ Read this manual in the order of the CONTENTS. The mark " $<\mathrm{R}>$ " shows major revised points. The revised points can be easily searched by copying an " $<R>$ " in the PDF file and specifying it in the "Find what:" field.
- How to interpret the register format:
$\rightarrow$ For a bit number enclosed in angle brackets, the bit name is defined as a reserved word in the assembler, and is defined as an sfr variable using the \#pragma sfr directive in the compiler.
- To know details of the RL78 Microcontroller instructions:
$\rightarrow$ Refer to the separate document RL78 Microcontroller Instructions User's Manual (R01US0015E).

| Conventions | Data <br> Active low representations: | Higher digits on the left and lower digits on the right <br> $\times \times \times$ <br> (overscore over pin and signal name) |
| :--- | :--- | :--- |
| Note: | Footnote for item marked with Note in the text |  |
| Caution: | Information requiring particular attention |  |
| Remark: | Supplementary information |  |
| Numerical representations: | Binary | $\cdots \times \times \times \times \times$ or $\times x \times \times \mathrm{B}$ |
|  | Decimal | $\cdots \times \times \times \times$ |
|  | Hexadecimal | $\cdots \times \times \times \times \mathrm{H}$ |

Related Documents
The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

## Documents Related to Devices

| Document Name | Document No. |
| :--- | :--- |
| RL78/D1A User's Manual Hardware | This manual |
| RL78 Microcontroller Instructions User's Manual | R01US0015E |

## Documents Related to Flash Memory Programming

| Document Name | Document No. |
| :--- | :---: |
| PG-FP5 Flash Memory Programmer User's Manual | R20UT0008E |

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

## Other Documents

| Document Name | Document No. |
| :--- | :--- |
| RENESAS MICROCOMPUTER GENERAL CATALOG | R01CS0001E |
| Semiconductor Package Mount Manual | Note |
| Quality Grades on NEC Semiconductor Devices | C11531E |
| NEC Semiconductor Device Reliability/Quality Control System | C10983E |
| Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD) | C11892E |

Note See the "Semiconductor Device Mount Manual" website (http://www.renesas.com/products/package/manual/index.jsp).

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

All trademarks and registered trademarks are the property of their respective owners.
EEPROM is a trademark of Renesas Electronics Corporation.
SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

## CONTENTS

CHAPTER 1 OUTLINE ..... 1
1.1 Features ..... 1
1.2 Applications ..... 2
1.3 Ordering Information ..... 3
1.4 Pin Configuration (Top View) ..... 4
1.4.1 48-pin products (R5F10CGBxFB, R5F10CGCxFB, R5F10CGDxFB: with no CAN) ..... 4
1.4.2 48-pin products (R5F10DGCxFB, R5F10DGDxFB, R5F10DGExFB: with CAN) ..... 5
1.4.3 64-pin products (R5F10CLDxFB: with no CAN) ..... 6
1.4.4 64-pin products (R5F10DLDxFB, R5F10DLExFB: with CAN) ..... 7
1.4.5 80-pin products (R5F10CMDxFB, R5F10CMExFB: with no CAN) ..... 8
1.4.6 80-pin products (R5F10DMDxFB, R5F10DMExFB, R5F10DMFxFB, R5F10DMGxFB, R5F10DMJxFB: with CAN) ..... 9
1.4.7 100-pin products (R5F10DPExFB, R5F10DPFxFB, R5F10DPGxFB, R5F10TPJxFB: with 1 ch of CAN) ..... 10
1.4.8 100-pin products (R5F10DPJxFB, R5F10DPKxFB, R5F10DPLxFB: with 2 ch of CAN) ..... 11
1.4.9 128-pin products (R5F10DSLxxFB, R5F10DSKxxFB, R5F10DSJxxFB) ..... 12
1.5 Pin Identification. ..... 13
1.6 Block Diagram ..... 14
1.6.1 48-pin products (R5F10CGBxFB, R5F10CGCxFB, R5F10CGDxFB: with no CAN) ..... 14
1.6.2 48-pin products (R5F10DGCxFB, R5F10DGDxFB, R5F10DGExFB: with CAN) ..... 15
1.6.3 64-pin products (R5F10CLDxFB: with no CAN) ..... 16
1.6.4 64-pin products (R5F10DLDxFB, R5F10DLExFB: with CAN) ..... 17
1.6.5 80-pin products (R5F10CMDxFB, R5F10CMExFB: with no CAN) ..... 18
1.6.6 80-pin products (R5F10DMDxFB, R5F10DMExFB, R5F10DMFxFB, R5F10DMGxFB, R5F10DMJxFB: with CAN) ..... 19
1.6.7 100-pin products (R5F10DPExFB, R5F10DPFxFB, R5F10DPGxFB, R5F10TPJxFB: with 1 ch of CAN) ..... 20
1.6.8 100-pin products (R5F10DPJxFB, R5F10DPKxFB, R5F10DPLxFB: with 2 ch of CAN) ..... 21
1.6.9 128-pin products (R5F10DSJxFB, R5F10DSKxFB, R5F10DSLxFB) ..... 22
1.7 Outline of Functions ..... 23
CHAPTER 2 PIN FUNCTIONS ..... 27
2.1 Pin Function List. ..... 27
2.1.1 48-pin products ..... 28
2.1.2 64-pin products ..... 30
2.1.3 80-pin products products ..... 32
2.1.4 100-pin products ..... 34
2.1.5 128-pin products ..... 37
2.1.6 Pins for each product (pins other than port pins) ..... 41
2.2 Description of Pin Function ..... 47
2.2.1 P00 to P07 (port 0) ..... 47
2.2.2 P10 to P17 (port1) ..... 48
2.2.3 P20 to P27 (port2) ..... 49
2.2.4 P30 to P37 (port3) ..... 50
2.2.5 P40 (port4) ..... 51
2.2.6 P50 to P57 (port5) ..... 52
2.2.7 P60 to P66 (port6) ..... 53
2.2.8 P70 to P75 (port7) ..... 54
2.2.9 P80 to P87 (port8) ..... 56
2.2.10 P90 to P97 (port9) ..... 57
2.2.11 P100 to P107 (port10) ..... 58
2.2.12 P110 to P117 (port 11) ..... 59
2.2.13 P121 to P127 (port12) ..... 60
2.2.14 P130 to P137 (port13) ..... 61
2.2.15 P140 (port14) ..... 63
2.2.16 P150 to P152 (port15) ..... 63
2.2.17 COM0 to COM3. ..... 63
2.2.18 VDD, EVDD0, EVDD1, SMVDD0, SMVDD1, VSS, EVSS0, EVSS1, SMVSS0, SMVSS1 ..... 64
2.2.19 RESET ..... 64
2.2.20 REGC ..... 64
2.3 Pin I/O Circuits and Recommended Connection of Unused Pins ..... 65
CHAPTER 3 CPU ARCHITECTURE ..... 83
3.1 Memory Space ..... 83
3.1.1 Internal program memory space. ..... 98
3.1.2 Mirror area ..... 102
3.1.3 Internal data memory space ..... 104
3.1.4 Special function register (SFR) area ..... 105
3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area ..... 105
3.1.6 Data memory addressing ..... 106
3.2 Processor Registers ..... 115
3.2.1 Control registers ..... 115
3.2.2 General-purpose registers ..... 117
3.2.3 ES and CS registers ..... 118
3.2.4 Special function registers (SFRs) ..... 119
3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers) ..... 125
3.3 Instruction Address Addressing ..... 147
3.3.1 Relative addressing ..... 147
3.3.2 Immediate addressing ..... 147
3.3.3 Table indirect addressing ..... 148
3.3.4 Register direct addressing ..... 149
3.4 Addressing for Processing Data Addresses ..... 150
3.4.1 Implied addressing ..... 150
3.4.2 Register addressing ..... 150
3.4.3 Direct addressing ..... 151
3.4.4 Short direct addressing ..... 152
3.4.5 SFR addressing ..... 153
3.4.6 Register indirect addressing ..... 154
3.4.7 Based addressing ..... 155
3.4.8 Based indexed addressing ..... 159
3.4.9 Stack addressing ..... 160
CHAPTER 4 PORT FUNCTIONS ..... 164
4.1 Port Functions ..... 164
4.2 Port Configuration ..... 165
4.2.1 Port 0 ..... 166
4.2.2 Port 1 ..... 173
4.2.3 Port 2 ..... 179
4.2.4 Port 3 ..... 181
4.2.5 Port 4 ..... 186
4.2.6 Port 5 ..... 191
4.2.7 Port 6 ..... 197
4.2.8 Port 7 ..... 204
4.2.9 Port 8 ..... 210
4.2.10 Port 9 ..... 213
4.2.11 Port 10 ..... 218
4.2.12 Port 11 ..... 220
4.2.13 Port 12 ..... 223
4.2.14 Port 13 ..... 226
4.2.15 Port 14 ..... 235
4.2.16 Port 15 ..... 237
4.3 Registers Controlling Port Function ..... 239
4.4 Port Function Operations ..... 272
4.4.1 Writing to I/O port ..... 272
4.4.2 Reading from I/O port ..... 272
4.4.3 Operations on I/O port ..... 272
4.5 Settings of Registers, and Output Latch When Using Alternate Function ..... 273
4.5.1 The relationship of alternate function and port ..... 273
4.5.2 Expanded Control Register of Port Function ..... 278
4.5.3 The setting to use alternate function ..... 295
4.6 Cautions on 1-Bit Manipulation Instruction for Port Register n (Pn) ..... 311
CHAPTER 5 CLOCK GENERATOR ..... 312
5.1 Functions of Clock Generator ..... 312
5.2 Configuration of Clock Generator. ..... 314
5.3 Registers Controlling Clock Generator ..... 317
5.4 Clock monitor (CLM) ..... 334
5.5 System Clock Oscillator ..... 335
5.5.1 X1 oscillator ..... 335
5.5.2 XT1 oscillator ..... 335
5.5.3 High-speed on-chip oscillator ..... 339
5.5.4 Low-speed on-chip oscillator ..... 339
5.6 Clock Generator Operation ..... 340
5.7 Controlling Clock ..... 342
5.7.1 Example of controlling high-speed on-chip oscillator ..... 342
5.7.2 Example of controlling X1 oscillation clock ..... 343
5.7.3 Example of controlling XT1 oscillation clock ..... 344
5.7.4 Example of controlling Peripheral clock. ..... 345
5.7.5 CPU clock status transition diagram. ..... 347
5.7.6 Condition before changing CPU clock and processing after changing CPU clock ..... 353
5.7.7 Time required for switchover of CPU clock and main system clock ..... 355
5.7.8 Conditions before clock oscillation is stopped ..... 356
CHAPTER 6 TIMER ARRAY UNIT ..... 357
6.1 Functions of Timer Array Unit. ..... 358
6.1.1 Functions of each channel when it operates independently ..... 358
6.1.2 Functions of each channel when it operates with another channel ..... 359
6.1.3 LIN-bus supporting function (Channel 3 of the timer array unit 0 , channels 1 and 4 of the timer array unit 1 , and channel 0 of the timer array unit 2 only) ..... 361
6.2 Configuration of Timer Array `Unit ..... 362
6.3 Registers Controlling Timer Array Unit ..... 372
6.4 Channel Output (TOmn Pin) Control ..... 434
6.4.1 TOmn pin output circuit configuration. ..... 434
6.4.2 TOmn pin output setting ..... 435
6.4.3 Cautions on channel output operation ..... 436
6.4.4 Collective manipulation of TOmn bits ..... 441
6.4.5 Timer interrupt and TOmn pin output at count operation start ..... 442
6.5 Channel Input (TImn Pin) Control ..... 443
6.5.1 TImn edge detection circuit ..... 443
6.6 Basic Function of Timer Array Unit ..... 444
6.6.1 Overview of single-operation function and combination operation function ..... 444
6.6.2 Basic rules of combination operation function ..... 444
6.6.3 Applicable range of basic rules of combination operation function ..... 445
6.7 Operation of Timer Array Unit as Independent Channel ..... 446
6.7.1 Operation as interval timer/square wave output ..... 446
6.7.2 Operation as external event counter ..... 451
6.7.3 Operation as frequency divider. ..... 454
6.7.4 Operation as input pulse interval measurement ..... 459
6.7.5 Operation as input signal high-/low-level width measurement. ..... 463
6.8 Operation of Plural Channels of Timer Array Unit ..... 467
6.8.1 Operation as PWM function. ..... 467
6.8.2 Operation as one-shot pulse output function ..... 474
6.8.3 Operation as multiple PWM output function ..... 481
CHAPTER 7 REAL-TIME CLOCK ..... 489
7.1 Functions of Real-time Clock ..... 489
7.2 Configuration of Real-time Clock ..... 489
7.3 Registers Controlling Real-time Clock ..... 491
7.4 Real-time Clock Operation ..... 508
7.4.1 Starting operation of real-time clock ..... 508
7.4.2 Shifting to HALT/STOP mode after starting operation ..... 509
7.4.3 Reading/writing real-time clock ..... 510
7.4.4 Setting alarm of real-time clock ..... 512
7.4.5 1 Hz output of real-time clock ..... 513
7.4.6 Example of watch error correction of real-time clock ..... 514
CHAPTER 8 INTERVAL TIMER ..... 517
8.1 Functions of Interval Timer ..... 517
8.2 Configuration of Interval Timer ..... 517
8.3 Registers Controlling Interval Timer ..... 518
8.4 Interval Timer Operation ..... 521
CHAPTER 9 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER ..... 522
9.1 Functions of Clock Output/Buzzer Output Controller ..... 522
9.2 Configuration of Clock Output/Buzzer Output Controller ..... 523
9.3 Registers Controlling Clock Output/Buzzer Output Controller ..... 523
9.4 Operations of Clock Output/Buzzer Output Controller ..... 527
9.4.1 Operation as output pin ..... 527
9.5 Cautions of clock output/buzzer output controller ..... 528
CHAPTER 10 WATCHDOG TIMER ..... 529
10.1 Functions of Watchdog Timer ..... 529
10.2 Configuration of Watchdog Timer ..... 530
10.3 Register Controlling Watchdog Timer ..... 531
10.4 Operation of Watchdog Timer ..... 532
10.4.1 Controlling operation of watchdog timer ..... 532
10.4.2 Setting overflow time of watchdog timer ..... 533
10.4.3 Setting window open period of watchdog timer ..... 534
10.4.4 Setting watchdog timer interval interrupt ..... 535
CHAPTER 11 AID CONVERTER ..... 536
11.1 Function of A/D Converter ..... 536
11.2 Configuration of A/D Converter ..... 538
11.3 Registers Used in AID Converter ..... 540
11.4 A/D Converter Conversion Operations ..... 565
11.5 Input Voltage and Conversion Results ..... 567
11.6 AID Converter Operation Modes ..... 568
11.6.1 Software trigger mode (select mode, sequential conversion mode) ..... 568
11.6.2 Software trigger mode (select mode, one-shot conversion mode) ..... 569
11.6.3 Software trigger mode (scan mode, sequential conversion mode) ..... 570
11.6.4 Software trigger mode (scan mode, one-shot conversion mode) ..... 571
11.6.5 Hardware trigger no-wait mode (select mode, sequential conversion mode) ..... 572
11.6.6 Hardware trigger no-wait mode (select mode, one-shot conversion mode) ..... 573
11.6.7 Hardware trigger no-wait mode (scan mode, sequential conversion mode) ..... 574
11.6.8 Hardware trigger no-wait mode (scan mode, one-shot conversion mode) ..... 575
11.6.9 Hardware trigger wait mode (select mode, sequential conversion mode) ..... 576
11.6.10 Hardware trigger wait mode (select mode, one-shot conversion mode) ..... 577
11.6.11 Hardware trigger wait mode (scan mode, sequential conversion mode) ..... 578
11.6.12 Hardware trigger wait mode (scan mode, one-shot conversion mode) ..... 579
11.7 A/D Converter Setup Flowchart ..... 580
11.7.1 Setting up software trigger mode ..... 581
11.7.2 Setting up hardware trigger no-wait mode ..... 582
11.7.3 Setting up hardware trigger wait mode ..... 583
11.7.4 Setting up test mode ..... 584
11.8 SNOOZE Mode Function ..... 585
11.9 How to Read AID Converter Characteristics Table ..... 588
11.10 Cautions for AID Converter ..... 590
CHAPTER 12 SERIAL ARRAY UNIT ..... 594
12.1 Functions of Serial Array Unit. ..... 595
12.1.1 3-wire serial I/O (CSIOO, CSIO1, CSI10) ..... 595
12.1.2 UART (UARTO) ..... 595
12.1.3 Simplified $I^{2} C$ (IIC11) ..... 596
12.2 Configuration of Serial Array Unit ..... 597
12.3 Registers Controlling Serial Array Unit ..... 604
12.4 Operation stop mode ..... 629
12.4.1 Stopping the operation by units ..... 629
12.4.2 Stopping the operation by channels ..... 630
12.5 Operation of 3-Wire Serial I/O (CSI00, CSI01, CSI10) Communication ..... 631
12.5.1 Master transmission ..... 632
12.5.2 Master reception ..... 643
12.5.3 Master transmission/reception ..... 653
12.5.4 Slave transmission ..... 664
12.5.5 Slave reception ..... 674
12.5.6 Slave transmission/reception ..... 681
12.5.7 Calculating transfer clock frequency ..... 691
12.5.8 Procedure for processing errors that occurred during 3-wire serial I/O (CSIOO, CSIO1, CSI10) communication ..... 693
12.6 Operation of UART (UARTO) Communication ..... 694
12.6.1 UART transmission ..... 695
12.6.2 UART reception ..... 705
12.6.3 Calculating baud rate ..... 712
12.6.4 Procedure for processing errors that occurred during UART (UARTO) communication ..... 716
12.7 Operation of Simplified I ${ }^{2}$ C (IIC11) Communication ..... 717
12.7.1 Address field transmission. ..... 718
12.7.2 Data transmission ..... 724
12.7.3 Data reception ..... 728
12.7.4 Stop condition generation ..... 733
12.7.5 Calculating transfer rate ..... 734
12.7.6 Procedure for processing errors that occurred during simplified $I^{2} \mathrm{C}$ (IIC11) communication ..... 736
12.8 Relationship Between Register Settings and Pins ..... 737
CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF) ..... 749
13.1 Features ..... 749
13.2 Configuration ..... 751
13.3 Control Registers ..... 753
13.4 Interrupt Request Signals ..... 784
13.5 Operation ..... 785
13.5.1 Data format. ..... 785
13.5.2 Data transmission ..... 787
13.5.3 Data reception ..... 790
13.5.4 BF transmission/reception format ..... 792
13.5.5 BF transmission ..... 797
13.5.6 BF reception ..... 799
13.5.7 Parity types and operations ..... 802
13.5.8 Data consistency check ..... 803
13.5.9 BF reception mode select function ..... 807
13.5.10 LIN-UART reception status interrupt generation sources ..... 812
13.5.11 Transmission start wait function ..... 815
13.6 UART Buffer Mode ..... 816
13.6.1 UART buffer mode transmission ..... 817
13.7 LIN Communication Automatic Baud Rate Mode. ..... 819
13.7.1 Automatic baud rate setting function ..... 825
13.7.2 Response preparation error detection function. ..... 828
13.7.3 ID parity check function ..... 829
13.7.4 Automatic checksum function ..... 829
13.7.5 Multi-byte response transmission/reception function ..... 831
13.8 Expansion Bit Mode ..... 835
13.8.1 Expansion bit mode transmission ..... 835
13.8.2 Expansion bit mode reception (no data comparison) ..... 836
13.8.3 Expansion bit mode reception (with data comparison) ..... 837
13.9 Receive Data Noise Filter ..... 838
13.10 Dedicated Baud Rate Generator ..... 839
13.11 Cautions for Use ..... 846
CHAPTER 14 CAN CONTROLLER ..... 847
14.1 Outline Description ..... 847
14.1.1 Features ..... 847
14.1.2 Overview of functions ..... 848
14.1.3 Configuration ..... 849
14.2 CAN Protocol ..... 850
14.2.1 Frame format ..... 850
14.2.2 Frame types ..... 851
14.2.3 Data frame and remote frame ..... 851
14.2.4 Error frame ..... 859
14.2.5 Overload frame ..... 860
14.3 Functions ..... 861
14.3.1 Determining bus priority ..... 861
14.3.2 Bit stuffing ..... 861
14.3.3 Multi masters ..... 861
14.3.4 Multi cast ..... 861
14.3.5 CAN sleep mode/CAN stop mode function ..... 861
14.3.6 Error control function ..... 862
14.3.7 Baud rate control function ..... 868
14.4 Connection with Target System ..... 872
14.5 Internal Registers of CAN Controller ..... 873
14.5.1 CAN controller configuration. ..... 873
14.5.2 Register access type ..... 875
14.5.3 Register bit configuration ..... 893
14.6 Bit Set/Clear Function ..... 900
14.7 Control Registers ..... 902
14.8 CAN Controller Initialization ..... 941
14.8.1 Initialization of CAN module ..... 941
14.8.2 Initialization of message buffer ..... 941
14.8.3 Redefinition of message buffer ..... 941
14.8.4 Transition from initialization mode to operation mode ..... 942
14.8.5 Resetting error counter COERC of CAN module ..... 943
14.9 Message Reception ..... 944
14.9.1 Message reception ..... 944
14.9.2 Receive Data Read ..... 945
14.9.3 Receive history list function ..... 946
14.9.4 Mask function ..... 948
14.9.5 Multi buffer receive block function ..... 950
14.9.6 Remote frame reception ..... 951
14.10 Message Transmission ..... 952
14.10.1 Message transmission ..... 952
14.10.2 Transmit history list function ..... 954
14.10.3 Automatic block transmission (ABT) ..... 956
14.10.4 Transmission abort process ..... 957
14.10.5 Remote frame transmission ..... 958
14.11 Power Save Modes ..... 959
14.11.1 CAN sleep mode ..... 959
14.11.2 CAN stop mode ..... 961
14.11.3 Example of using power saving modes ..... 962
14.12 Interrupt Function ..... 963
14.13 Diagnosis Functions and Special Operational Modes ..... 964
14.13.1 Receive-only mode ..... 964
14.13.2 Single-shot mode ..... 965
14.13.3 Self-test mode ..... 966
14.13.4 Receive/Transmit Operation in Each Operation Mode ..... 967
14.14 Time Stamp Function ..... 968
14.14.1 Time stamp function ..... 968
14.15 Baud Rate Settings ..... 970
14.15.1 Baud rate settings ..... 970
14.15.2 Representative examples of baud rate settings ..... 974
14.16 Operation of CAN Controller ..... 978
CHAPTER 15 STEPPER MOTOR CONTROLLER/DRIVER ..... 1003
15.1 Overview ..... 1003
15.1.1 Driver overview ..... 1003
15.1.2 ZPD introduction ..... 1003
15.1.3 ZPD input pins. ..... 1004
15.2 Stepper Motor Controller/Driver Registers ..... 1006
15.3 Operation ..... 1017
15.3.1 Stepper motor controller/driver operation ..... 1017
15.4 Timing ..... 1020
15.4.1 Timer counter ..... 1020
15.4.2 Automatic PWM phase shift ..... 1021
CHAPTER 16 LCD CONTROLLER/DRIVER ..... 1022
16.1 Functions of LCD Controller/Driver ..... 1022
16.2 Configuration of LCD Controller/Driver ..... 1025
16.3 Registers Controlling LCD Controller/Driver. ..... 1027
16.4 Setting LCD Controller/Driver ..... 1035
16.5 LCD Display Data Memory ..... 1036
16.6 Common and Segment Signals. ..... 1039
16.7 Display Modes ..... 1044
16.7.1 Static display example ..... 1044
16.7.2 Three-time-slice display example ..... 1047
16.7.3 Four-time-slice display example ..... 1050
16.8 Supplying LCD Drive Voltages VLC0, VLC1, and VLC2 ..... 1053
CHAPTER 17 LCD BUS INTERFACE (128-pin products only) ..... 1055
17.1 Functions of LCD Bus Interface ..... 1055
17.2 Configuration of LCD Bus Interface ..... 1056
17.3 Registers Controlling LCD Bus Interface ..... 1059
17.4 Operation of Timing ..... 1063
17.4.1 Timing dependencies ..... 1063
17.4.2 LCD Bus I/F states during and after accesses ..... 1064
17.4.3 Writing to the LCD bus ..... 1064
17.4.4 Reading from the LCD bus ..... 1067
17.4.5 Write-Read-Write sequence on the LCD bus ..... 1069
17.5 Cautions for LCD Bus Interface ..... 1070
17.5.1 Polling of LBCTL.TPF flag may indicate wrong status ..... 1070
17.5.2 Writing to the LBDATA/ LBDATAL register ..... 1070
17.6 Example of LCD Bus Interface Transmission ..... 1071
17.6.1 Connection example of external LCD driver ..... 1071
17.6.2 Operation procedure of LCD BUS transmission ..... 1073
CHAPTER 18 SOUND GENERATOR ..... 1080
18.1 Overview ..... 1080
18.1.1 Description ..... 1081
18.1.2 Principle of operation ..... 1083
18.2 Sound Generator Registers ..... 1084
18.3 Sound Generator Operation ..... 1089
18.3.1 Generating the tone. ..... 1089
18.3.2 Generating the volume information ..... 1090
18.4 Sound Generator Application Hints ..... 1092
18.4.1 Initialization ..... 1092
18.4.2 Start and stop sound ..... 1092
18.4.3 Change sound volume. ..... 1092
18.4.4 Generate special sounds ..... 1092
CHAPTER 19 MULTIPLIER AND DIVIDER/MULTIPLY-ACCUMULATOR ..... 1093
19.1 Functions of Multiplier and Divider/Multiply-Accumulator ..... 1093
19.2 Configuration of Multiplier and Divider/Multiply-Accumulator ..... 1093
19.3 Register Controlling Multiplier and Divider/Multiply-Accumulator ..... 1099
19.4 Operations of Multiplier and Divider/Multiply-Accumulator ..... 1101
19.4.1Multiplication (unsigned) operation. ..... 1101
19.4.2 Multiplication (signed) operation. ..... 1102
19.4.3Multiply-accumulation (unsigned) operation ..... 1103
19.4.4Multiply-accumulation (signed) operation. ..... 1105
19.4.5Division operation ..... 1107
CHAPTER 20 DMA CONTROLLER ..... 1109
20.1 Functions of DMA Controller ..... 1109
20.2 Configuration of DMA Controller ..... 1110
20.3 Registers Controlling DMA Controller ..... 1113
20.4 Operation of DMA Controller ..... 1120
20.4.1 Operation procedure ..... 1120
20.4.2 Transfer mode ..... 1121
20.4.3 Termination of DMA transfer ..... 1121
20.5 Example of Setting of DMA Controller ..... 1122
20.5.1 CSI consecutive transmission ..... 1122
20.5.2 Consecutive capturing of A/D conversion results ..... 1124
20.5.3 UART consecutive reception + ACK transmission. ..... 1126
20.5.4 Holding DMA transfer pending by DWAITn bit ..... 1128
20.5.5 Forced termination by software ..... 1129
20.6 Cautions on Using DMA Controller ..... 1131
CHAPTER 21 INTERRUPT FUNCTIONS ..... 1134
21.1 Interrupt Function Types ..... 1134
21.2 Interrupt Sources and Configuration ..... 1134
21.3 Registers Controlling Interrupt Functions ..... 1139
21.4 Interrupt Servicing Operations ..... 1149
21.4.1 Maskable interrupt request acknowledgment ..... 1149
21.4.2 Software interrupt request acknowledgment ..... 1152
21.4.3 Multiple interrupt servicing ..... 1152
21.4.4 Interrupt request hold ..... 1156
CHAPTER 22 STANDBY FUNCTION ..... 1157
22.1 Standby Function and Configuration ..... 1157
22.1.1 Standby function ..... 1157
22.1.2 Registers controlling standby function ..... 1158
22.2 Standby Function Operation ..... 1162
22.2.1 HALT mode ..... 1162
22.2.2 STOP mode ..... 1168
22.2.3 SNOOZE mode ..... 1174
CHAPTER 23 RESET FUNCTION ..... 1177
23.1 Register for Confirming Reset Source ..... 1189
23.2 CLM Reset Control Flag Register ..... 1190
23.3 POR Reset Flag Register ..... 1190
CHAPTER 24 POWER-ON-RESET CIRCUIT ..... 1191
24.1 Functions of Power-on-reset Circuit ..... 1191
24.2 Configuration of Power-on-reset Circuit ..... 1192
24.3 Operation of Power-on-reset Circuit ..... 1192
24.4 Cautions for Power-on-reset Circuit. ..... 1195
CHAPTER 25 VOLTAGE DETECTOR ..... 1197
25.1 Functions of Voltage Detector ..... 1197
25.2 Configuration of Voltage Detector ..... 1198
25.3 Registers Controlling Voltage Detector ..... 1198
25.4 Operation of Voltage Detector. ..... 1203
25.4.1 When used as reset mode ..... 1203
25.4.2 When used as interrupt mode ..... 1205
25.4.3 When used as interrupt and reset mode ..... 1207
25.5 Cautions for Voltage Detector ..... 1213
CHAPTER 26 SAFETY FUNCTIONS ..... 1215
26.1 Overview of Safety Functions ..... 1215
26.2 Registers Used by Safety Functions ..... 1216
26.3 Operations of Safety Functions ..... 1216
26.3.1 Flash Memory CRC Operation Function (High-Speed CRC) ..... 1216
26.3.2 CRC Operation Function (General-Purpose CRC) ..... 1220
26.3.3 RAM Parity Error Detection Function ..... 1222
26.3.4 RAM Guard Function. ..... 1223
26.3.5 SFR Guard Function ..... 1224
26.3.6 Invalid Memory Access Detection Function ..... 1226
26.3.7 Frequency Detection Function ..... 1229
26.3.8 A/D Test Function ..... 1230
CHAPTER 27 REGULATOR ..... 1232
27.1 Regulator Overview ..... 1232
CHAPTER 28 OPTION BYTE ..... 1233
28.1 Functions of Option Bytes ..... 1233
28.1.1 User option byte ( 000 C 0 H to $000 \mathrm{C} 2 \mathrm{H} / 020 \mathrm{COH}$ to 02 C 2 H ) ..... 1233
28.1.2 On-chip debug option byte ( $000 \mathrm{C} 3 \mathrm{H} / 020 \mathrm{C} 3 \mathrm{H}$ ) ..... 1234
28.2 Format of User Option Byte ..... 1235
28.3 Format of On-chip Debug Option Byte ..... 1239
28.4 Setting of Option Byte ..... 1240
CHAPTER 29 FLASH MEMORY ..... 1241
29.1 Writing to Flash Memory by Using Flash Memory Programmer ..... 1242
29.1.1 Programming Environment ..... 1244
29.1.2 Communication Mode ..... 1244
29.2 Writing to Flash Memory by Using External Device (that Incorporates UART) ..... 1245
29.2.1 Programming Environment ..... 1245
29.2.2 Communication Mode ..... 1246
29.3 Connection of Pins on Board ..... 1247
29.3.1 P40/TOOLO pin ..... 1247
29.3.2 RESET pin. ..... 1247
29.3.3 Port pins ..... 1248
29.3.4 REGC pin ..... 1248
29.3.5 X1 and X2 pins ..... 1248
29.3.6 Power supply ..... 1248
29.4 Data Flash ..... 1249
29.4.1 Data flash overview ..... 1249
29.4.2 Register controlling data flash memory ..... 1250
29.4.3 Procedure for accessing data flash memory ..... 1251
29.5 Programming Method ..... 1252
29.5.1 Controlling flash memory ..... 1252
29.5.2 Flash memory programming mode. ..... 1253
29.5.3 Selecting communication mode ..... 1254
29.5.4 Communication commands ..... 1255
29.5.5 Description of signature data ..... 1256
29.6 Security Settings ..... 1257
29.7 Flash Memory Programming by Self-Programming ..... 1259
29.7.1 Boot swap function ..... 1261
29.7.2 Flash shield window function ..... 1263
CHAPTER 30 ON-CHIP DEBUG FUNCTION ..... 1264
30.1 Connecting E1 On-chip Debugging Emulator to RL78/D1A ..... 1264
30.2 On-Chip Debug Security ID ..... 1265
30.3 Securing of User Resources ..... 1265
CHAPTER 31 BCD CORRECTION CIRCUIT ..... 1267
31.1 BCD Correction Circuit Function ..... 1267
31.2 Registers Used by BCD Correction Circuit ..... 1267
31.3 BCD Correction Circuit Operation ..... 1268
CHAPTER 32 INSTRUCTION SET ..... 1270
32.1 Conventions Used in Operation List ..... 1271
32.1.1 Operand identifiers and specification methods ..... 1271
32.1.2 Description of operation column ..... 1272
32.1.3 Description of flag operation column ..... 1273
32.1.4 PREFIX instruction ..... 1273
32.2 Operation List ..... 1274
CHAPTER 33 ELECTRICAL SPECIFICATIONS (J GRADE PRODUCT) ..... 1291
33.1 Absolute Maximum Ratings ..... 1293
33.2 Power consumption characteristics ..... 1295
33.2.1 Product group A ..... 1295
33.3 Oscillator characteristics ..... 1301
33.3.1 Main(X1) oscillator characteristics ..... 1301
33.3.2 High speed on chip oscillator characteristics ..... 1301
33.3.3 Low speed on chip oscillator characteristics ..... 1301
33.3.4 Sub(XT1) oscillator characteristics ..... 1301
33.4 DC characteristics ..... 1302
33.4.1 Pin group 1 ..... 1302
33.4.2 Pin group 2 (ANI pins) ..... 1306
33.4.3 Pin group 3 (SMC pins) ..... 1307
33.4.4 Pin group 4 (OSC, reset and P137 pins) ..... 1313
33.5 AC characteristics ..... 1315
33.5.1 Basic operation ..... 1315
33.5.2 Stepper motor controller/driver ..... 1317
33.5.3 Sound generator ..... 1318
33.5.4 Serial interface: CSI operation ..... 1319
33.5.5 Serial interface: UART operation (128-pin only) ..... 1321
33.5.6 Serial interface: simplified $I^{2} C$ operation ..... 1322
33.5.7 Serial interface: LIN-UART(UARTF) operation. ..... 1323
33.5.8 Serial interface: CAN operation ..... 1323
33.6 LCD Bus Interface characteristics (128-pin products only). ..... 1324
33.6 LCD characteristics ..... 1326
33.6 LCD characteristics ..... 1327
33.7 Analog characteristics ..... 1329
33.7.1 A/D converter characteristics ..... 1329
33.7.2 ZPD characteristics ..... 1330
33.7.3 POR characteristics ..... 1331
33.7.4 LVD characteristics ..... 1331
33.8 RAM Data Retention Characteristics ..... 1331
33.9 Capacitance Connected to REGC ..... 1332
33.10 Flash programming characteristics ..... 1332
CHAPTER 34 ELECTRICAL SPECIFICATIONS (L GRADE PRODUCT) ..... 1333
34.1 Absolute Maximum Ratings ..... 1335
34.2 Power consumption characteristics ..... 1337
34.2.1 Product group A ..... 1337
34.2.2 Product group B ..... 1340
34.3 Oscillator characteristics ..... 1343
34.3.1 Main(X1) oscillator characteristics ..... 1343
34.3.2 High speed on chip oscillator characteristics ..... 1343
34.3.3 Low speed on chip oscillator characteristics ..... 1343
34.3.4 Sub(XT1) oscillator characteristics ..... 1343
34.4 DC characteristics ..... 1344
34.4.1 Pin group 1 ..... 1344
34.4.2 Pin group 2 (ANI pins) ..... 1348
34.4.3 Pin group 3 (SMC pins) ..... 1349
34.4.4 Pin group 4 (OSC, reset and P137 pins) ..... 1355
34.5 AC characteristics ..... 1357
34.5.1 Basic operation ..... 1357
34.5.2 Stepper motor controller/driver ..... 1359
34.5.3 Sound generator ..... 1360
34.5.4 Serial interface: CSI operation ..... 1361
34.5.5 Serial interface: UART operation (128-pin only) ..... 1363
34.5.6 Serial interface: simplified $I^{2} \mathrm{C}$ operation ..... 1364
34.5.7 Serial interface: LIN-UART(UARTF) operation ..... 1365
34.5.8 Serial interface: CAN operation ..... 1365
34.6 LCD Bus Interface characteristics (128-pin products only) ..... 1366
34.6 LCD characteristics ..... 1368
34.6 LCD characteristics ..... 1369
34.7 Analog characteristics ..... 1371
34.7.1 A/D converter characteristics ..... 1371
34.7.2 ZPD characteristics ..... 1372
34.7.3 POR characteristics ..... 1373
34.7.4 LVD characteristics ..... 1373
34.8 Data Retention Characteristics ..... 1373
34.9 Capacitance Connected to REGC ..... 1374
34.10 Flash programming characteristics ..... 1374
CHAPTER 35 PACKAGE DRAWINGS ..... 1375
35.1 48-pin products ..... 1375
35.2 64-pin products ..... 1375
35.2 64-pin products ..... 1376
35.3 80-pin products ..... 1377
35.4 100-pin products ..... 1378
35.5 128-pin products ..... 1379
APPENDIX A NUMBER OF WAIT CYCLES TO ACCESS I/O REGISTERS ..... 1380

## CHAPTER 1 OUTLINE

## <R> 1.1 Features

O Minimum instruction execution time can be changed from high speed ( $0.03125 \mu \mathrm{~s}$ : @ 32 MHz operation with highspeed on-chip oscillator clock) to ultra low-speed ( $30.5 \mu \mathrm{~s}$ : @ 32.768 kHz operation with subsystem clock)
O General-purpose register: 8 bits $\times 32$ registers ( 8 bits $\times 8$ registers $\times 4$ banks)
O ROM: 24 to 512 KB, RAM: 2 to 24 KB , Data flash memory: 8 KB
O On-chip high-speed on-chip oscillator clocks

- Select from 32 MHz (TYP.), 24 MHz (TYP.), 16 MHz (TYP.), 8 MHz (TYP.), and 4 MHz (TYP.)

O On-chip single-power-supply flash memory (with prohibition of block erase/writing function)
O Self-programming (with boot swap function/flash shield window function)
O On-chip debug function
O On-chip power-on-reset (POR) circuit and voltage detector (LVD)
O On-chip watchdog timer (operable with the dedicated low-speed on-chip oscillator clock)
O On-chip multiplier and divider/multiply-accumulator

- 16 bits $\times 16$ bits $=32$ bits (Unsigned or signed)
- 32 bits $\div 32$ bits $=32$ bits (Unsigned)
- 16 bits $\times 16$ bits +32 bits $=32$ bits (Unsigned or signed)

O On-chip clock output/buzzer output controller
O On-chip BCD adjustment
O I/O ports: 38 to 112

- CMOS I/O port: 35 to 107 (LED direct drive port: 9 to 16 , N -ch OD selectable port: 4 to 6 )
- CMOS input port: 5
- CMOS output port: 0 to 1

O Timer

- 16-bit timer: 24 channels
- Watchdog timer: 1 channel
- Real-time clock: 1 channel
- Interval timer: 1 channel

O Serial interface

- CSI
- UART (LIN-bus supported)
- Simplified $I^{2} C$ communication
- aFCAN controller

O Stepper motor controller/driver with zero point detection (ZPD): 1, 2, 4-channels
O LCD controller/driver ( $\mathrm{seg} \times \mathrm{com}$ ): $27 \times 4,39 \times 4,48 \times 4,53 \times 4$ and $54 \times 4$
O LCD Bus I/F
O RESET output
O STOP status output
O Sound generator
O 8/10-bit resolution A/D converter (VDD = EVDD $=2.7$ to 5.5 V ): $3+2$ to $9+2$ channels
O Standby function: HALT, STOP, SNOOZE mode
O Power supply voltage: $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V
O Operating ambient temperature: J grade products $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$,
L grade products $\mathrm{TA}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$

Remark The functions mounted depend on the product. See 1.7 Outline of Functions.

Table 1-1. ROM, RAM capacities

| Flash ROM | Data flash | RAM | 48-pin |  | 64-pin |  | 80-pin |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 512 KB | 8 KB | 24 KB | - | - | - | - | - | - |
| 384 KB |  | 20 KB | - | - | - | - | - | - |
| 256 KB |  | 16 KB | - | - | - | - | - | R5F10DMJxFB |
| 128 KB |  | 8 KB | - | - | - | - | - | R5F10DMGxFB |
| 96 KB |  | 6 KB | - | - | - | - | - | R5F10DMFxFB |
| 64 KB |  | 4 KB | - | R5F10DGExFB | - | R5F10DLExFB | R5F10CMExFB | R5F10DMExFB |
| 48 KB |  | 3 KB | R5F10CGDxFB | R5F10DGDxFB | R5F10CLDxFB | R5F10DLDxFB | R5F10CMDxFB | R5F10DMDxFB |
| 32 KB |  | 2 KB | R5F10CGCxFB | R5F10DGCxFB | - | - | - | - |
| 24 KB |  | 2 KB | R5F10CGBxFB | - | - | - | - | - |
| CAN (ch) |  |  | 0 | 1 | 0 | 1 | 0 | 1 |
| Stepper Motor (ch) |  |  | 1 |  | 2 |  | 4 |  |
| LCD (seg $\times$ com) |  |  | $27 \times 4$ |  | $39 \times 4$ |  | $48 \times 4$ |  |


| Flash ROM | Data flash | RAM | 100-pin |  | 128-pin |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 512 KB | 8 KB | 24 KB | - | R5F10DPLxFB | R5F10DSLxFB |
| 384 KB |  | 20 KB | - | R5F10DPKxFB | R5F10DSKxFB |
| 256 KB |  | 16 KB | R5F10TPJxFB | R5F10DPJxFB | R5F10DSJxFB |
| 128 KB |  | 8 KB | R5F10DPGxFB | - | - |
| 96 KB |  | 6 KB | R5F10DPFxFB | - | - |
| 64 KB |  | 4 KB | R5F10DPExFB | - | - |
| 48 KB |  | 3 KB | - | - | - |
| 32 KB |  | 2 KB | - | - | - |
| 24 KB |  | 2 KB | - | - | - |
| CAN (ch) |  |  | 1 | 2 | 2 |
| Stepper Motor (ch) |  |  | 4 |  | 4 |
| LCD (seg $\times$ com) |  |  | $53 \times 4$ |  | $54 \times 4$ |

### 1.2 Applications

Automotive electrical appliances (instrument cluster)
1.3 Ordering Information
[List of Part Number]

| Pin count | Package | Part Number |  |
| :---: | :---: | :---: | :---: |
|  |  | Operating ambient temperature <br> $J$ grade $\left(\mathrm{TA}=-40 \text { to }+85^{\circ} \mathrm{C}\right)$ | Operating ambient temperature <br> $L$ grade $\left(\mathrm{TA}=-40 \text { to }+105^{\circ} \mathrm{C}\right)$ |
| 48-pin | 48-pin plastic LQFP (fine pitch) $(7 \times 7)$ | R5F10CGBJFB <br> R5F10CGCJFB <br> R5F10CGDJFB <br> R5F10DGCJFB <br> R5F10DGDJFB <br> R5F10DGEJFB | R5F10CGBLFB <br> R5F10CGCLFB <br> R5F10CGDLFB <br> R5F10DGCLFB <br> R5F10DGDLFB <br> R5F10DGELFB |
| 64-pin | 64-pin plastic LQFP (fine pitch) $(10 \times 10)$ | R5F10CLDJFB <br> R5F10DLDJFB <br> R5F10DLEJFB | R5F10CLDLFB <br> R5F10DLDLFB <br> R5F10DLELFB |
| 80-pin | 80-pin plastic LQFP (fine pitch) $(12 \times 12)$ | R5F10CMDJFB <br> R5F10CMEJFB <br> R5F10DMDJFB <br> R5F10DMEJFB <br> R5F10DMFJFB <br> R5F10DMGJFB <br> R5F10DMJJFB | R5F10CMDLFB <br> R5F10CMELFB <br> R5F10DMDLFB <br> R5F10DMELFB <br> R5F10DMFLFB <br> R5F10DMGLFB <br> R5F10DMJLFB |
| 100-pin | 100-pin plastic LQFP (fine pitch) $(14 \times 14)$ | R5F10DPEJFB R5F10DPFJFB R5F10DPGJFB R5F10TPJJFB R5F10DPJJFB R5F10DPKJFB R5F10DPLJFB | R5F10DPELFB <br> R5F10DPFLFB <br> R5F10DPGLFB <br> R5F10TPJLFB <br> R5F10DPJLFB <br> R5F10DPKLFB <br> R5F10DPLLFB |
| 128-pin | 128-pin plastic LQFP (fine pitch) $(14 \times 20)$ | R5F10DSLJFB R5F10DSKJFB R5F10DSJJFB | R5F10DSLLFB <br> R5F10DSKLFB <br> R5F10DSJLFB |

### 1.4 Pin Configuration (Top View)

1.4.1 48-pin products (R5F10CGBxFB, R5F10CGCxFB, R5F10CGDxFB: with no CAN)

48 -pin plastic LQFP (fine pitch) $(7 \times 7)$


Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ )
Remark For pin identification, see 1.5 Pin Identification.

### 1.4.2 48-pin products (R5F10DGCxFB, R5F10DGDxFB, R5F10DGExFB: with CAN)

48-pin plastic LQFP (fine pitch) $(7 \times 7)$


Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ )
Remark For pin identification, see 1.5 Pin Identification.

### 1.4.3 64-pin products (R5F10CLDxFB: with no CAN)

64-pin plastic LQFP (fine pitch) $(10 \times 10)$


Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ )
Remark For pin identification, see 1.5 Pin Identification.

### 1.4.4 64-pin products (R5F10DLDxFB, R5F10DLExFB: with CAN)

64-pin plastic LQFP (fine pitch) $(10 \times 10)$


Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ )
Remark For pin identification, see 1.5 Pin Identification.
1.4.5 80-pin products (R5F10CMDxFB, R5F10CMExFB: with no CAN)

80-pin plastic LQFP (fine pitch) $(12 \times 12)$


Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ )
Remark For pin identification, see 1.5 Pin Identification.
1.4.6 80-pin products (R5F10DMDxFB, R5F10DMExFB, R5F10DMFxFB, R5F10DMGxFB, R5F10DMJxFB: with CAN) 80-pin plastic LQFP (fine pitch) (12 $\times 12$ )


Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ )
Remark For pin identification, see 1.5 Pin Identification.
1.4.7 100-pin products (R5F10DPExFB, R5F10DPFxFB, R5F10DPGxFB, R5F10TPJxFB: with 1 ch of CAN)

100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )


Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ )
Remark For pin identification, see 1.5 Pin Identification.
<R> 1.4.8 100-pin products (R5F10DPJxFB, R5F10DPKxFB, R5F10DPLxFB: with $\mathbf{2}$ ch of CAN)
100-pin plastic LQFP (fine pitch) $(14 \times 14)$


Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ )
Remark For pin identification, see 1.5 Pin Identification.
<R> 1.4.9 128-pin products (R5F10DSLxxFB, R5F10DSKxxFB, R5F10DSJxxFB)
128-pin plastic LFQFP (fine pitch) $(14 \times 20)$


Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ )
Remark For pin identification, see 1.5 Pin Identification.

| ANIO to ANI10: | Analog input | RxD0: | Receive data for UART |
| :---: | :---: | :---: | :---: |
| ADTRG: | A/D conversion start | SCK00, SCK01, SCK10: | Serial clock input/output |
|  | trigger external input | SCL11: | Serial clock input/output |
| AVrefm: | A/D converter reference | SDA11: | Serial data input/output |
|  | potential (- side) input | SEG0 to SEG53: | Segment output |
| AV Refp: | A/D converter reference | SGO: | Sound generator output |
|  | potential (+ side) input | SGOA: | Sound generator amplitude |
| CRxD0, CRxD1: | Common output |  | PWM output |
|  | Receive data for CAN | SGOF: | Sound generator frequency output |
| CTxD0, CTxD1: | Transmit data for CAN |  |  |
| DBD0 to DBD7: | LCD Bus I/F data lines | SI00, SI01, SI10: | Serial data input |
| DBWR: | LCD Bus I/F write strobe | SM11 to SM14, |  |
| DBRD: | LCD Bus I/F read strobe | SM21 to SM24, |  |
| EVdd, EVddo, EVdD1: Power supply for port |  | SM31 to SM34, |  |
| EVss, EVsso, EVss1: EXCLK: |  | SM41 to SM44: | Stepper motor outputs |
|  | Ground for port External clock input (main system clock) | SMVdd, SMVddo, SMVddi: | Stepper motor controller/driver supply voltage |
| INTP0 to INTP5: External interrupt input <br> INTPLR0, INTPLR1: External interrupt input for LIN |  |  | ground |
|  |  | SO00, SO01, SO10: <br> STOPST: | Serial data output |
| LRxD0, LRxD1: | Serial data input to LIN |  |  |
| LTxD0, LTxD1: | Serial data output from LIN | TI00 to TIO7, |  |
| P00 to P07: | Port 0 | TI10 to TI17, |  |
| P10 to P17: | Port 1 | TI20 to TI27: | Timer input |
| P20 to P27: | Port 2 | TO00 to TO07, |  |
| P30 to P37: | Port 3 | TO10 to TO17, |  |
| P40: | Port 4 | TO20 to TO27: | Timer output |
|  | Port 5 | TOOLO: | Data input/output for tool |
| P50 to P57: | Port 5 | TOOLRxD, TOOLTxD: | Data input/output for external device |
| P60 to P66:P70 to P75: | Port 6 |  |  |
|  | Port 7 | TxD0: | Transmit data for UART |
| P80 to P87: | Port 8 | VDD: | Power supply |
| P90 to P97: | Port 9 | Vss: | Ground |
| P121 to P124: P130 to P137. | Port 12 | X1, X2: | Crystal oscillator (Main system clock) |
|  | Port 13 |  |  |
| P140: | Port 14 | XT1, XT2: | Crystal oscillator (Sub system clock) |
| P150 to P152: | Port 15 |  |  |
| PCL:REGC: | Programmable clock output | ZPD14, ZPD24, ZPD34, ZPD44: | Zero point detection input |
|  | Regulator capacitance |  |  |
| RESET: | Reset |  |  |
| RESOUT: | Reset output signal |  |  |
| RTC1HZ: | Real-time clock correction |  |  |
|  | clock ( 1 Hz ) output |  |  |

### 1.6 Block Diagram

1.6.1 48-pin products (R5F10CGBxFB, R5F10CGCxFB, R5F10CGDxFB: with no CAN)

1.6.2 48-pin products (R5F10DGCxFB, R5F10DGDxFB, R5F10DGExFB: with CAN)

1.6.3 64-pin products (R5F10CLDxFB: with no CAN)

1.6.4 64-pin products (R5F10DLDxFB, R5F10DLExFB: with CAN)


### 1.6.5 80-pin products (R5F10CMDxFB, R5F10CMExFB: with no CAN)


1.6.6 80-pin products (R5F10DMDxFB, R5F10DMExFB, R5F10DMFxFB, R5F10DMGxFB, R5F10DMJxFB: with CAN)

1.6.7 100-pin products (R5F10DPExFB, R5F10DPFxFB, R5F10DPGxFB, R5F10TPJxFB: with 1 ch of CAN))

<R> 1.6.8 100-pin products (R5F10DPJxFB, R5F10DPKxFB, R5F10DPLxFB: with 2 ch of CAN)

<R> 1.6.9 128-pin products (R5F10DSJxFB, R5F10DSKxFB, R5F10DSLxFB)

<R> 1.7 Outline of Functions

| Item |  |  | 48-pin |  |  |  |  |  | 64-pin |  |  | 80-pin |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ROM | RAM |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ROM/ <br> RAM <br> capacities | 512 KB | 24 KB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 384 KB | 20 KB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 256 KB | 16 KB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\checkmark$ |
|  | 128 KB | 8 KB |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |
|  | 96 KB | 6 KB |  |  |  |  |  |  |  |  |  |  |  |  |  | $\sqrt{ }$ |  |  |
|  | 64 KB | 4 KB |  |  |  |  |  | $\sqrt{ }$ |  |  | $\checkmark$ |  | $\checkmark$ |  | $\checkmark$ |  |  |  |
|  | 48 KB | 3 KB |  |  | $\checkmark$ |  | $\checkmark$ |  | $\checkmark$ | $\checkmark$ |  | $\checkmark$ |  | $\checkmark$ |  |  |  |  |
|  | 32 KB | 2 KB |  | $\checkmark$ |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 24 KB | 2 KB | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Data flash memory |  |  | 8 KB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Memory space |  |  | 1 MB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| General-purpose register |  |  | 8 bits $\times 32$ registers (8 bits $\times 8$ registers $\times 4$ banks) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Main System clock | High-speed system clock |  | 1 to $20 \mathrm{MHz}(\mathrm{VDD}=2.7 \mathrm{~V}$ to 5.5 V$)$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | High-speed on-chip oscillation clock |  | $\begin{aligned} & 4 / 8 / 16 / 24 / 32 \mathrm{MHz}\left(\mathrm{~T}_{\mathrm{A}}=-40 \text { to } 85^{\circ} \mathrm{C}\right) \\ & 4 / 8 / 16 / 24 \mathrm{MHz}\left(\mathrm{~T}_{\mathrm{A}}=-40 \text { to } 105^{\circ} \mathrm{C}\right) \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PLL |  |  | $\begin{array}{\|l} 4 \mathrm{MHz} \times 16 / 2=32 \mathrm{MHz}, 8 \mathrm{MHz} \times 16 / 4=32 \mathrm{MHz}\left(\mathrm{~T}_{\mathrm{A}}=-40 \text { to } 85^{\circ} \mathrm{C}\right) \\ 4 \mathrm{MHz} \times 12 / 2=24 \mathrm{MHz}, 8 \mathrm{MHz} \times 12 / 4=24 \mathrm{MHz}\left(\mathrm{~T}_{\mathrm{A}}=-40 \text { to } 105^{\circ} \mathrm{C}\right) \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Subsystem clock |  |  | 32.768 kHz |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Low-speed on-chip oscillation clock |  |  | 15 kHz |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Minimum instruction execution time |  |  | $0.03125 \mu \mathrm{~s}$ (Main system clock $32 \mathrm{MHz} \mathrm{T}=-40$ to $+85^{\circ} \mathrm{C}$ ) $0.04167 \mu \mathrm{~s}$ (Main system clock $24 \mathrm{MHz} \mathrm{T}_{\mathrm{A}}=-40$ to $105^{\circ} \mathrm{C}$ ) $30.5 \mu \mathrm{~s}$ (Subsystem clock 32.768 kHz operation) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Instruction set |  |  | - 8-bit operation,16-bit operation <br> - Multiplication (8 bits $\times 8$ bits) <br> - Bit manipulation (Set, reset, test, and Boolean operation), etc. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| I/O port | Total number of port |  | 38 |  |  |  |  |  | 54 |  |  | 68 |  |  |  |  |  |  |
|  | CMOS I/O port |  | 35 |  |  |  |  |  | 49 |  |  | 63 |  |  |  |  |  |  |
|  | N -ch open-drain Selectable port |  | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | LED direct drive port |  | 9 |  |  |  |  |  | 13 |  |  | 16 |  |  |  |  |  |  |
|  | CMOS input port |  | 3 |  |  |  |  |  | 5 |  |  |  |  |  |  |  |  |  |
|  | CMOS output port |  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Timer | 16-bit timer |  | $8 \mathrm{ch} \times 3$ units |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Real-time clock (RTC) |  | 1 ch |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Interval timer |  | 1 ch |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Watchdog timer (WDT) |  | 1 ch |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Timer output |  | 19 |  |  |  |  |  | 21 |  |  | 24 |  |  |  |  |  |  |
|  | RTC output |  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Clock output/buzzer output |  |  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 10-bit resolution A/D converter |  |  | $3+2$ |  |  |  |  |  |  |  |  | 6+2 |  |  |  |  |  |  |


| (2/4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item |  | 48-pin |  |  |  |  |  | 64-pin |  |  | 80-pin |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  | $\xrightarrow{\infty}$ |  |  |  |  |  |
| Serial interface | CSI | 2 ch |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | UART | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Simplified IIC | 1 ch |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | LIN-UART | 1 ch |  |  |  |  |  | 2 ch |  |  |  |  |  |  |  |  |  |
|  | aFCAN |  |  |  | 1 ch |  |  | - 16-bits $\times 16$ bits $=32$ bits (Unsigned or signed) |  |  |  |  | 1 ch |  |  |  |  |
| Multiplier and divider/multiply accumulator |  | - 16-bits $\times 16$ bits $=32$ bits (Unsigned or signed) <br> - 32-bits $\div 32$ bits $=32$ bits (Unsigned) <br> - 16 -bits $\times 16$ bits +32 bits $=32$ bits (Unsigned or signed) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DMA controller |  | 2 ch |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Vectored interrupt sources | Internal | 39 |  |  | 43 |  |  | 42 | 46 |  |  |  | 46 |  |  |  |  |
|  | External | 6 |  |  |  |  |  | 8 |  |  |  |  |  |  |  |  |  |
|  | Software | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Debugger | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LCD <br> controller driver | Bias | Static, $1 / 3$ bias, $1 / 3$ or $1 / 4$ duty |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SEG $\times$ COM | $27 \times 4$ |  |  |  |  |  | $39 \times 4$ |  |  | $48 \times 4$ |  |  |  |  |  |  |
| Sound generator |  | 1 channel |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Stepper motor controller/driver (with ZPD) |  | 1 ch |  |  |  |  |  | 2 ch |  |  | 4 ch |  |  |  |  |  |  |
| Safety <br> function | FLASH memory CRC calculation | Provided |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | RAM parity bit error detection | Provided |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Illegal-memory access detection | Provided |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Frequency detection | Provided |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Clock monitor | Provided |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset |  | - Reset by RESET pin <br> - Internal reset by watchdog timer <br> - Internal reset by power-on-reset <br> - Internal reset by voltage detector <br> - Internal reset by illegal instruction execution <br> - Internal reset by RAM parity error <br> - Internal reset by illegal-memory access <br> - Internal reset by clock monitor |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Power on reset (POR) |  | Power on reset: $1.51 \mathrm{~V} \pm 0.06 \mathrm{~V}$ <br> Power down reset: $1.50 \mathrm{~V} \pm 0.06 \mathrm{~V}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Voltage detector |  | Rising edge detection voltage $=2.81$ to 4.06 V ( 6 step) <br> Falling edge detection voltage $=2.75$ to 3.98 V ( 6 step) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| On-chip debug function |  | Provided |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Power supply voltage |  | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Operating ambient temperature |  | J grade products: $\mathrm{T}_{\mathrm{A}}=-40$ to $+85{ }^{\circ} \mathrm{C}, \mathrm{L}$ grade products: $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


|  |  |  |  |  |  |  |  |  |  |  |  | (3/ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item |  |  | 100-pin |  |  |  |  |  |  | 128-pin |  |  |
|  |  |  |  |  |  |  | $\begin{aligned} & \infty \\ & \frac{1}{x} \\ & \underset{\sim}{0} \\ & 0 \\ & 0 \\ & \stackrel{\rightharpoonup}{1} \\ & \underset{\sim}{0} \end{aligned}$ |  |  |  | $\begin{aligned} & \infty \\ & \frac{1}{x} \\ & \stackrel{y}{\infty} \\ & \underset{\sim}{0} \\ & \frac{1}{1} \\ & \stackrel{1}{\sim} \end{aligned}$ |  |
|  | ROM | RAM |  |  |  |  |  |  |  |  |  |  |
| ROM/ <br> RAM <br> capacities | 512 KB | 24 KB |  |  |  |  |  |  | $\sqrt{ }$ |  |  | $\checkmark$ |
|  | 384 KB | 20 KB |  |  |  |  |  | $\sqrt{ }$ |  |  | $\checkmark$ |  |
|  | 256 KB | 16 KB |  |  |  | $\checkmark$ | $\sqrt{ }$ |  |  | $\checkmark$ |  |  |
|  | 128 KB | 8 KB |  |  | $\checkmark$ |  |  |  |  |  |  |  |
|  | 96 KB | 6 KB |  | $\checkmark$ |  |  |  |  |  |  |  |  |
|  | 64 KB | 4 KB | $\sqrt{ }$ |  |  |  |  |  |  |  |  |  |
|  | 48 KB | 3 KB |  |  |  |  |  |  |  |  |  |  |
|  | 32 KB | 2 KB |  |  |  |  |  |  |  |  |  |  |
|  | 24 KB | 2 KB |  |  |  |  |  |  |  |  |  |  |
| Data flash memory |  |  | 8 KB |  |  |  |  |  |  |  |  |  |
| Memory space |  |  | 1 MB |  |  |  |  |  |  |  |  |  |
| General-purpose register |  |  | 8 bits $\times 32$ registers (8 bits $\times 8$ registers $\times 4$ banks) |  |  |  |  |  |  |  |  |  |
| Main System clock | High-speed system clock |  | 1 to $20 \mathrm{MHz}(\mathrm{VDD}=2.7 \mathrm{~V}$ to 5.5 V$)$ |  |  |  |  |  |  |  |  |  |
|  | High-speed on-chip oscillation clock |  | $\begin{aligned} & 4 / 8 / 16 / 24 / 32 \mathrm{MHz}\left(\mathrm{~T}_{\mathrm{A}}=-40 \text { to } 85^{\circ} \mathrm{C}\right) \\ & 4 / 8 / 16 / 24 \mathrm{MHz}\left(\mathrm{~T}_{\mathrm{A}}=-40 \text { to } 105^{\circ} \mathrm{C}\right) \end{aligned}$ |  |  |  |  |  |  |  |  |  |
| PLL |  |  | $\begin{aligned} & 4 \mathrm{MHz} \times 16 / 2=32 \mathrm{MHz}, 8 \mathrm{MHz} \times 16 / 4=32 \mathrm{MHz}\left(\mathrm{~T}_{\mathrm{A}}=-40 \text { to } 85^{\circ} \mathrm{C}\right) \\ & 4 \mathrm{MHz} \times 12 / 2=24 \mathrm{MHz}, 8 \mathrm{MHz} \times 12 / 4=24 \mathrm{MHz}\left(\mathrm{~T}_{\mathrm{A}}=-40 \text { to } 105^{\circ} \mathrm{C}\right) \end{aligned}$ |  |  |  |  |  |  |  |  |  |
| Subsystem clock |  |  | 32.768 kHz |  |  |  |  |  |  |  |  |  |
| Low-speed on-chip oscillation clock |  |  | 15 kHz |  |  |  |  |  |  |  |  |  |
| Minimum instruction execution time |  |  | $0.03125 \mu \mathrm{~s}$ (Main system clock $32 \mathrm{MHz} \mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ ) $0.04167 \mu \mathrm{~s}$ (Main system clock $24 \mathrm{MHz} \mathrm{T}_{\mathrm{A}}=-40$ to $105^{\circ} \mathrm{C}$ ) $30.5 \mu \mathrm{~s}$ (Subsystem clock 32.768 kHz operation) |  |  |  |  |  |  |  |  |  |
| Instruction set |  |  | - 8-bit operation,16-bit operation <br> - Multiplication (8 bits $\times 8$ bits) <br> - Bit manipulation (Set, reset, test, and Boolean operation), etc. |  |  |  |  |  |  |  |  |  |
|  | Total number of port |  | 84 |  |  |  |  |  |  | 112 |  |  |
|  | CMOS I/O port |  | 78 |  |  |  |  |  |  | 107 |  |  |
|  | N -ch open-drain Selectable port |  | 6 |  |  |  |  |  |  |  |  |  |
|  | LED direct drive port |  | 16 |  |  |  |  |  |  |  |  |  |
|  | CMOS input port |  | 5 |  |  |  |  |  |  |  |  |  |
|  | CMOS output port |  | 1 |  |  |  |  |  |  |  |  |  |
|  | 16-bit timer |  | $8 \mathrm{ch} \times 3$ units |  |  |  |  |  |  |  |  |  |
|  | Real-time clock (RTC) |  | 1 ch |  |  |  |  |  |  |  |  |  |
|  | Interval timer |  | 1 ch |  |  |  |  |  |  |  |  |  |
|  | Watchdog timer (WDT) |  | 1 ch |  |  |  |  |  |  |  |  |  |
|  | Timer output |  | 24 |  |  |  |  |  |  |  |  |  |
|  | RTC output |  | 1 |  |  |  |  |  |  |  |  |  |
| Clock output/buzzer output |  |  | 1 |  |  |  |  |  |  |  |  |  |
| 10-bit resolution A/D converter |  |  | 7+2 |  |  |  |  |  |  | $9+2$ |  |  |
| Reset output |  |  | Can be output from P130 |  |  |  |  |  |  |  |  |  |
| STOP status output |  |  | Can be output from P41 |  |  |  |  |  |  |  |  |  |



## CHAPTER 2 PIN FUNCTIONS

### 2.1 Pin Function List

Pin I/O buffer power supplies depend on the product. The relationship between these power supplies and the pins is shown below.

Table 2-1. Pin I/O Buffer Power Supplies
(1) 48-pin products

| Power Supply | Corresponding Pins |
| :--- | :--- |
| $V_{D D} / E V_{D D}$ | Port pins other than P80 to P83 and P90 to P94 |
| SMVDD | P80 to P83, P90 to P94 |

(2) 64-pin products

| Power Supply | Corresponding Pins |
| :--- | :--- |
| $V_{D D} / E V_{D D}$ | Port pins other than P80 to P87and P90 to P94 |
| SMVDD | P80 to P87, P90 to P94 |

(3) 80-pin products

| Power Supply | Corresponding Pins |
| :--- | :--- |
| VDD/EVDD $^{\text {SMV }}$ | Port pins other than P80 to P87 and P90 to P97 |
| SMD $^{\prime}$ SMVDD1 | P80 to P87, P90 to P97 |

(4) 100-pin products

| Power Supply | Corresponding Pins |
| :--- | :--- |
| VDD | P20 to P27, P150, P137, P121 to P124, RESET |
| EVDD0, EVDD1 | P00 to P07, P10 to P17, P30 to P37, P40, P50 to P57, <br> P60 to P66, P70 to P75, P130 to P136, P140 |
| SMVDD0, SMVDD1 | P80 to P87, P90 to P97 |

<R> (5) 128-pin products

| Power Supply | Corresponding Pins |
| :--- | :--- |
| VDD | P20 to P27, P150 to P152, P137, P121 to P124, RESET |
| EVDDo, EVDD1 | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P66, P70 to P75, P100 to P107, <br> P 110 to P117, P125 to P127, P130 to P136, and P140 |
| SMVDD0, SMVDD1 | P80 to P87, P90 to P97 |

The setting of I/O, buffer and pull-up resistor in each port is also valid for alternate functions.

### 2.1.1 48-pin products

Table 2-2. Port Pins for
R5F10CGBxFB, R5F10CGCxFB, R5F10CGDxFB, R5F10DGCxFB, R5F10DGDxFB, R5F10DGExFB (1/2)

| Pin Name | I/O | Function | During Reset | After <br> Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P00 | I/O | Port 0. 2-bit I/O port. <br> Input of P01 can be set to schmitt 1 input buffer. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | TI00/TO00/CTxD0/SEG14 ${ }^{\text {Note1 }}$ |
| P01 |  |  |  |  | TI01/TO01/CRxD0/SEG15 ${ }^{\text {Note1 }}$ |
| P10 | I/O | Port 1. 5-bit I/O port. <br> Input of P10 and P11 can be set to schmitt 1 input buffer. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | LTxD1/SCK00/TI10/TO10/INTP4/SEG31 |
| P11 |  |  |  |  | LRxD1/INTPLR1/SI00/TI11/TO11/SEG30 |
| P12 |  |  |  |  | SO00/TI12/TO12/INTP2/SEG29 |
| P13 |  |  |  |  | SO01/TI13/TO13/SEG25 |
| P14 |  |  |  |  | TI14/TO14/SEG24 |
| P20 | I/O | Port 2. 5-bit I/O port. <br> Can be set to analog input ${ }^{\text {Note2 }}$ Input/output can be specified in 1-bit units. | HZ | Analog Input | AVRefp/ANIO |
| P21 |  |  |  |  | AVREFm/ANI1 |
| P22 |  |  |  |  | ANI2 |
| P23 |  |  |  |  | ANI3 |
| P27 |  |  |  |  | ANI7 |
| P30 | I/O | Port 3. 3-bit I/O port. <br> Input of P31 can be set to schmitt 1 input buffer. <br> Output of P30 and P31 can be set to Nch open-drain output. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | Ext.: PD <br> Int.: HZ | Input | TI20/TO20/SCL11/SEG6 |
| P31 |  |  |  |  | TI21/TO21/SDA11/SEG7 |
| P33 |  |  |  |  | TI23/TO23/SEG9 |
| P40 | I/O | Port 4. 1-bit I/O port. Input/output can be specified. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | Ext.: HZ <br> Int.: PU | Input | TOOLO |
| P54 | I/O | Port 5. 4-bit I/O port. Input of P55 to P57 can be set to schmitt 1 input buffer. Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | TI14/TO14/SO01/SEG2 |
| P55 |  |  |  |  | TI15/TO15/SI01/SEG3 |
| P56 |  |  |  |  | TI16/TO16/SCK01/SEG4 |
| P57 |  |  |  |  | TI17/TO17/SEG5 |

Remark Ext. (external reset): POR reset or pin reset, Int. (internal reset): WDT reset or LVD reset,
PD: Pull down, PU: Pull up, HZ: High impedance
Notes 1. CTxD0 and CRxD0 are not provided for R5F10CGDxFB, R5F10CGCxFB and R5F10CGBxFB with no CAN channel.
2. Setting digital or analog to each pin can be done in A/D port configuration register (ADPC).

Table 2-2. Port Pins for R5F10CGBxFB, R5F10CGCxFB, R5F10CGDxFB, R5F10DGCxFB, R5F10DGDxFB, R5F10DGExFB (2/2)

| Pin Name | I/O | Function | During <br> Reset | After <br> Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P60 | I/O | Port 6. 2-bit I/O port. <br> Input of P61 can be set to schmitt 1 input buffer. <br> Output of P60 and P61 can be set to N-ch open-drain output. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | HZ | Input | SCL11/TI20/TO20/INTP1 |
| P61 |  |  |  |  | SDA11/TI21/TO21/INTP3 |
| P72 | I/O | Port 7. 4-bit I/O port. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | ADTRG/SGOA/SEG1 |
| P73 |  |  |  |  | SGO/SGOF/SEG0 |
| P74 |  |  |  |  | SCK01/TI23/TO23/SEG26 |
| P75 |  |  |  |  | PCL/SI01/TI22/TO22/SEG27 |
| P80 | I/O | Port 8. 4-bit I/O port. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | SM11/TI01/TO01/SEG32 |
| P81 |  |  |  |  | SM12/TIO3/TO03/SEG33 |
| P82 |  |  |  |  | SM13/TI05/TO05/SEG34 |
| P83 |  |  |  |  | SM14/ZPD14/TI07/TO07/SEG35 |
| P90 | I/O | Port 9. 5-bit I/O port. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | TI21/TO21/SEG40 |
| P91 |  |  |  |  | TI23/TO23/SEG41 |
| P92 |  |  |  |  | TI25/TO25/SGOA/SEG42 |
| P93 |  |  |  |  | T127/TO27/SGO/SGOF/SEG43 |
| P94 |  |  |  |  | TIO1/TO01/RTC1HZ/SEG44 |
| P121 | 1 | Port 12. 2-bit Input port. | HZ | Input | X1 |
| P122 |  |  |  |  | X2/EXCLK |
| P137 | 1 | Port 13. 1-bit Input port. | HZ | Input | INTP5 |

Remark Ext. (external reset): POR reset or pin reset, Int. (internal reset): WDT reset or LVD reset, PD: Pull down, HZ: High impedance

### 2.1.2 64-pin products

Table 2-3. Port Pins for R5F10CLDxFB, R5F10DLDxFB, R5F10DLExFB (1/2)

| Pin Name | I/O | Function | During Reset | After Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P00 | I/O | Port 0. 7-bit l/O port. <br> Input of P01 can be set to schmitt 1 input buffer. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | TIOO/TO00/CTxD0/SEG14 ${ }^{\text {Note1 }}$ |
| P01 |  |  |  |  | TI01/TO01/CRxD0/SEG15 ${ }^{\text {Note1 }}$ |
| P02 |  |  |  |  | SO00/TI02/TO02/TI12/TO12/SEG16 |
| P03 |  |  |  |  | SI00/TIO3/TO03/TI13/TO13/SEG17 |
| P04 |  |  |  |  | SCK00/TI04/TO04/TI14/TO14/SEG18 |
| P05 |  |  |  |  | TI05/TO05/T115/TO15/SEG19 |
| P07 |  |  |  |  | TI07/TO07/TI17/TO17/SEG21 |
| P10 | I/O | Port 1. 7-bit 1/O port. <br> Input of P10, P11, and P17 can be set to schmitt 1 input buffer. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | LTxD1/SCK00/TI10/TO10/INTP4/SEG31 |
| P11 |  |  |  |  | LRxD1/INTPLR1/SI00/TI11/TO11/SEG30 |
| P12 |  |  |  |  | SO00/TI12/TO12/INTP2/SEG29 |
| P13 |  |  |  |  | SO01/TI13/TO13/SEG25 |
| P14 |  |  |  |  | TI14/TO14/LRxD0/INTPLR0/SEG24 |
| P15 |  |  |  |  | TI15/TO15/LTxD0/RTC1HZ/SEG23 |
| P17 |  |  |  |  | TI17/TO17/INTP0/SEG28 |
| P20 | I/O | Port 2. 5-bit I/O port. <br> Can be set to analog input ${ }^{\text {Note2 }}$ Input/output can be specified in 1-bit units. | HZ | Analog Input | AVrefp/ANIO |
| P21 |  |  |  |  | AVREFm/ANI1 |
| P22 |  |  |  |  | ANI2 |
| P23 |  |  |  |  | ANI3 |
| P27 |  |  |  |  | ANI7 |
| P30 | I/O | Port 3. 4-bit I/O port. <br> Input of P31 can be set to schmitt 1 input buffer. <br> Output of P30 and P31 can be set to Nch open-drain output. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | TI20/TO20/SCL11/SEG6 |
| P31 |  |  |  |  | TI21/TO21/SDA11/SEG7 |
| P32 |  |  |  |  | TI22/TO22/SEG8 |
| P33 |  |  |  |  | TI23/TO23/SEG9 |
| P40 | I/O | Port 4. 1-bit I/O port. <br> Input/output can be specified. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: HZ } \\ & \text { Int.: PU } \end{aligned}$ | Input | TOOLO |
| P54 | I/O | Port 5. 4-bit I/O port. <br> Input of P55 to P57 can be set to schmitt 1 input buffer. Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | TI14/TO14/SO01/SEG2 |
| P55 |  |  |  |  | TI15/TO15/SI01/SEG3 |
| P56 |  |  |  |  | TI16/TO16/SCK01/SEG4 |
| P57 |  |  |  |  | TI17/TO17/SEG5 |

Remark Ext. (external reset): POR reset or pin reset, Int. (internal reset): WDT reset or LVD reset,
PD: Pull down, PU: Pull up, HZ: High impedance

Notes 1. CTxD0 and CRxD0 are not provided for R5F10CLDxFB with no CAN channel.
2. Setting digital or analog to each pin can be done in A/D port configuration register (ADPC).

Table 2-3. Port Pins for R5F10CLDxFB, R5F10DLDxFB, R5F10DLExFB (2/2)

| Pin Name | I/O | Function | During Reset | After <br> Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P60 | I/O | Port 6. 2-bit I/O port. <br> Input of P61 can be set to schmitt 1 input buffer. <br> Output of P60 and P61 can be set to <br> N -ch open-drain output. <br> Input/output can be specified in 1bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | HZ | Input | SCL11/TI20/TO20/INTP1 |
| P61 |  |  |  |  | SDA11/TI21/TO21/INTP3 |
| P70 | 1/O | Port 7. 6-bit I/O port. <br> Input of P70 can be set to schmitt 1 input buffer. <br> Input/output can be specified in 1bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | HZ | Input | CRxD0/LRxD0/INTPLR0/TI03/TO03/TOOLRXD ${ }^{\text {Note }}$ |
| P71 |  |  |  |  | CTxD0/LTxD0/TOOLTXD ${ }^{\text {Note }}$ |
| P72 |  |  | Ext.: PD <br> Int.: HZ |  | ADTRG/SGOA/SEG1 |
| P73 |  |  |  |  | SGO/SGOF/SEG0 |
| P74 |  |  |  |  | SCK01/TI23/TO23/SEG26 |
| P75 |  |  |  |  | PCL/SI01/TI22/TO22/SEG27 |
| P80 | I/O | Port 8. 8-bit I/O port. <br> Input/output can be specified in 1bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | SM11/TI01/TO01/SEG32 |
| P81 |  |  |  |  | SM12/TI03/TO03/SEG33 |
| P82 |  |  |  |  | SM13/TI05/TO05/SEG34 |
| P83 |  |  |  |  | SM14/ZPD14/TI07/TO07/SEG35 |
| P84 |  |  |  |  | SM21/TI11/TO11/SEG36 |
| P85 |  |  |  |  | SM22/TI13/TO13/SEG37 |
| P86 |  |  |  |  | SM23/TI15/TO15/SEG38 |
| P87 |  |  |  |  | SM24/ZPD24/TI17/TO17/SEG39 |
| P90 | I/O | Port 9. 5-bit I/O port. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | TI21/TO21/SEG40 |
| P91 |  |  |  |  | TI23/TO23/SEG41 |
| P92 |  |  |  |  | TI25/TO25/SGOA/SEG42 |
| P93 |  |  |  |  | TI27/TO27/SGO/SGOF/SEG43 |
| P94 |  |  |  |  | TI01/TO01/RTC1HZ/SEG44 |
| P121 | 1 | Port 12. 4-bit Input port. | HZ | Input | X1 |
| P122 |  |  |  |  | X2/EXCLK |
| P123 |  |  |  |  | XT1 |
| P124 |  |  |  |  | XT2 |
| P137 | 1 | Port 13. 1-bit Input port. | HZ | Input | INTP5 |

Remark Ext. (external reset): POR reset or pin reset, Int. (internal reset): WDT reset or LVD reset,
PD: Pull down, HZ: High impedance

Note CTxD0 and CRxD0 are not provided for R5F10CLDxFB with no CAN channel.

### 2.1.3 80-pin products products

Table 2-4. Port Pins for R5F10CMDxFB, R5F10CMExFB, R5F10DMDxFB, R5F10DMExFB, R5F10DMFxFB, R5F10DMGxFB, R5F10DMJxFB (1/2)

| Pin Name | I/O | Function | During Reset | After <br> Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P00 | I/O | Port 0. 8-bit I/O port. <br> Input of P01 can be set to schmitt 1 input buffer. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | Ext.: PD <br> Int.: HZ | Input | TI00/TO00/CTxD0/SEG14 ${ }^{\text {Note1 }}$ |
| P01 |  |  |  |  | TI01/TO01/CRxD0/SEG15 ${ }^{\text {Note1 }}$ |
| P02 |  |  |  |  | SO00/TI02/TO02/TI12/TO12/SEG16 |
| P03 |  |  |  |  | SI00/TI03/TO03/TI13/TO13/SEG17 |
| P04 |  |  |  |  | SCK00/TI04/TO04/TI14/TO14/SEG18 |
| P05 |  |  |  |  | TI05/TO05/TI15/TO15/SEG19 |
| P06 |  |  |  |  | TI06/TO06/TI16/TO16/SEG20 |
| P07 |  |  |  |  | TI07/TO07/TI17/TO17/SEG21 |
| P10 | I/O | Port 1. 8-bit I/O port. Input of P10, P11, and P17 can be set to schmitt 1 input buffer. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | LTxD1/SCK00/TI10/TO10/INTP4/SEG31 |
| P11 |  |  |  |  | LRxD1/INTPLR1/SI00/TI11/TO11/SEG30 |
| P12 |  |  |  |  | SO00/TI12/TO12/INTP2/SEG29 |
| P13 |  |  |  |  | SO01/TI13/TO13/SEG25 |
| P14 |  |  |  |  | TI14/TO14/LRxD0/INTPLR0/SEG24 |
| P15 |  |  |  |  | TI15/TO15/LTxD0/RTC1HZ/SEG23 |
| P16 |  |  |  |  | TI16/TO16/SEG22 |
| P17 |  |  |  |  | TI17/TO17/INTP0/SEG28 |
| P20 | I/O | Port 2. 8-bit I/O port. <br> Can be set to analog input ${ }^{\text {Note2 }}$ Input/output can be specified in 1-bit units. | HZ | Analog Input | AVrefp/ANIO |
| P21 |  |  |  |  | AVrefm/ANI1 |
| P22 to P27 |  |  |  |  | ANI2 to ANI7 |
| P30 | I/O | Port 3. 8-bit I/O port. <br> Input of P31 can be set to schmitt 1 input buffer. <br> Output of P30 and P31 can be set to N -ch open-drain output. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | TI20/TO20/SCL11/SEG6 |
| P31 |  |  |  |  | TI21/TO21/SDA11/SEG7 |
| P32 |  |  |  |  | TI22/TO22/SO00/SEG8 |
| P33 |  |  |  |  | TI23/TO23/SI00/SEG9 |
| P34 |  |  |  |  | TI24/TO24/SCK00/SEG10 |
| P35 |  |  |  |  | TI25/TO25/SEG11 |
| P36 |  |  |  |  | TI26/TO26/SEG12 |
| P37 |  |  |  |  | TI27/TO27/SEG13 |
| P40 | I/O | Port 4. 1-bit I/O port. Input/output can be specified. Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: HZ } \\ & \text { Int.: PU } \end{aligned}$ | Input | TOOL0 |
| P54 | I/O | Port 5. 4-bit I/O port. <br> Input of P55 to P57 can be set to schmitt 1 input buffer. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | TI14/TO14/SO01/SEG2 |
| P55 |  |  |  |  | TI15/TO15/SI01/SEG3 |
| P56 |  |  |  |  | TI16/TO16/SCK01/SEG4 |
| P57 |  |  |  |  | TI17/TO17/SEG5 |

Remark Ext. (external reset): POR reset or pin reset, Int. (internal reset): WDT reset or LVD reset, PD: Pull down, PU: Pull up, HZ: High impedance

Notes 1. CTxD0 and CRxD0 are not provided for R5F10CMExFB and R5F10CMDxFB with no CAN channel.
2. Setting digital or analog to each pin can be done in A/D port configuration register (ADPC).

Table 2-4. Port Pins for R5F10CMDxFB, R5F10CMExFB, R5F10DMDxFB, R5F10DMExFB, R5F10DMFxFB, R5F10DMGxFB, R5F10DMJxFB (2/2)

| Pin Name | I/O | Function | During <br> Reset | After <br> Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P60 | I/O | Port 6. 4-bit I/O port. <br> Input of P61 can be set to schmitt 1 input buffer. <br> Output of P60 and P61 can be set to N-ch open-drain output. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | HZ | Input | SCL11/TI20/TO20/INTP1 |
| P61 |  |  |  |  | SDA11/TI21/TO21/INTP3 |
| P65 |  |  |  |  | TI25/TO25 |
| P66 |  |  |  |  | TI24/TO24/PCL |
| P70 | I/O | Port 7. 6-bit I/O port. <br> Input of P70 can be set to schmitt 1 input buffer. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | HZ | Input | CRxD0/LRxD0/INTPLR0/TI03/TO03/TOOLRXD ${ }^{\text {Note }}$ |
| P71 |  |  |  |  | CTxD0/LTxD0/TOOLTXD ${ }^{\text {Note }}$ |
| P72 |  |  | Ext.: PD Int.: HZ |  | ADTRG/SGOA/SEG1 |
| P73 |  |  |  |  | SGO/SGOF/SEG0 |
| P74 |  |  |  |  | SCK01/TI23/TO23/SEG26 |
| P75 |  |  |  |  | PCL/SI01/TI22/TO22/SEG27 |
| P80 | I/O | Port 8. 8-bit I/O port. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | Ext.: PD <br> Int.: HZ | Input | SM11/TI01/TO01/SEG32 |
| P81 |  |  |  |  | SM12/TI03/TO03/SEG33 |
| P82 |  |  |  |  | SM13/TI05/TO05/SEG34 |
| P83 |  |  |  |  | SM14/ZPD14/TI07/TO07/SEG35 |
| P84 |  |  |  |  | SM21/TI11/TO11/SEG36 |
| P85 |  |  |  |  | SM22/TI13/TO13/SEG37 |
| P86 |  |  |  |  | SM23/TI15/TO15/SEG38 |
| P87 |  |  |  |  | SM24/ZPD24/TI17/TO17/SEG39 |
| P90 | I/O | Port 9. 8-bit I/O port. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | Ext.: PD <br> Int.: HZ | Input | SM31/TI21/TO21/SEG40 |
| P91 |  |  |  |  | SM32/TI23/TO23/SEG41 |
| P92 |  |  |  |  | SM33/TI25/TO25/SGOA/SEG42 |
| P93 |  |  |  |  | SM34/ZPD34/TI27/TO27/SGO/SGOF/SEG43 |
| P94 |  |  |  |  | SM41/TI01/TO01/RTC1HZ/SEG44 |
| P95 |  |  |  |  | SM42/TI03/TO03/SEG45 |
| P96 |  |  |  |  | SM43/TI05/TO05/SEG46 |
| P97 |  |  |  |  | SM44/ZPD44/TI07/TO07/SEG47 |
| P121 | 1 | Port 12. 4-bit Input port. | HZ | Input | X1 |
| P122 |  |  |  |  | X2/EXCLK |
| P123 |  |  |  |  | XT1 |
| P124 |  |  |  |  | XT2 |
| P137 | 1 | Port 13. 1-bit Input port. | HZ | Input | INTP5 |

Remark Ext. (external reset): POR reset or pin reset, Int. (internal reset): WDT reset or LVD reset, PD: Pull down, HZ: High impedance

Note CTxD0 and CRxD0 are not provided for R5F10CMExFB and R5F10CMDxFB with no CAN channel.

### 2.1.4 100-pin products

Table 2-5. Port Pins for R5F10DPExFB, R5F10DPFxFB, R5F10DPGxFB, R5F10TPJxFB, R5F10DPJxFB (1/3)

| Pin Name | I/O | Function | During <br> Reset | After <br> Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P00 | I/O | Port 0. 8-bit I/O port. <br> Input of P01 can be set to schmitt 1 input buffer. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | TIO0/TO00/CTxD0/SEG14 |
| P01 |  |  |  |  | TI01/TO01/CRxD0/SEG15 |
| P02 |  |  |  |  | SO00/TI02/TO02/TI12/TO12/SEG16 |
| P03 |  |  |  |  | SI00/TIO3/TO03/TI13/TO13/SEG17 |
| P04 |  |  |  |  | SCK00/TI04/TO04/TI14/TO14/SEG18 |
| P05 |  |  |  |  | TI05/TO05/T115/TO15/SEG19 |
| P06 |  |  |  |  | TI06/TO06/T116/TO16/SEG20 |
| P07 |  |  |  |  | TIO7/TO07/TI17/TO17/SEG21 |
| P10 | I/O | Port 1. 8-bit l/O port. <br> Input of P10, P11, and P17 can be set to schmitt 1 input buffer. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | LTxD1/SCK00/TI10/TO10/INTP4/SEG31 |
| P11 |  |  |  |  | LRxD1/INTPLR1/SI00/TI11/TO11/SEG30 |
| P12 |  |  |  |  | SO00/T112/TO12/INTP2/SEG29 |
| P13 |  |  |  |  | SO01/TI13/TO13/SEG25 |
| P14 |  |  |  |  | TI14/TO14/LRxD0/INTPLR0/SEG24 |
| P15 |  |  |  |  | TI15/TO15/LTxD0/RTC1HZ/SEG23 |
| P16 |  |  |  |  | TI16/TO16/SEG22 |
| P17 |  |  |  |  | TI17/TO17/INTP0/SEG28 |
| P20 | I/O | Port 2. 8-bit I/O port. <br> Can be set to analog input ${ }^{\text {Note }}$ Input/output can be specified in 1-bit units. | HZ | Analog Input | AVREfP/ANIO |
| P21 |  |  |  |  | AVREFm/ANI1 |
| P22 to P27 |  |  |  |  | ANI2 to ANI7 |
| P30 | I/O | Port 3. 8-bit I/O port. <br> Input of P31 can be set to schmitt 1 input buffer. <br> Output of P30 and P31 can be set to N -ch open-drain output. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | TI20/TO20/SCL11/SEG6 |
| P31 |  |  |  |  | TI21/TO21/SDA11/SEG7 |
| P32 |  |  |  |  | TI22/TO22/SO00/SEG8 |
| P33 |  |  |  |  | TI23/TO23/SI00/SEG9 |
| P34 |  |  |  |  | TI24/TO24/SCK00/SEG10 |
| P35 |  |  |  |  | TI25/TO25/SEG11 |
| P36 |  |  |  |  | TI26/TO26/SEG12 |
| P37 |  |  |  |  | TI27/TO27/SEG13 |
| P40 | I/O | Port 4. 1-bit I/O port. Input/output can be specified. Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: HZ } \\ & \text { Int.: PU } \end{aligned}$ | Input | TOOLO |
| P50 | I/O | Port 5. 8-bit I/O port. Input of P50 to P52 and P55 to P57 can be set to schmitt 1 input buffer. <br> Output of P50 can be set to N -ch open-drain output. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | TIO2/TO02/SDA11/SEG49 |
| P51 |  |  |  |  | TI04/TO04/SCK10/SEG50 |
| P52 |  |  |  |  | TI06/TO06/SI10/SEG51 |
| P53 |  |  |  |  | TI13/TO13/SO10/SEG52 |
| P54 |  |  |  |  | TI14/TO14/SO01/SEG2 |
| P55 |  |  |  |  | TI15/TO15/SI01/SEG3 |
| P56 |  |  |  |  | TI16/TO16/SCK01/SEG4 |
| P57 |  |  |  |  | TI17/TO17/SEG5 |

Remark Ext. (external reset): POR reset or pin reset, Int. (internal reset): WDT reset or LVD reset,
PD: Pull down, PU: Pull up, HZ: High impedance

Note Setting digital or analog to each pin can be done in A/D port configuration register (ADPC).

Table 2-5. Port Pins for R5F10DPExFB, R5F10DPFxFB, R5F10DPGxFB, R5F10TPJxFB, R5F10DPJxFB (2/3)

| Pin Name | I/O | Function | During Reset | After <br> Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P60 | I/O | Port 6. 4-bit I/O port. Input of P61, P63 can be set to schmitt 1 input buffer. <br> Output of P60 and P61 can be set to N-ch open-drain output. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | HZ | Input | SCL11/TI20/TO20/INTP1 |
| P61 |  |  |  |  | SDA11/TI21/TO21/INTP3 |
| P62 |  |  |  |  | CTxD1/TI27/TO27 ${ }^{\text {Note }}$ |
| P63 |  |  |  |  | CRxD1/TI26/TO26 ${ }^{\text {Note }}$ |
| P64 |  |  |  |  | RTC1HZ/TI11/TO11 |
| P65 |  |  |  |  | T125/TO25 |
| P66 |  |  |  |  | TI24/TO24/PCL |
| P70 | I/O | Port 7. 6-bit I/O port. Input of P70 can be set to schmitt 1 input buffer. Input/output can be specified in 1bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | HZ | Input | CRxD0/LRxD0/INTPLR0/TI03/TO03/TOOLRXD |
| P71 |  |  |  |  | CTxD0/LTxD0/TOOLTXD |
| P72 |  |  | Ext.: PD <br> Int.: HZ |  | ADTRG/SGOA/SEG1 |
| P73 |  |  |  |  | SGO/SGOF/SEG0 |
| P74 |  |  |  |  | SCK01/TI23/TO23/SEG26 |
| P75 |  |  |  |  | PCL/SI01/TI22/TO22/SEG27 |
| P80 | I/O | Port 8. 8-bit I/O port. <br> Input/output can be specified in 1bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | SM11/TI01/TO01/SEG32 |
| P81 |  |  |  |  | SM12/TI03/TO03/SEG33 |
| P82 |  |  |  |  | SM13/TI05/TO05/SEG34 |
| P83 |  |  |  |  | SM14/ZPD14/TI07/TO07/SEG35 |
| P84 |  |  |  |  | SM21/TI11/TO11/SEG36 |
| P85 |  |  |  |  | SM22/TI13/TO13/SEG37 |
| P86 |  |  |  |  | SM23/TI15/TO15/SEG38 |
| P87 |  |  |  |  | SM24/ZPD24/TI17/TO17/SEG39 |
| P90 | I/O | Port 9. 8-bit I/O port. <br> Input/output can be specified in 1bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | Ext.: PD Int.: HZ | Input | SM31/TI21/TO21/SEG40 |
| P91 |  |  |  |  | SM32/TI23/TO23/SEG41 |
| P92 |  |  |  |  | SM33/TI25/TO25/SGOA/SEG42 |
| P93 |  |  |  |  | SM34/ZPD34/TI27/TO27/SGO/SGOF/SEG43 |
| P94 |  |  |  |  | SM41/TI01/TO01/RTC1HZ/SEG44 |
| P95 |  |  |  |  | SM42/TI03/TO03/SEG45 |
| P96 |  |  |  |  | SM43/TI05/TO05/SEG46 |
| P97 |  |  |  |  | SM44/ZPD44/TI07/TO07/SEG47 |
| P121 | 1 | Port 12. 4-bit Input port. | HZ | Input | X1 |
| P122 |  |  |  |  | X2/EXCLK |
| P123 |  |  |  |  | XT1 |
| P124 |  |  |  |  | XT2 |

Remark Ext. (external reset): POR reset or pin reset, Int. (internal reset): WDT reset or LVD reset,
PD: Pull down, HZ: High impedance

Note CTxD1 and CRxD1 are not provided for R5F10TPJxFB, R5F10DPGxFB, R5F10DPFxFB and R5F10DPExFB with a CAN channel.

Table 2-5. Port Pins for R5F10DPExFB, R5F10DPFxFB, R5F10DPGxFB, R5F10TPJxFB, R5F10DPJxFB (3/3)

| Pin Name | I/O | Function | During Reset | After <br> Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P130 | 0 | Port 13. 1-bit output port, 1-bit input port and 6-bit I/O port. Input of P135 can be set to schmitt 1 input buffer. <br> Output of P136 can be set to Nch open-drain output. Input/output of P131 to P136 can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor of P131 to P136 can be specified by a software setting | Output Low | Output | - |
| P131 | I/O |  | HZ | Input | SO10/LTxD1/TI21/TO21 |
| P132 |  |  |  |  | SI10/LRxD1/INTPLR1/TI20/TO20 |
| P133 |  |  |  |  | SCK10/TI22/TO22 |
| P134 |  |  |  |  | SGOA/CTxD1/TI24/TO24 ${ }^{\text {Note } 1}$ |
| P135 |  |  |  |  | SGO/SGOF/CRxD1/TI26/TO26 ${ }^{\text {Note } 1}$ |
| P136 |  |  | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ |  | TI00/TO00/SCL11/SEG48 |
| P137 | 1 |  | HZ | Input | INTP5 |
| P140 | I/O | Port 14. 1-bit I/O port. Input/output can be specified. Use of an on-chip pull-up resistor can be specified by a software setting | HZ | Input | TI11/TO11 |
| P150 | I/O | Port 14. 1-bit I/O port. <br> Can be set to analog input ${ }^{\text {Note2 }}$ <br> Input/output can be specified. | HZ | Analog <br> Input | ANI8 |

Remark Ext. (external reset): POR reset or pin reset, Int. (internal reset): WDT reset or LVD reset, PD: Pull down, HZ: High impedance

Notes 1. CTxD1 and CRxD1 are not provided for R5F10TPJxFB, R5F10DPGxFB, R5F10DPFxFB and R5F10DPExFB with a CAN channel.
2. Setting digital or analog to each pin can be done in A/D port configuration register (ADPC).

Table 2-6. R5F10DSJxFB, R5F10DSKxFB, R5F10DSLxFB (1/4)

| Pin Name | I/O | Function | During <br> Reset | After Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P00 | I/O | Port 0. 8-bit I/O port. <br> Input of P01 can be set to schmitt 1 input buffer. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | CTxD0/TI00/TO00/SEG14 |
| P01 |  |  |  |  | CRxD0/TI01/TO01/SEG15 |
| P02 |  |  |  |  | SO00/TxD0/TI02/TO02/TI12/TO12/SEG16 |
| P03 |  |  |  |  | SI00/RxD0/TI03/TO03/TI13/TO13/SEG17 |
| P04 |  |  |  |  | SCK00/TI04/TO04/TI14/TO14/SEG18 |
| P05 |  |  |  |  | TI05/TO05/TI15/TO15/SEG19 |
| P06 |  |  |  |  | TI06/TO06/TI16/TO16/SEG20 |
| P07 |  |  |  |  | TI07/TO07/TI17/TO17/SEG21 |
| P10 | I/O | Port 1. 8-bit I/O port. <br> Input of P10, P11, and P17 can be set to schmitt 1 input buffer. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | LTxD1/SCK00/TI10/TO10/INTP4/SEG31 |
| P11 |  |  |  |  | $\begin{aligned} & \text { LRxD1/INTPLR1/SI00/RxD0/TI11/TO11/ } \\ & \text { SEG30 } \end{aligned}$ |
| P12 |  |  |  |  | SO00/TxD0/TI12/TO12/INTP2/SEG29 |
| P13 |  |  |  |  | SO01/TI13/TO13/SEG25 |
| P14 |  |  |  |  | LRxD0/INTPLR0/TI14/TO14/SEG24 |
| P15 |  |  |  |  | LTxD0/RTC1HZ/TI15/TO15/SEG23 |
| P16 |  |  |  |  | TI16/TO16/SEG22 |
| P17 |  |  |  |  | TI17/TO17/INTP0/SEG28 |
| P20 | I/O | Port 2. 8-bit I/O port. <br> Can be set to analog input ${ }^{\text {Note }}$ Input/output can be specified in 1-bit units. | HZ | Analog Input | AVrefp/ANIO |
| P21 |  |  |  |  | AVrefm/ANI1 |
| P 22 to P27 |  |  |  |  | ANI2 to ANI7 |
| P30 | I/O | Port 3. 8-bit I/O port. <br> Input of P31 can be set to schmitt 1 input buffer. <br> Output of P30 and P31 can be set to N -ch open-drain output. <br> Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | TI20/TO20/SCL11/SEG6 |
| P31 |  |  |  |  | TI21/TO21/SDA11/SEG7 |
| P32 |  |  |  |  | TI22/TO22/SO00/TxD0/SEG8 |
| P33 |  |  |  |  | TI23/TO23/SI00/RxD0/SEG9 |
| P34 |  |  |  |  | TI24/TO24/SCK00/SEG10 |
| P35 |  |  |  |  | TI25/TO25/SEG11 |
| P36 |  |  |  |  | TI26/TO26/SEG12 |
| P37 |  |  |  |  | TI27/TO27/SEG13 |
| P40 | I/O | Port 4. 8-bit I/O port. Input/output can be specified. Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: HZ } \\ & \text { Int.: PU } \end{aligned}$ | Input | TOOL0 |
| P41 |  |  | HZ |  | STOPST/TI04/TO04 |
| P42 |  |  | Ext.: PD |  | TI10/TO10/SEG7 |
| P43 |  |  | Int.: HZ |  | TI22/TO22/SEG14 |
| P44 |  |  |  |  | TI23/TO23/SEG15 |
| P45 |  |  |  |  | SEG53 |
| P46 |  |  |  |  | 产BWR/SEG27 |
| P47 |  |  |  |  | DBRD/SEG26 |

Remark Ext. (external reset): POR reset or pin reset, Int. (internal reset): WDT reset or LVD reset,
PD: Pull down, PU: Pull up, HZ: High impedance

Note Setting digital or analog to each pin can be done in A/D port configuration register (ADPC).

Table 2-6. R5F10DSJxFB, R5F10DSKxFB, R5F10DSLxFB (2/4)

| Pin Name | I/O | Function | During <br> Reset | After <br> Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P50 | I/O | Port 5. 8-bit I/O port. <br> Input of P50 to P52 and P55 to P57 can be set to schmitt 1 input buffer. <br> Output of P50 can be set to N-ch open-drain output. <br> Input/output can be specified in 1bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | TI02/TO02/SDA11/SEG49 |
| P51 |  |  |  |  | TI04/TO04/SCK10/SEG50 |
| P52 |  |  |  |  | TI06/TO06/SI10/SEG51 |
| P53 |  |  |  |  | TI13/TO13/SO10/SEG52 |
| P54 |  |  |  |  | TI14/TO14/SO01/SEG2 |
| P55 |  |  |  |  | TI15/TO15/SI01/SEG3 |
| P56 |  |  |  |  | TI16/TO16/SCK01/SEG4 |
| P57 |  |  |  |  | TI17/TO17/SEG5 |
| P60 | I/O | Port 6. 7-bit I/O port. Input of P61, P63 can be set to schmitt 1 input buffer. <br> Output of P60 and P61 can be set to N-ch open-drain output. Input/output can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | HZ | Input | SCL11/TI20/TO20/INTP1 |
| P61 |  |  |  |  | SDA11/TI21/TO21/INTP3 |
| P62 |  |  |  |  | CTxD1/TI27/TO27 |
| P63 |  |  |  |  | CRxD1/TI26/TO26 |
| P64 |  |  |  |  | RTC1HZ/TI11/TO11 |
| P65 |  |  |  |  | TI25/TO25 |
| P66 |  |  |  |  | TI24/TO24/PCL |
| P70 | I/O | Port 7. 6-bit I/O port. Input of P70 can be set to schmitt 1 input buffer. Input/output can be specified in 1bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | HZ | Input | CRxD0/LRxD0/INTPLR0/TI03/TO03/TOOLRxD |
| P71 |  |  |  |  | CTxD0/LTxD0/TOOLTxD |
| P72 |  |  | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ |  | SGOA/ADTRG/SEG1 |
| P73 |  |  |  |  | SGO/SGOF/SEG0 |
| P74 |  |  |  |  | SCK01/TI23/TO23/SEG26 |
| P75 |  |  |  |  | SI01/TI22/TO22/SEG27/PCL |
| P80 | I/O | Port 8. 8-bit I/O port. <br> Input/output can be specified in 1bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | $\begin{aligned} & \text { Ext.: PD } \\ & \text { Int.: HZ } \end{aligned}$ | Input | SM11/TI01/TO01/SEG32 |
| P81 |  |  |  |  | SM12/TI03/TO03/SEG33 |
| P82 |  |  |  |  | SM13/TI05/TO05/SEG34 |
| P83 |  |  |  |  | SM14/ZPD14/TI07/TO07/SEG35 |
| P84 |  |  |  |  | SM21/TI11/TO11/SEG36 |
| P85 |  |  |  |  | SM22/TI13/TO13/SEG37 |
| P86 |  |  |  |  | SM23/TI15/TO15/SEG38 |
| P87 |  |  |  |  | SM24/ZPD24/TI17/TO17/SEG39 |

Remark Ext. (external reset): POR reset or pin reset, Int. (internal reset): WDT reset or LVD reset, PD: Pull down, HZ: High impedance

Table 2-6. R5F10DSJxFB, R5F10DSKxFB, R5F10DSLxFB (3/4)

| Pin Name | I/O | Function | During Reset | After <br> Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P90 | I/O | Port 9. 8-bit I/O port. Input/output can be specified in 1bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | Ext.: PD Int.: HZ | Input | SM31/TI21/TO21/SEG40 |
| P91 |  |  |  |  | SM32/TI23/TO23/SEG41 |
| P92 |  |  |  |  | SM33/SGOA/TI25/TO25/SEG42 |
| P93 |  |  |  |  | SM34/ZPD34/SGO/SGOF/TI27/TO27/SEG43 |
| P94 |  |  |  |  | SM41/RTC1HZ/TI01/TO01/SEG44 |
| P95 |  |  |  |  | SM42/TI03/TO03/SEG45 |
| P96 |  |  |  |  | SM43/TI05/TO05/SEG46 |
| P97 |  |  |  |  | SM44/ZPD44/TI07/TO07/SEG47 |
| P100 | I/O | Port 10. 8-bit I/O port. <br> Input/output can be specified in 1bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | Ext.: PD <br> Int.: HZ | Input | TI24/TO24/SEG36 |
| P101 |  |  |  |  | T125/TO25/SEG37 |
| P102 |  |  |  |  | TI26/TO26/SEG38 |
| P103 |  |  |  |  | TI27/TO27/SEG39 |
| P104 |  |  |  |  | TI01/TO01/SEG44 |
| P105 |  |  |  |  | TI02/TO02/SEG45 |
| P106 |  |  |  |  | TI05/TO05/SEG46 |
| P107 |  |  |  |  | TI06/TO06/SEG47 |
| P110 | I/O | Port 10. 8-bit I/O port. <br> Input can be set to schmitt 1 input buffer. Input/output can be specified in 1bit units. <br> Use of an on-chip pull-up resistor can be specified by a software setting. | Ext.: PD Int.: HZ | Input | DBD0/SCK00/TI00/TO00/SEG35 |
| P111 |  |  |  |  | DBD1/SI00/RxD0/TI02/TO02/SEG34 |
| P112 |  |  |  |  | DBD2/SO00/TxD0/TI04/TO04/SEG33 |
| P113 |  |  |  |  | DBD3/TI06/TO06/SEG32 |
| P114 |  |  |  |  | DBD4/TI07/TO07/SEG31 |
| P115 |  |  |  |  | DBD5/TI10/TO10/SEG30 |
| P116 |  |  |  |  | DBD6/TI12/TO12/SEG29 |
| P117 |  |  |  |  | DBD7/TI20/TO20/SEG28 |
| P121 | 1 | Port 12. 4-bit Input port, 3-bit I/O port. <br> Input/output of P125 to P127 can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor of P125 to P127 can be specified by a software setting. | HZ | Input | X1 |
| P122 |  |  |  |  | X2/EXCLK |
| P123 |  |  |  |  | XT1 |
| P124 |  |  |  |  | XT2 |
| P125 | 1/O |  | Ext.: PD <br> Int.: HZ |  | TI12/TO12/SEG25 |
| P126 |  |  |  |  | TI14/TO14/SEG24 |
| P127 |  |  |  |  | TI16/TO16/SEG23 |

Remark Ext. (external reset): POR reset or pin reset, Int. (internal reset): WDT reset or LVD reset, PD: Pull down, HZ: High impedance

Table 2-6. R5F10DSJxFB, R5F10DSKxFB, R5F10DSLxFB (4/4)

| Pin Name | I/O | Function | During Reset | After <br> Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P130 | 0 | Port 13. 1-bit output port, 1-bit input port and 6-bit I/O port. Input of P135 can be set to schmitt 1 input buffer. <br> Output of P136 can be set to N ch open-drain output. <br> Input/output of P131 to P136 can be specified in 1-bit units. <br> Use of an on-chip pull-up resistor of P131 to P136 can be specified by a software setting | Output Low | Output | RESOUT |
| P131 | I/O |  | HZ | Input | SO10/LTxD1/TI21/TO21 |
| P132 |  |  |  |  | SI10/LRxD1/INTPLR1/TI20/TO20 |
| P133 |  |  |  |  | SCK10/TI22/TO22 |
| P134 |  |  |  |  | SGOA/CTxD1/TI24/TO24 |
| P135 |  |  |  |  | SGO/SGOF/CRxD1/TI26/TO26 |
| P136 |  |  | Ext.: PD <br> Int.: HZ |  | TI00/TO00/SCL11/SEG48 |
| P137 | I |  | HZ | Input | INTP5 |
| P140 | I/O | Port 14. 1-bit I/O port. Input/output can be specified. Use of an on-chip pull-up resistor can be specified by a software setting | HZ | Input | TI11/TO11 |
| P150 | I/O | Port 15. 3-bit I/O port. | HZ | Analog | ANI8 |
| P151 |  | Can be set to analog input ${ }^{\text {Note }}$ |  |  | ANI9 |
| P152 |  | Input/output can be specified. |  |  | ANI10 |

Remark Ext. (external reset): POR reset or pin reset, Int. (internal reset): WDT reset or LVD reset, PD: Pull down, HZ: High impedance

Note Setting digital or analog to each pin can be done in A/D port configuration register (ADPC).

## <R> 2.1.6 Pins for each product (pins other than port pins)

| Function Name | 1/0 | Function |  | 48-pin |  | 64-pin |  | 80-pin |  | 100-pin | 128-pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | R5F10CGx/ R5F10DGx |  | $\begin{aligned} & \text { R5F10CLx/ } \\ & \text { R5F10DLx } \end{aligned}$ |  | R5F10CMx/ R5F10DMx |  | $\begin{aligned} & \text { R5F10TPx/ } \\ & \text { R5F10DPx } \end{aligned}$ | R5F10DSx |
| ADTRG | Input | A/D conversion start trigger external input | 31 |  | 43 |  | 55 |  | 65 |  | 53 |
| ANIO/AVRefp |  | A/D converter analog input | 4 |  | 4 |  | 8 |  | 10 |  | 113 |
| ANI1/AVREFM |  |  | 3 |  | 3 |  | 7 |  | 9 |  | 112 |
| ANI2 |  |  | 2 |  | 2 |  | 6 |  | 8 |  | 111 |
| ANI3 |  |  | 1 |  | 1 |  | 5 |  | 7 |  | 110 |
| ANI4 |  |  |  | - |  | - | 4 |  | 6 |  | 109 |
| ANI5 |  |  |  | - |  | - | 3 |  | 5 |  | 108 |
| ANI6 |  |  |  | - |  | - | 2 |  | 4 |  | 107 |
| ANI7 |  |  | 48 |  | 64 |  | 1 |  | 3 |  | 106 |
| ANI8 |  |  |  | - |  | - |  | - | 2 |  | 105 |
| ANI9 |  |  |  | - |  | - |  | - |  | - | 104 |
| ANI10 |  |  |  | - |  | - |  | - |  | - | 103 |
| COM0 | Output | LCD common output 0 | 36 |  | 48 |  | 60 |  | 70 |  | 58 |
| COM1 |  | LCD common output 1 | 35 |  | 47 |  | 59 |  | 69 |  | 57 |
| COM2 |  | LCD common output 2 | 34 |  | 46 |  | 58 |  | 68 |  | 56 |
| COM3 |  | LCD common output 3 | 33 |  | 45 |  | 57 |  | 67 |  | 55 |
| SEG0 | Output | LCD segment output 0 | 32 |  | 44 |  | 56 |  | 66 |  | 54 |
| SEG1 |  | LCD segment output 1 | 31 |  | 43 |  | 55 |  | 65 |  | 53 |
| SEG2 |  | LCD segment output 2 | 30 |  | 42 |  | 54 |  | 64 |  | 52 |
| SEG3 |  | LCD segment output 3 | 29 |  | 41 |  | 53 |  | 63 |  | 51 |
| SEG4 |  | LCD segment output 4 | 28 |  | 40 |  | 52 |  | 62 |  | 50 |
| SEG5 |  | LCD segment output 5 | 27 |  | 39 |  | 51 |  | 61 |  | 49 |
| SEG6 |  | LCD segment output 6 | 26 |  | 38 |  | 50 |  | 60 |  | 48 |
| SEG7 |  | LCD segment output 7 | 25 |  | 37 |  | 49 |  | 59 |  | 47, 95 |
| SEG8 |  | LCD segment output 8 |  | - | 36 |  | 48 |  | 58 |  | 46 |
| SEG9 |  | LCD segment output 9 | 24 |  | 35 |  | 47 |  | 57 |  | 45 |
| SEG10 |  | LCD segment output 10 |  | - |  | - | 46 |  | 56 |  | 44 |
| SEG11 |  | LCD segment output 11 |  | - |  | - | 45 |  | 55 |  | 43 |
| SEG12 |  | LCD segment output 12 |  | - |  | - | 44 |  | 54 |  | 42 |
| SEG13 |  | LCD segment output 13 |  | - |  | - | 43 |  | 53 |  | 41 |
| SEG14 |  | LCD segment output 14 | 23 |  | 34 |  | 42 |  | 52 |  | 40, 94 |
| SEG15 |  | LCD segment output 15 | 22 |  | 33 |  | 41 |  | 51 |  | 39, 93 |
| SEG16 |  | LCD segment output 16 |  | - | 32 |  | 40 |  | 50 |  | 35 |
| SEG17 |  | LCD segment output 17 |  | - | 31 |  | 39 |  | 49 |  | 34 |
| SEG18 |  | LCD segment output 18 |  | - | 30 |  | 38 |  | 48 |  | 33 |
| SEG19 |  | LCD segment output 19 |  | - | 29 |  | 37 |  | 47 |  | 32 |
| SEG20 |  | LCD segment output 20 |  | - |  | - | 36 |  | 46 |  | 31 |
| SEG21 |  | LCD segment output 21 |  | - | 28 |  | 35 |  | 45 |  | 30 |
| SEG22 |  | LCD segment output 22 |  | - |  | - | 34 |  | 44 |  | 29 |
| SEG23 |  | LCD segment output 23 |  | - | 27 |  | 33 |  | 43 |  | 28,38 |
| SEG24 |  | LCD segment output 24 | 21 |  | 26 |  | 32 |  | 42 |  | 27,37 |
| SEG25 |  | LCD segment output 25 | 20 |  | 25 |  | 31 |  | 41 |  | 26, 36 |
| SEG26 |  | LCD segment output 26 | 19 |  | 24 |  | 30 |  | 40 |  | 25, 19 |


|  |  |  |  |  |  |  | (2/6) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function Name | I/O | Function | 48-pin | 64-pin | 80-pin | 100-pin | 128-pin |
|  |  |  | $\begin{aligned} & \text { R5F10CGx/ } \\ & \text { R5F10DGx } \end{aligned}$ | R5F10CLx/ R5F10DLx | R5F10CMx/ R5F10DMx | R5F10TPx/ R5F10DPx | R5F10DSx |
| SEG27 |  | LCD segment output 27 | 18 | 23 | 29 | 39 | 24, 18 |
| SEG28 |  | LCD segment output 28 | - | 22 | 28 | 38 | 23, 17 |
| SEG29 | Output | LCD segment output 29 | 17 | 21 | 27 | 37 | 22, 16 |
| SEG30 |  | LCD segment output 30 | 16 | 20 | 26 | 36 | 21, 15 |
| SEG31 |  | LCD segment output 31 | 15 | 19 | 25 | 35 | 20, 14 |
| SEG32 |  | LCD segment output 32 | 47 | 63 | 80 | 95 | 88,13 |
| SEG33 |  | LCD segment output 33 | 46 | 62 | 79 | 94 | 87,12 |
| SEG34 |  | LCD segment output 34 | 45 | 61 | 78 | 93 | 86,11 |
| SEG35 |  | LCD segment output 35 | 44 | 60 | 77 | 92 | 85,10 |
| SEG36 |  | LCD segment output 36 | - | 57 | 74 | 89 | 82,92 |
| SEG37 |  | LCD segment output 37 | - | 56 | 73 | 88 | 81,91 |
| SEG38 |  | LCD segment output 38 | - | 55 | 72 | 87 | 80,90 |
| SEG39 |  | LCD segment output 39 | - | 54 | 71 | 86 | 79,89 |
| SEG40 |  | LCD segment output 40 | 41 | 53 | 70 | 85 | 78 |
| SEG41 |  | LCD segment output 41 | 40 | 52 | 69 | 84 | 77 |
| SEG42 |  | LCD segment output 42 | 39 | 51 | 68 | 83 | 76 |
| SEG43 |  | LCD segment output 43 | 38 | 50 | 67 | 82 | 75 |
| SEG44 |  | LCD segment output 44 | 37 | 49 | 64 | 79 | 72, 68 |
| SEG45 |  | LCD segment output 45 | - | - | 63 | 78 | 71, 67 |
| SEG46 |  | LCD segment output 46 | - | - | 62 | 77 | 70, 66 |
| SEG47 |  | LCD segment output 47 | - | - | 61 | 76 | 69, 65 |
| SEG48 |  | LCD segment output 48 | - | - | - | 75 | 64 |
| SEG49 |  | LCD segment output 49 | - | - | - | 74 | 63 |
| SEG50 |  | LCD segment output 50 | - | - | - | 73 | 62 |
| SEG51 |  | LCD segment output 51 | - | - | - | 72 | 61 |
| SEG52 |  | LCD segment output 52 | - | - | - | 71 | 60 |
| SEG53 |  | LCD segment output 53 | - | - | - | - | 59 |
| TIOO | Input | External count clock input/ capture trigger to 16-bit timer 00 to 07 | 23 | 34 | 42 | 75,52 | 40, 64,10 |
| TI01 |  |  | 22, 37, 47 | 63,49,33 | 80,64,41 | 95,79,51 | 39, 88, 72, 68 |
| TIO2 |  |  | - - | 32 | 40 | 74,50 | 35, 63, 67, 11 |
| TI03 |  |  | 46 | 62,7,31 | 79,63,11,39 | 94,78,49,13 | 34, 87, 71, 116 |
| TI04 |  |  | - | 30 | 38 | 48,73 | 33, 62, 12, 101 |
| TI05 |  |  | 45 | 61, 29 | 78,62,37 | 93,77,47 | 32, 86, 70, 66 |
| TI06 |  |  | - | - | 36 | 46,72 | 31, 61, 65, 13 |
| TI07 |  |  | 44 | 60,28 | 77,61,35 | 92,76,45 | 30, 85, 69, 14 |
| TO00 | Output | 16-bit timer 00 to 07 | 23 | 34 | 42 | 75,52 | 40, 64, 10 |
| TO01 |  | output | 22, 37, 47 | 63,49,33 | 80,64,41 | 95,79,51 | 39, 88, 72, 68 |
| TO02 |  |  | - | 32 | 40 | 74,50 | 35, 63, 67, 11 |
| TO03 |  |  | 46 | 62,7, 31 | 79,63,11,39 | 94,78,49,13 | 34, 87, 71, 116 |
| TO04 |  |  | - | 30 | 38 | 48,73 | 33, 62, 12, 101 |
| TO05 |  |  | 45 | 61,29 | 78,62,37 | 93,77,47 | 32, 86, 70, 66 |
| TO06 |  |  | - | - - | 36 | 46,72 | 31, 61, 65, 13 |
| TO07 |  |  | 44 | 60,28 | 77,61,35 | 92,76,45 | 30, 85, 69, 14 |


| Function Name | I/O | Function | 48-pin | 64-pin | 80-pin | 100-pin | 128-pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R5F10CGx/ R5F10DGx | R5F10CLx/ | R5F10CMx/ R5F10DMx | R5F10TPx/ R5F10DPx | R5F10DSx |
| TI10 | Input | External count clock input/ capture trigger to 16-bit timer 10 to 17 | 15 | 19 | 25 | 35 | 20, 15, 95 |
| TI11 |  |  | 16 | 57, 20 | 74, 26 | 89,14,30, 36 | 21, 82, 117, 5 |
| TI12 |  |  | 17 | 32, 21 | 40, 27 | 50, 37 | 22, 36, 35, 16 |
| TI13 |  |  | 20 | 56,25,31 | 73,31,39 | 88,71,41,49 | 34, 26, 60, 81 |
| TI14 |  |  | 21, 30 | 30,26,42 | 38,32,54 | 48,42,64 | 27, 37, 52, 33 |
| TI15 |  |  | 29 | 55,41,27,29 | 72,53,33,37 | 87,63,43,47 | 28, 32, 51, 80 |
| TI16 |  |  | 28 | 40 | 36,34,52 | 46,44,62 | 29, 38, 50, 31 |
| TI17 |  |  | 27 | 54,39,22,28 | 71,51,28,35 | 86,61,38,45 | 23, 30, 79, 49 |
| TO10 | Output | 16-bit timer 10 to 17 output | 15 | 19 | 25 | 35 | 20, 15, 95 |
| TO11 |  |  | 16 | 57, 20 | 74,26 | 89,14,30,36 | 21, 82, 117, 5 |
| TO12 |  |  | 17 | 32,21 | 40,27 | 50,37 | 22, 36, 35, 16 |
| TO13 |  |  | 20 | 56,25,31 | 73,31,39 | 88,71,41,49 | 34, 26, 60, 81 |
| TO14 |  |  | 21, 30 | 30,26,42 | 38,32,54 | 48,42,64 | 27, 37, 52, 33 |
| TO15 |  |  | 29 | 55,41,27,29 | 72,53,33,37 | 87,63,43,47 | 28, 32, 51, 80 |
| TO16 |  |  | 28 | 40 | 36,34,52 | 46,44,62 | 29, 38, 50, 31 |
| TO17 |  |  | 27 | 54,39,22,28 | 71,51,28,35 | 86,61,38,45 | 23, 30, 79, 49 |
| TI20 | Input | External count clock input /capture trigger to 16-bit timer 20 to 27 | 13, 26 | 17,38 | 21,50 | 26,60,99 | 1, 48, 99, 17 |
| TI21 |  |  | 14, 25, 41 | 53,37,18 | 70,49,22 | $\begin{aligned} & 100,85,59,2 \\ & 7 \end{aligned}$ | 2, 47, 100, 78 |
| TI22 |  |  | 18 | 23,36 | 29,48 | 39,58,98 | 24, 46, 98, 94 |
| TI23 |  |  | 19, 24, 40 | 52,35,24 | 69,47,30 | 84,57,40 | 25, 45, 77, 93 |
| TI24 |  |  | - | - | 24,46 | 32,56,97 | 7, 44, 97, 92 |
| TI25 |  |  | 39 | 51 | 68,45,23 | 83,55,31 | 6, 76, 43, 91 |
| TI26 |  |  | - | - | 44 | 29,54,96 | 4, 42, 96, 90 |
| TI27 |  |  | 38 | 50 | 67,43 | 82,53,28 | 75, 3, 41, 89 |
| TO20 | Output | 16-bit timer 20 to 27 output | 13, 26 | 17,38 | 21,50 | 26,60,99 | 1, 48, 99, 17 |
| TO21 |  |  | 14, 25, 41 | 53,37,18 | 70,49,22 | $\begin{aligned} & 100,85,59,2 \\ & 7 \end{aligned}$ | 2, 47, 100, 78 |
| TO22 |  |  | 18 | 23,36 | 29,48 | 39,58,98 | 24, 46, 98, 94 |
| TO23 |  |  | 19, 24, 40 | 52,35,24 | 69,47,30 | 84,57,40 | 25, 45, 77, 93 |
| TO24 |  |  | - | - | 24,46 | 32,56,97 | 7, 44, 97, 92 |
| TO25 |  |  | 39 | 51 | 68,45,23 | 83,55,31 | 6, 76, 43, 91 |
| TO26 |  |  | - | - | 44 | 29,54,96 | 4, 42, 96, 90 |
| TO27 |  |  | 38 | 50 | 67,43 | 82,53,28 | 75, 3, 41, 89 |
| SCK00 | Input/ Output | Clock input/output for CSIOO | 15 | 19,30 | 46,25,38 | 56,35,48 | 20, 33, 44,10 |
| SIOO | Input | Serial data input to CSIOO | 16 | 20,31 | 47,26,39 | 57,36,49 | 21, 34, 45, 11 |
| SO00 | Output | Serial data output from CSIOO | 17 | 21,32 | 48,27,40 | 58,37,50 | 22, 35, 46, 12 |
| SCK01 | Input/ Output | Clock input/output for CSIO1 | 19, 28 | 40,24 | 52,30 | 62,40 | 50, 25 |
| SI01 | Input | Serial data input to CSI01 | 18, 29 | 41,23 | 53,29 | 63,39 | 51, 24 |
| SO01 | Output | Serial data output from CSIO1 | 20, 30 | 42,25 | 54,31 | 64,41 | 52, 26 |


| Function Name | I/O | Function | 48-pin | 64-pin | 80-pin | 100-pin | 128-pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R5F10CGx/ R5F10DGx | $\begin{aligned} & \text { R5F10CLx/ } \\ & \text { R5F10DLx } \end{aligned}$ | R5F10CMx/ R5F10DMx | R5F10TPx/ R5F10DPx | R5F10DSx |
| RxD0 | Input | Serial data input to UART0 | - | - | - | - | 21, 34, 45, 11 |
| TxD0 | Output | Serial data output from UARTO | - | - | - | - | 22, 35, 46, 12 |
| SCK10 | Input/ Output | Clock input/output for CSI10 | - | - | - | 98,73 | 98, 62 |
| SI10 | Input | Serial data input to CSI10 | - | - | - | 99,72 | 99, 61 |
| SO10 | Output | Serial data output from CSI10 | - | - | - | 100,71 | 100, 60 |
| SCL11 | Output | Clock output for simplified $I^{2} \mathrm{C}$ | 13, 26 | 38,17 | 50,21 | 75,60,26 | 64, 48, 1 |
| SDA11 | Input/ Output | Serial data I/O for simplified $1^{2} \mathrm{C}$ | 14, 25 | 37,18 | 49,22 | 74,59,27 | 63, 47, 2 |
| LRxD0 | Input | Serial data input to LINUART0 | - | 26,7 | 32,11 | 42,13 | 27, 116 |
| INTPLR0 | Input | External interrupt request input for which the valid edge for LIN-UARTO | - | 26,7 | 32,11 | 42,13 | 27, 116 |
| LTxD0 | Output | Serial data output from LINUART0 | - | 27,6 | 33,10 | 43,12 | 28, 115 |
| LRxD1 | Input | Serial data input to LINUART1 | 16 | 20 | 26 | 99,36 | 99, 21 |
| INTPLR1 | Input | External interrupt request input for which the valid edge for LIN-UART1 | 16 | 20 | 26 | 99,36 | 99, 21 |
| LTxD1 | Output | Serial data output from LINUART1 | 15 | 19 | 25 | 100,35 | 100, 20 |
| CRxD0 | Input | CAN receive data input 0 | $22^{\text {Note1 }}$ | $33,7^{\text {Note1 }}$ | 41,11 ${ }^{\text {Note1 }}$ | 51,13 | 39, 116 |
| CTxD0 | Output | CAN transmit data output 0 | $23^{\text {Note1 }}$ | $34,6{ }^{\text {Note1 }}$ | $42,10^{\text {Note1 }}$ | 52,12 | 40, 115 |
| CRxD1 | Input | CAN receive data input 1 | - | - | - | 96,29 ${ }^{\text {Note2 }}$ | 96, 4 |
| CTxD1 | Output | CAN transmit data output 1 | - | - | - | 97,28 ${ }^{\text {Note2 }}$ | 97, 3 |
| RTC1Hz | Output | Realtime clock calibration output (1 Hz ) | 37 | 49,27 | 64,33 | 79,30,43 | 72, 28, 5 |
| SGOA | Output | SG output(Amplitude PWM) | 31, 39 | 51,43 | 68,55 | 97,83,65 | 97, 76, 53 |
| SGO/SGOF | Output | SG output (AND with PWM \& Frequency) / SG output (Frequency) | 32, 38 | 50,44 | 67, 56 | 96,82,66 | 96, 75, 54 |
| SM11 | Output | Stepper motor output 11 | 47 | 63 | 80 | 95 | 88 |
| SM12 | Output | Stepper motor output 12 | 46 | 62 | 79 | 94 | 87 |
| SM13 | Output | Stepper motor output 13 | 45 | 61 | 78 | 93 | 86 |
| SM14 | Output | Stepper motor output 14 | 44 | 60 | 77 | 92 | 85 |
| ZPD14 | Input | Zero point detection input 14 | 44 | 60 | 77 | 92 | 85 |

Notes 1. These pins are only for the following products:

- R5F10DGE, R5F10DGD, R5F10DGC (48 pin products)
- R5F10DLE, R5F10DLD (64 pin products)
- R5F10DMJ, R5F10DMG, R5F10DMF, R5F10DME, R5F10DMD (80 pin products)
- R5F10TPJ, R5F10DPG. R5F10DPF, R5F10DPE, R5F10DPL, R5F10DPK,R5F10DPJ (100-pin products)

2. These pins are only for R5F10DPL, R5F10DPK,R5F10DPJ.
(5/6)

| Function Name | I/O | Function | 48-pin | 64-pin | 80-pin | 100-pin | 128-pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R5F10CGx/ R5F10DGx | R5F10CLx/ R5F10DLx | R5F10CMx/ R5F10DMx | R5F10TPx/ R5F10DPx | R5F10DSx |
| SM21 | Output | Stepper motor output 21 | - | 57 | 74 | 89 | 82 |
| SM22 | Output | Stepper motor output 22 | - | 56 | 73 | 88 | 81 |
| SM23 | Output | Stepper motor output 23 | - | 55 | 72 | 87 | 80 |
| SM24 | Output | Stepper motor output 24 | - | 54 | 71 | 86 | 79 |
| ZPD24 | Input | Zero point detection input 24 | - | 54 | 71 | 86 | 79 |
| SM31 | Output | Stepper motor output 31 | - | - | 70 | 85 | 78 |
| SM32 | Output | Stepper motor output 32 | - | - | 69 | 84 | 77 |
| SM33 | Output | Stepper motor output 33 | - | - | 68 | 83 | 76 |
| SM34 | Output | Stepper motor output 34 | - | - | 67 | 82 | 75 |
| ZPD34 | Input | Zero point detection input 34 | - | - | 67 | 82 | 75 |
| SM41 | Output | Stepper motor output 41 | - | - | 64 | 79 | 72 |
| SM42 | Output | Stepper motor output 42 | - | - | 63 | 78 | 71 |
| SM43 | Output | Stepper motor output 43 | - | - | 62 | 77 | 70 |
| SM44 | Output | Stepper motor output 44 | - | - | 61 | 76 | 69 |
| ZPD44 | Input | Zero point detection input 44 | - | - | 61 | 76 | 69 |
| DBD0 | Input/ Output | LCD Bus I/F data lines 0 | - | - | - | - | 10 |
| DBD1 | Input/ <br> Output | LCD Bus I/F data lines 1 | - | - | - | - | 11 |
| DBD2 | Input/ <br> Output | LCD Bus I/F data lines 2 | - | - | - | - | 12 |
| DBD3 | Input/ <br> Output | LCD Bus I/F data lines 3 | - | - | - | - | 13 |
| DBD4 | Input/ Output | LCD Bus I/F data lines 4 | - | - | - | - | 14 |
| DBD5 | Input/ <br> Output | LCD Bus I/F data lines 5 | - | - | - | - | 15 |
| DBD6 | Input/ <br> Output | LCD Bus I/F data lines 6 | - | - | - | - | 16 |
| DBD7 | Input/ Output | LCD Bus I/F data lines 7 | - | - | - | - | 17 |
| DBWR | Output | LCD Bus I/F write strobe | - | - | - | - | 18 |
| DBRD | Output | LCD Bus I/F read strobe | - | - | - | - | 19 |
| STOPST | Output | STOP status output | - | - | - | - | 101 |
| RESOUT | Output | Reset output signal | - | - | - | - | 102 |
| PCL | Output | Clock output | 18 | 23 | 24,29 | 32,39 | 24, 7 |
| INTP0 | Input | Interrupt from peripheral 0 | - | 22 | 28 | 38 | 23 |
| INTP1 | Input | Interrupt from peripheral 1 | 13 | 17 | 21 | 26 | 1 |
| INTP2 | Input | Interrupt from peripheral 2 | 17 | 21 | 27 | 37 | 22 |
| INTP3 | Input | Interrupt from peripheral 3 | 14 | 18 | 22 | 27 | 2 |
| INTP4 | Input | Interrupt from peripheral 4 | 15 | 19 | 25 | 35 | 20 |
| INTP5 | Input | Interrupt from peripheral 5 | 7 | 11 | 15 | 18 | 121 |


| Function Name | I/O | Function | 48-pin | 64-pin | 80-pin | 100-pin | 128-pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R5F10CGx/ R5F10DGx | R5F10CLx/ R5F10DLx | R5F10CMx/ R5F10DMx | R5F10TPx/ R5F10DPx | R5F10DSx |
| EXCLK | Input | External clock input for main system clock | 8 | 12 | 16 | 19 | 122 |
| X1 |  | Resonator connection for main system clock | 9 | 13 | 17 | 20 | 123 |
| X2 |  |  | 8 | 12 | 16 | 19 | 122 |
| XT1 |  | Resonator connection for sub clock | - | 10 | 14 | 17 | 120 |
| XT2 |  |  | - | 9 | 13 | 16 | 119 |
| RESET | Input | External system reset input | 6 | 8 | 12 | 15 | 118 |
| TOOLRxD | Input | UART reception pin for the external device connection used during flash memory programming | - | 7 | 11 | 13 | 116 |
| TOOLTxD | Output | UART transmission pin for the external device connection used during flash memory programming | - | 6 | 10 | 12 | 115 |
| TOOL0 | Input/ output | Data I/O for flash memory programmer/debugger | 5 | 5 | 9 | 11 | 114 |
| REGC |  | Connecting regulator output stabilization capacitance for internal operation. <br> Connect to VSS via a capacitor <br> ( 0.47 to $1 \mu \mathrm{~F}$ ). | 10 | 14 | 18 | 21 | 124 |
| VdD |  | Power supply for P20 to P27, P150, <br> P137, P121 to P124, $\overline{\text { RESET }}$ | 12 | 16 | 20 | 24 | 127 |
| EVDd, EVddo, EVDD1 |  | Power supply for P00 to P07, P10 to P17, P30 to P37, <br> P50 to P57, P60 to P66, P70 to P75, <br> P130 to P136 and P140 | 12 | 16 | 20 | 25,33 | 8, 128 |
| SMVDD, SMVddo, SMVdd1 |  | Power supply for P80 to P87, P90 to P97 | 43 | 59 | 66, 76 | 81, 91 | 74, 84 |
| Vss |  | Ground potential for P20-P27, P150, P137, P121 to P124, RESET | 11 | 15 | 19 | 22 | 125 |
| EVss, EVsso, <br> EVss1 |  | Ground potential for P00 to P07, P10 to P17, P30 to P37, <br> P50 to P57, P60 to P66, P70 to P75, <br> P130 to P136 and P140 | 11 | 15 | 19 | 23, 34 | 9, 126 |
| SMVss, SMVsso, SMVss1 |  | Ground potential for P80 to P87, <br> P90 to P97 | 42 | 58 | 65, 75 | 80, 90 | 73, 83 |

### 2.2 Description of Pin Function

Remark The pins mounted depend on the product. See 1.4 Pin Configuration (Top View) and 2.1 Pin Function List.

### 2.2.1 P00 to P07 (port 0)

48-pin products: $\quad \mathrm{P} 00$ to P 01 function as a 2-bit I/O port.
64-pin products: $\quad \mathrm{P} 00$ to P 05 and P 07 function as a 7 -bit I/O port.
80-pin products: $\quad \mathrm{P} 00$ to P 07 function as an 8-bit I/O port.
100-pin products: $\quad \mathrm{P} 00$ to P 07 function as an 8-bit I/O port.
128-pin products: P00 to P07 function as an 8-bit I/O port.

These pins also function as timer I/O, serial interface data I/O, and segment signal outputs for the LCD controller/driver.
Input to the P01 pin can be specified through a normal Schmitt3 input buffer or a Schmitt1 input buffer in 1-bit units, using port input mode register 0 (PIMO).

The following operation modes can be specified in 1-bit units.

## (1) Port mode

48-pin products: P 00 to P 01 function as a 2-bit I/O port.
64-pin products: $\quad \mathrm{P} 00$ to P 05 and P 07 function as a 7 -bit I/O port.
80-pin products: $\quad \mathrm{P} 00$ to P 07 function as an 8 -bit I/O port.
100-pin products: $\quad \mathrm{P} 00$ to P 07 function as an 8 -bit I/O port.
128-pin products: $\quad \mathrm{P} 00$ to P 07 function as an 8 -bit I/O port.

P00 to P07 can be set to input or output port in 1-bit units using port mode register 0 (PMO). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 0 (PU0).

## (2) Control mode

P00 to P07 function as timer I/O, serial interface data I/O, and segment signal outputs for the LCD controller/driver.
(a) TIOO (P00) to TIO7 (P07) and TI12 (P02) to TI17 (P07)

These are the external count clock input /capture trigger to 16-bit timer 00 to 07 , and 12 to 17 .
(b) TO00 (P00) to TO07 (P07) and TO12 (P02) to TO17 (P07)

These are the timer output pins of 16 -bit timers 00 to 07 , and 12 to 17 .
(c) CTxDO (P00)

This is a CAN serial transmit data output pin of aFCANO.

## (d) CRxD0 (P01)

This is a CAN serial receive data input pin of aFCANO.
(e) SOOO (P02)

This is a serial data output pin of serial interface CSIOO.
(f) $\mathrm{SIOO}(\mathrm{PO3})$

This is a serial data input pin of serial interface CSIOO.
(g) SCK00 (P04)

This is a serial clock I/O pin of serial interface CSIOO.
(h) SEG14 (P00) to SEG21 (P07)

These are the segment signal output pins for the LCD controller/driver.
(i) TxD0 (P02)

This is a serial data output pin of serial interface UARTO.

## (j) $\mathrm{RxDO}(\mathrm{P} 03)$

This is a serial data input pin of serial interface UARTO.

### 2.2.2 P10 to P17 (port1)

48-pin products: $\quad \mathrm{P} 10$ to P 14 function as a 5 -bit I/O port.
64-pin products: $\quad \mathrm{P} 10$ to P 15 and P 17 function as a 7 -bit I/O port.
80-pin products: $\quad \mathrm{P} 10$ to P 17 function as an 8-bit I/O port.
100-pin products: $\quad \mathrm{P} 10$ to P 17 function as an 8-bit I/O port.
128-pin products: $\quad \mathrm{P} 10$ to P 17 function as an 8-bit I/O port.

These pins also function as serial interface data I/O, timer I/O, clock I/O, external interrupt request input and segment signal outputs for the LCD controller/driver.

Input to the P10, P11 and P17 pins can be specified through a normal Schmitt3 input buffer or a Schmitt1 input buffer in 1-bit units, using port input mode register 1 (PIM1).

The following operation modes can be specified in 1-bit units.

## (1) Port mode

48-pin products: $\quad \mathrm{P} 10$ to P 14 function as a 5-bit I/O port.
64-pin products: $\quad \mathrm{P} 10$ to P 15 and P 17 function as a 7 -bit $\mathrm{I} / \mathrm{O}$ port.
80-pin products: $\quad \mathrm{P} 10$ to P 17 function as an 8-bit I/O port.
100-pin products: P 10 to P 17 function as an 8-bit I/O port.
128-pin products: P 10 to P 17 function as an 8-bit I/O port.

P10 to P17 can be set to input or output port in 1-bit units using port mode register 1 (PM1). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 1 (PU1).

## (2) Control mode

P10 to P17 function as serial interface data I/O, timer I/O, clock I/O, external interrupt request input, and segment signal outputs for the LCD controller/driver.

## (a) LTxD0 (P15), LTxD1 (P10)

These are the Serial data output from LIN-UART.
(b) LRxD0 (P14), LRxD1 (P11)

These are the Serial data input to LIN-UART.
(c) SOOO (P12), SO01 (P13)

These are the serial data output pins of serial interface CSIOO and CSIO1.
(d) SIOO (P11)

This is a serial data input pins of serial interface CSIOO.
(e) SCK00 (P10)

This is the serial clock I/O pin of serial interface CSIOO.
(f) Tl 10 (P10) to TI 17 (P17)

These are the pins for inputting an external count clock/capture trigger to 16 -bit timers 10 to 17 .

## (g) TO10 (P10) to TO17 (P17)

These are the timer output pins of 16 -bit timers 10 to 17 .

## (h) RTC1HZ (P15)

This is a real-time clock correction clock ( 1 Hz ) output pin.
(i) INTP0 (P17), INTP2 (P12), INTP4 (P10)

These are the external interrupt request input pins for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

## (j) INTPLR0 (P14), INTPLR1 (P11)

These are the external interrupt request input for which the valid edge for LIN-UART0 and 1.

## (k) SEG22 (P16) to SEG25 (P13), SEG28 (P17) and SEG29 (P12) to SEG31(P10)

These are the segment signal output pins for the LCD controller/driver.

## (I) TxD0 (P12)

This is a serial data output pin of serial interface UART0.

## (m) RxD0 (P11)

This is a serial data input pin of serial interface UARTO.

### 2.2.3 P20 to P27 (port2)

48-pin products: $\quad \mathrm{P} 20$ to P 23 and P 27 function as a 5-bit $\mathrm{I} / \mathrm{O}$.
64-pin products: $\quad \mathrm{P} 20$ to P 23 and P 27 function as a 5-bit I/O.
80-pin products: $\quad \mathrm{P} 20$ to P 27 function as an 8-bit I/O port.
100-pin products: $\quad \mathrm{P} 20$ to P 27 function as an 8-bit I/O port
128-pin products: $\quad \mathrm{P} 20$ to P 27 function as an 8-bit I/O port

These pins also function as A/D converter analog input and reference voltage input.

The following operation modes can be specified in 1-bit units.
(1) Port mode

48-pin products: $\quad \mathrm{P} 20$ to P 23 and P 27 function as a 5 -bit I/O.
64-pin products: $\quad \mathrm{P} 20$ to P 23 and P 27 function as a 5 -bit $\mathrm{I} / \mathrm{O}$.
80-pin products: $\quad \mathrm{P} 20$ to P 27 function as an 8-bit I/O port.
100-pin products: $\quad \mathrm{P} 20$ to P 27 function as an 8 -bit I/O port
128-pin products: $\quad \mathrm{P} 20$ to P 27 function as an 8 -bit I/O port

P20 to P27 can be set to input or output port in 1-bit units using port mode register 2 (PM2).

## (2) Control mode

P20 to P27 function as A/D converter analog input and reference voltage input.

## (a) ANI0 (P20) to ANI7 (P27)

These are the analog input pins (ANIO to ANI7) of A/D converter.
When using these pins as analog input pins, see 11.10 (5) Analog input (ANIn) pins.
(b) AVREFP (P20)

This is a pin that inputs the A/D converter reference potential (+ side).

## (c) AVREFM (P21)

This is a pin that inputs the A/D converter reference potential (-side).

### 2.2.4 P30 to P37 (port3)

48-pin products: $\quad \mathrm{P} 30, \mathrm{P} 31, \mathrm{P} 33$ function as a 3-bit I/O port.
64-pin products: $\quad \mathrm{P} 30$ to P 33 function as a 4-bit I/O port.
80-pin products: $\quad \mathrm{P} 30$ to P 37 function as an 8-bit I/O port.
100-pin products: $\quad \mathrm{P} 30$ to P 37 function as an 8-bit I/O port.
128-pin products: $\quad \mathrm{P} 30$ to P 37 function as an 8-bit I/O port.
These pins also function as timer I/O, serial interface data I/O, and segment signal outputs for the LCD controller/driver. Input to the P31 pin can be specified through a normal Schmitt3 input buffer or a Schmitt1 input buffer, using port input mode register 1 (PIM3).

Output from the P30 and P31 pins can be specified as normal CMOS output or N-ch open-drain output (VDD tolerance) in 1-bit units, using port output mode register (POM).

The following operation modes can be specified in 1-bit units.
(1) Port mode

48-pin products: P30, P31, P33 function as a 3-bit I/O port.
64-pin products: $\quad \mathrm{P} 30$ to P 33 function as a 4-bit I/O port.
80-pin products: $\quad$ P30 to P37 function as an 8-bit I/O port.
100-pin products: $\quad \mathrm{P} 30$ to P 37 function as an 8-bit I/O port.
128-pin products: $\quad$ P30 to P37 function as an 8-bit I/O port.

P30 to P37 can be set to input or output port in 1-bit units using port mode register 3 (PM3). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 3 (PU3).
(2) Control mode

P30 to P37 function as timer I/O, serial interface data I/O, and segment signal outputs for the LCD controller/driver.
(a) Tl 20 (P30) to TI 27 (P37)

These are the pins for inputting an external count clock/capture trigger to 16 -bit timers 20 to 27 .
(b) TO20 (P30) to TO27(P37)

These are the timer output pins of 16 -bit timers 20 to 27 .
(c) SOOO ( P 32 in 80-pin and 100-pin product)

This is a serial data output pin of serial interface CSIOO.
(d) SIOO (P33 in 80-pin and 100-pin product)

This is a serial data input pin of serial interface CSIOO.
(e) SCK00 (P34)

This is the serial clock I/O pin of serial interface CSIOO.
(f) SCL11 (P30)

This is a serial clock output pin of serial interface for simplified $I^{2} C$.
(g) SDA11 (P31)

This is a serial data I/O pin of serial interface for simplified $I^{2} C$.
(h) SEG6 (P30) to SEG13 (P37)

These are the segment signal output pins for the LCD controller/driver.
(i) TxD0 (P32)

This is a serial data output pin of serial interface UART0.

## (j) RxD0 (P33)

This is a serial data input pin of serial interface UART0.

### 2.2.5 P40 (port4)

P 40 to P 47 function as an 8-bit I/O port.
These pins also functions as data I/O for a flash memory programmer / debugger, STOP status output, timer I/O, segment signal outputs for the LCD controller/driver, LCD Bus I/F write strobe, and LCD Bus I/F read strobe.

When this pin functions as data I/O for a flash memory programmer / debugger, this pin is N -ch open-drain output.

## (1) Port mode

P40 to P47 function as an I/O port. These ports can be set to input or output port using port mode register 4 (PM4). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 4 (PU4).

## (2) Control mode

P40 to P47 function as data I/O for a flash memory programmer / debugger, STOP status output, timer I/O, segment signal outputs for the LCD controller/driver, LCD Bus I/F write strobe, and LCD Bus I/F read strobe.

## (a) TOOLO (P40)

This is a data $\mathrm{I} / \mathrm{O}$ pin for a flash memory programmer/debugger.
Be sure to pull up this pin externally when on-chip debugging is enabled (pulling it down is prohibited).

Caution After reset release, the relationships between P40/TOOLO and the operating mode are as follows.

Table 2-6. Relationships Between P40/TOOLO and Operation Mode After Reset Release

| P40/TOOLO | Operating mode |
| :--- | :--- |
| VDD | Normal operation mode |
| 0 V | Flash memory programming mode |

## For details, see 29.5 Programming Method.

(b) STOPST (P41)

This is an output pin of STOP status.
(c) TIO4 (P41), TI10 (P42) TI22 (P43) TI23 (P44)

These are the pin for inputting an external count clock/capture trigger to 16 -bit timers $04,10,22,23$.
(d) TO04 (P41), TO10 (P42), TO22 (P43), TO23 (P44)

These are the timer output pins of 16 -bit timers $04,10,22,23$.
(e) SEG7 (P42), SEG14 (P43), SEG15 (P44), SEG53 (P45), SEG27 (P46), SEG26 (P47)

These are the segment signal output pins for the LCD controller/driver.
(f) DBWR (P46)

This is an output pins for LCD Bus I/F write strobe.
(g) $\overline{\mathrm{DBRD}}$ (P47)

This is an output pins for LCD Bus I/F read strobe.

### 2.2.6 P50 to P57 (port5)

48-pin products: P 54 to P 57 function as a 4-bit I/O port.
64-pin products: $\quad \mathrm{P} 54$ to P 57 function as a 4-bit I/O port.
80-pin products: $\quad$ P54 to P57 function as a 4-bit I/O port.
100-pin products: $\quad$ P50 to P57 function as an 8-bit I/O port.
128-pin products: $\quad \mathrm{P} 50$ to P 57 function as an 8-bit I/O port.

These pins also function as timer I/O, serial interface data I/O, and segment signal outputs for the LCD controller/driver. Input to the P50 to P52 and P55 to P57 pins can be specified through a normal Schmitt3 input buffer or a Schmitt1 input buffer, using port input mode register 5 (PIM5).

Output from the P50 pin can be specified as normal CMOS output or N-ch open-drain output (VDD tolerance), using port output mode register (POM).

The following operation modes can be specified in 1-bit units.

## (1) Port mode

48-pin products: P54 to P57 function as a 4-bit I/O port.
64-pin products: P 54 to P 57 function as a 4-bit I/O port.
80-pin products: P54 to P57 function as a 4-bit I/O port.
100-pin products: P 50 to P 57 function as an 8-bit I/O port.
128-pin products: P50 to P57 function as an 8-bit I/O port.

P50 to P57 can be set to input or output port in 1-bit units using port mode register 5 (PM5). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 5 (PU5).

## (2) Control mode

P50 to P57 function as timer I/O, serial interface data I/O, and segment signal outputs for the LCD controller / driver.
(a) TI02 (P50), TI04 (P51), TI06 (P52) and TI13 (P53) to TI17 (P57)

These are the pins for inputting an external count clock/capture trigger to 16-bit timers 02, 04, 06, and 13 to 17.
(b) TO02 (P50), TO04 (P51), TO06 (P52) and TO13 (P53) to TO17 (P57)

These are the timer output pins of 16 -bit timers $02,04,06$ and 13 to 17.
(c) SO01 (P54), SO10 (P53)

These are the serial data output pins of serial interface CSI01 and CSI10.
(d) SIO1 (P55), SI10 (P52)

These are the serial data input pins of serial interface CSIO1 and CSI10.
(e) SCK01 (P56), SCK10 (P51)

These are the serial clock I/O pins of serial interface CSIO1 and CSI10.

## (f) SDA11 (P50)

This is a serial data I/O pin of serial interface for simplified $\mathrm{I}^{2} \mathrm{C}$.

## (g) SEG2 (P54) to SEG5 (P57), SEG49 (P50) to SEG52 (P53)

These are the segment signal output pins for the LCD controller/driver.

### 2.2.7 P60 to P66 (port6)

48-pin products: $\quad \mathrm{P} 60$ and P61 function as a 2-bit I/O port.
64-pin products: $\quad \mathrm{P} 60$ and P61 function as a 2-bit I/O port.
80-pin products: $\quad \mathrm{P} 60, \mathrm{P} 61, \mathrm{P} 65$, and P 66 function as a 4-bit I/O port.
100-pin products: $\quad$ P60 to P66 function as a 7-bit I/O port.
128-pin products: $\quad \mathrm{P} 60$ to P 66 function as a 7 -bit I/O port.

These pins also function as serial interface data I/O, timer I/O, real-time clock correction clock output, clock / buzzer output, and external interrupt request input.

Input to the P61 and P63 pins can be specified through a normal Schmitt3 input buffer or a Schmitt1 input buffer in 1-bit units, using port input mode register 6 (PIM6).

Output from the P60 and P61 pins can be specified as normal CMOS output or N-ch open-drain output (VDD tolerance) in 1-bit units, using port output mode register 6 (POM6).

The following operation modes can be specified in 1-bit units.
(1) Port mode

48-pin products: $\quad \mathrm{P} 60$ and P61 function as a 2-bit I/O port.
64-pin products: P60 and P61 function as a 2-bit I/O port.
80-pin products: P60, P61, P65, and P66 function as a 4-bit I/O port.
100-pin products: P60 to P66 function as a 7-bit I/O port.
128-pin products: P 60 to P 66 function as a 7-bit I/O port.

P60 to P66 can be set to input or output port in 1-bit units using port mode register 6 (PM6). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 6 (PU6).

## (2) Control mode

P60 to P66 function as serial interface data I/O, timer I/O, real-time clock correction clock output, clock / buzzer output, and external interrupt request input.
(a) TI20 (P60), TI21 (P61), TI24 (P66), TI25 (P65), TI26 (P63) and TI27 (P62)

These are the pins for inputting an external count clock/capture trigger to 16-bit timers 20, 21, and 24 to 27.
(b) TO20 (P60), TO21 (P61), TO24 (P66), TO25 (P65), TO26 (P63) and TO27 (P62)

These are the timer output pins of 16 -bit timers 20, 21, and 24 to 27.
(c) SCL11 (P60)

This is a serial clock output pin of serial interface for simplified $I^{2} \mathrm{C}$.
(d) SDA11 (P61)

This is a serial data I/O pin of serial interface for simplified $I^{2} C$.

## (e) RTC1HZ (P64)

This is a real-time clock correction clock ( 1 Hz ) output pin.
(f) PCL (P66)

This is a clock/buzzer output pin.

## (g) INTP1 (P60) and INTP3 (P61)

These are the external interrupt request input pins for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

### 2.2.8 P70 to P75 (port7)

P70 to P75 function as a 6-bit I/O port.
These pins also function as A/D conversion start trigger input, output pins for the sound generator, serial interface data I/O, timer I/O, clock / buzzer output, flash memory programming I/O, external interrupt request input, and segment signal outputs for the LCD controller/driver.

Input to the P70 pin can be specified through a normal Schmitt3 input buffer or a Schmitt1 input buffer, using port input mode register 7 (PIM7).

The following operation modes can be specified in 1-bit units.

## (1) Port mode

P70 to P75 function as a 6-bit I/O port.

P70 to P75 can be set to input or output port in 1-bit units using port mode register 7 (PM7). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 7 (PU7).

## (2) Control mode

P70 to P75 function as an I/O port. These pins also function as A/D conversion trigger input, output pins for the sound generator, serial interface data I/O, timer I/O, clock / buzzer output, flash memory programming I/O, external interrupt request input, and segment signal outputs for the LCD controller/driver.

## (a) ADTRG (P72)

This is an external input pin for AD conversion start trigger.
(b) SGO (P73)

This is an output pin for the sound generator.
(c) SGOA (P72)

This is an amplitude PWM output pin for the sound generator.
(d) SGOF (P73)

This is a frequency output pin for the sound generator.
(e) TIO3 (P70), TI22 (P75), and TI23 (P74)

These are the pins for inputting an external count clock/capture trigger to 16-bit timers03, 22, and 23.
(f) TO03 (P70), TO22 (P75), and TO23 (P74)

These are the timer output pins of 16 -bit timers 03,22 , and 23.
(g) CTxD0 (P71)

This is a CAN serial transmit data output pin of aFCANO.
(h) CRxD0 (P70)

This is a CAN serial receive data input pin of aFCANO.
(i) SCK01 (P74)

This is a serial clock I/O pin of serial interface CSIO1.
(j) $\mathrm{SIO1}$ (P75)

This is a serial data input pin of serial interface CSIO1.
(k) LTXD0 (P71)

This is a Serial data output from LIN-UART.
(I) LRxD0 (P70)

This is a Serial data input to LIN-UART.
(m) PCL (P75)

This is a clock/buzzer output pin.
(n) TOOLTxD (P71)

This UART serial data output pin for an external device connection is used during flash memory programming.
(o) TOOLRxD (P70)

This UART serial data input pin for an external device connection is used during flash memory programming.
(p) INTPLRO (P70)

This is an external interrupt request input for which the valid edge for LIN-UARTO.
(q) SEG0 (P73), SEG1 (P72), SEG26 (P74), and SEG27 (P75)

These are the segment signal output pins for the LCD controller/driver.

### 2.2.9 P80 to P87 (port8)

48-pin products: $\quad \mathrm{P} 80$ to P 83 function as an 4-bit I/O port.
64-pin products: $\quad \mathrm{P} 80$ to P 87 function as an 8-bit I/O port.
80-pin products: $\quad \mathrm{P} 80$ to P 87 function as an 8-bit I/O port.
100-pin products: $\quad \mathrm{P} 80$ to P 87 function as an 8 -bit I/O port.
128-pin products: P 80 to P 87 function as an 8-bit I/O port.

These pins also function as timer I/O, stepper motor controller/driver outputs/inputs, and segment signal outputs for the LCD controller/driver.

The following operation modes can be specified in 1-bit units.
(1) Port mode

48-pin products: $\quad \mathrm{P} 80$ to P 83 function as an 4-bit I/O port.
64-pin products: $\quad \mathrm{P} 80$ to P 87 function as an 8 -bit $1 / \mathrm{O}$ port.
80-pin products: $\quad \mathrm{P} 80$ to P 87 function as an 8-bit I/O port.
100-pin products: $\quad \mathrm{P} 80$ to P 87 function as an 8-bit I/O port.
128-pin products: $\quad \mathrm{P} 80$ to P 87 function as an 8-bit I/O port.

P80 to P87 can be set to input or output port in 1-bit units using port mode register 8 (PM8). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 8 (PU8).

## (2) Control mode

P80 to P87 function as timer I/O, stepper motor controller/driver outputs/inputs, and segment signal outputs for the LCD controller/driver.
(a) TIO1 (P80), TI03 (P81), TI05 (P82), TI07 (P83), TI11 (P84), TI13 (P85), TI15 (P86), and TI17 (P87)

These are the pins for inputting an external count clock/capture trigger to 16 -bit timers $01,03,05,07,11,13,15$, and 17.
(b) TO01 (P80), TO03 (P81), TO05 (P82), TO07 (P83), TO11 (P84), TO13 (P85), TO15 (P86), and TO17 (P87)

These are the timer output pins of 16 -bit timers $01,03,05,07,11,13,15$, and 17.
(c) SM11 (P80) to SM14 (P83) and SM21 (P84) to SM24 (P87)

These are the output pins for the stepper motor controller/driver.
(d) ZPD14 (P83), ZPD24 (P87)

These are the Zero Point Detection (ZPD) input pins for the stepper motor controller/driver.
(e) SEG32 (P80) to SEG39 (P87)

These are the segment signal output pins for the LCD controller/driver.

### 2.2.10 P90 to P97 (port9)

48-pin products: $\quad \mathrm{P} 90$ to P 94 function as a 5-bit I/O port.
64-pin products: $\quad \mathrm{P} 90$ to P 94 function as a 5-bit I/O port.
80-pin products: $\quad \mathrm{P} 90$ to P 97 function as an 8-bit I/O port.
100-pin products: $\quad \mathrm{P} 90$ to P 97 function as an 8-bit I/O port.
128-pin products: P 90 to P 97 function as an 8-bit I/O port.

These pins also function as timer I/O, output pins for the sound generator, stepper motor controller/driver outputs/inputs, real-time clock correction clock output, and segment signal outputs for the LCD controller/driver.

The following operation modes can be specified in 1-bit units.
(1) Port mode

48-pin products: $\quad \mathrm{P} 90$ to P 94 function as a 5 -bit I/O port.
64-pin products: $\quad \mathrm{P} 90$ to P 94 function as a 5 -bit I/O port.
80-pin products: $\quad \mathrm{P} 90$ to P 97 function as an 8-bit I/O port.
100-pin products: $\quad \mathrm{P} 90$ to P 97 function as an 8-bit I/O port.
128-pin products: $\quad \mathrm{P} 90$ to P 97 function as an 8-bit I/O port.

P90 to P97 can be set to input or output port in 1-bit units using port mode register 9 (PM9). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 9 (PU9).
(2) Control mode

P90 to P97 function as timer I/O, output pins for the sound generator, stepper motor controller/driver outputs/inputs, real-time clock correction clock output, and segment signal outputs for the LCD controller/driver.
(a) TI01 (P94), T103 (P95), T105 (P96), T107 (P97), Tl21 (P90), Tl23 (P91), TI25 (P92), and Tl27 (P93)

These are the pins for inputting an external count clock/capture trigger to 16-bit timers01, 03, 05, 07, 21, 23, 25, and 27.
(b) TO01 (P94), TO03 (P95), TO05 (P96), TO07 (P97), TO21 (P90), TO23 (P91), TO25 (P92), and TO27 (P93)

These are the timer output pins of 16 -bit timers01, 03, 05, 07, 21, 23, 25, and 27.
(c) SGO (P93)

This is the output pin for the sound generator.
(d) SGOA (P92)

This is the amplitude PWM output pin for the sound generator.
(e) SGOF (P93)

This is the frequency output pin for the sound generator.
(f) SM31 (P90) to SM34 (P93) and SM41 (P94) to SM44 (P97) (80-pin and 100-pin product)

These are the output pins for the stepper motor controller/driver.
(g) ZPD34 (P93), ZPD44 (P97) (80-pin and 100-pin product)

These are the Zero Point Detection (ZPD) input pins for the stepper motor controller/driver.
(h) RTC1HZ (P94)

This is a real-time clock correction clock $(1 \mathrm{~Hz})$ output pin.

## (i) SEG40 (P90) to SEG47 (P97)

These are the segment signal output pins for the LCD controller/driver.

### 2.2.11 P100 to P107 (port10)

48-pin products: Not provided
64-pin products: Not provided
80-pin products: Not provided
100-pin products: Not provided
128-pin products: P 100 to P 107 function as an 8 -bit I/O port.

These pins also function as timer I/O, and segment signal outputs for the LCD controller/driver.

The following operation modes can be specified in 1-bit units.
(1) Port mode

P100 to P107 function as an 8-bit I/O port.
P100 to P107 can be set to input or output port in 1-bit units using port mode register 10 (PM10). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 9 (PU10).
(2) Control mode

P100 to P107 function as timer I/O, and segment signal outputs for the LCD controller/driver.
(a) TI24 (P100) to TI27 (P103), and TI01 (P104), TI02 (P105), TI05 (P106), and TI06 (P107)

These are the pins for inputting an external count clock/capture trigger to 16-bit timers 24 to 27, and 01, 02, 05, 06.
(b) TO24 (P100) to TO27 (P103), and TO01 (P104), TO02 (P105), TO05 (P106), and TO06 (P107)

These are the timer output pins of 16 -bit timers 24 to 27 , and $01,02,05,06$.
(c) SEG36 (P100) to SEG39 (P103), and SEG44 (P104) to SEG47 (P107)

These are the segment signal output pins for the LCD controller/driver.

### 2.2.12 P110 to P117 (port 11)

48-pin products: Not provided
64-pin products: Not provided
80-pin products: Not provided
100-pin products: Not provided
128-pin products: $\quad \mathrm{P} 110$ to P 117 function as an 8-bit I/O port.

These pins also function as LCD Bus I/F data lines I/O, timer I/O, serial interface data I/O, and segment signal outputs for the LCD controller/driver.

Input can be specified through a normal Schmitt3 input buffer or a Schmitt1 input buffer in 1-bit units, using port input mode register 0 (PIMO).

The following operation modes can be specified in 1-bit units.

## (1) Port mode

P110 to P117 function as an 8-bit I/O port.
P110 to P117 can be set to input or output port in 1-bit units using port mode register 0 (PM11). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 0 (PU11).

## (2) Control mode

P00 to P07 function as LCD Bus I/F data lines I/O, timer I/O, serial interface data I/O, and segment signal outputs for the LCD controller/driver.
(a) DBD0 (P110) to DBD7 (P117)

These are the I/O pin of LCD Bus I/F data lines 0 to 7 .
(b) TI00 (P110), TI02 (P111), TI04 (P112), TI06 (P113), TIO7 (P114), TI10 (P115), TI12 (P116), and TI20 (P117)

These are the external count clock input /capture trigger to 16-bit timer 00, 02, 04, 07, 10, 12, 20.
(b) TO00 (P110), TO02 (P111), TO04 (P112), TO06 (P113), TO07 (P114), TO10 (P115), TO12 (P116), and TO20 (P117)
These are the timer output pins of 16 -bit timers $00,02,04,07,10,12,20$.
(c) SOOO (P112)

This is a serial data output pin of serial interface CSIOO.
(d) SI00 (P111)

This is a serial data input pin of serial interface CSIOO.
(e) SCK00 (P110)

This is a serial clock I/O pin of serial interface CSIOO.
(f) SEG28 (P117) to SEG35 (P110)

These are the segment signal output pins for the LCD controller/driver.

## (g) TxD0 (P112)

This is a serial data output pin of serial interface UARTO.
(h) RxD0 (P111)

This is a serial data input pin of serial interface UART0.

### 2.2.13 P121 to P127 (port12)

48-pin products:
64-pin products:
80-pin products:
100-pin products:
128-pin products:

P 121 to P 122 function as a 2-bit Input port.
P121 to P124 function as a 4-bit Input port.
P121 to P124 function as a 4-bit Input port.
P121 to P124 function as a 4-bit Input port.
P 121 to P 124 function as a 4-bit Input port, P 125 to P 127 function as a 3-bit I/O port.

These pins also function as external clock input for main system clock, external clock input for subsystem clock, timer I/O, and segment signal outputs for the LCD controller/driver.

The following operation modes can be specified in 1-bit units.
(1) Port mode

48-pin products: $\quad \mathrm{P} 121$ to P 122 function as a 2-bit Input port.
64-pin products: $\quad \mathrm{P} 121$ to P 124 function as a 4-bit Input port.
80-pin products: $\quad \mathrm{P} 121$ to P 124 function as a 4-bit Input port.
100-pin products: $\quad \mathrm{P} 121$ to P 124 function as a 4-bit Input port.
128-pin products: P121 to P124 function as a 4-bit Input port, P125 to P127 function as a 3-bit I/O port.
(2) Control mode

P121 to P127 function as external clock input for main system clock, external clock input for subsystem clock, timer I/O, and segment signal outputs for the LCD controller/driver.
(a) X 1 (P121), X 2 (P122)

These are the pins for connecting a resonator for main system clock.
(b) EXCLK (P122)

This is an external clock input pin for main system clock.
(c) XT 1 (P123), XT2 (P124)

These are the pins for connecting a resonator for subsystem clock.
(d) TI12 (P125), TI14 (P126), and TI16 (P127)

These are the external count clock input /capture trigger to 16 -bit timer 12, 14, 16.
(e) TO12 (P125), TO14 (P126), and TO16 (P127)

These are the timer output pins of 16 -bit timers 12, 14, 16.

## (f) SEG23 (P127) to SEG25 (P125)

These are the segment signal output pins for the LCD controller/driver.

### 2.2.14 P130 to P137 (port13)

48-pin products: $\quad \mathrm{P} 137$ functions as a 1-bit Input port.
64-pin products: $\quad \mathrm{P} 137$ functions as a 1-bit Input port.
80-pin products: $\quad$ P137 functions as a 1-bit Input port.
100-pin products: P130 functions as a 1-bit Output port, P131 to P136 function as a 6-bit I/O port, and P137 functions as a 1-bit Input port.
128-pin products: $\quad \mathrm{P} 130$ functions as a 1-bit Output port, P 131 to P 136 function as a 6-bit I/O port, and P137 functions as a 1-bit Input port.

These pins also function as timer I/O, output pins for the sound generator, serial interface data I/O ,and segment signal outputs for the LCD controller/driver.

Input to the P135 pin can be specified through a normal Schmitt3 input buffer or a Schmitt1 input buffer, using port input mode register 13 (PIM13).

Output from the P136 pin can be specified as normal CMOS output or N-ch open-drain output (VDD tolerance), using port output mode register (POM).

The following operation modes can be specified in 1-bit units.
(1) Port mode

48-pin products: $\quad$ P137 functions as a 1-bit Input port.
64-pin products: $\quad \mathrm{P} 137$ functions as a 1-bit Input port.
80-pin products: $\quad \mathrm{P} 137$ functions as a 1-bit Input port.
100-pin products: P 130 functions as a 1-bit Output port, P131 to P136 function as a 6-bit I/O port, and P137 functions as a 1-bit Input port.
128-pin products: $\quad \mathrm{P} 130$ functions as a 1-bit Output port, P 131 to P 136 function as a 6-bit I/O port, and P137 functions as a 1-bit Input port.

P131 to P136 can be set to input or output port, in 1-bit units using port mode register 13 (PM13). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 13 (PU13).
(2) Control mode

P131 to P137 function as timer I/O, output pins for the sound generator, serial interface data I/O, external interrupt request input, and segment signal outputs for the LCD controller/driver.

## (a) RESOUT (P130)

This is the reset output signal pin.
(b) TIO0 (P136), TI20 (P132), TI21 (P131), TI22 (P133), TI24 (P134), and TI26 (P135)

These are the pins for inputting an external count clock/capture trigger to 16-bit timers00, 20, 21, 22, 24, and 26.
(c) TO00 (P136), TO20 (P132), TO21 (P131), TO22 (P133), TO24 (P134), and TO26 (P135)

These are the timer output pins of 16 -bit timers00, 20, 21, 22, 24, and 26.
(d) SGO (P135)

This is the output pin for the sound generator.
(e) SGOA (P134)

This is the amplitude PWM output pin for the sound generator.
(f) SGOF (P135)

This is the frequency output pin for the sound generator.
(g) SO10 (P131)

This is a serial data output pin of serial interface CSI10.
(h) SI10 (P132)

This is a serial data input pin of serial interface CSI10.
(i) SCK10 (P133)

This is a serial clock I/O pin of serial interface CSI10.
(j) LTxD1 (P131)

This is a Serial data output from LIN-UART.
(k) LRxD0 (P132)

This is a Serial data input to LIN-UART.
(I) SCL11 (P136)

This is a serial clock output pin of serial interface for simplified $I^{2} C$.
(m) CTxD1 (P134) (R5F10DPJxFB and R5F10DSJxFB only)

This is a CAN serial transmit data output pin of aFCAN1.
(n) CRxD1 (P135) (R5F10DPJxFB and R5F10DSJxFB only)

This is a CAN serial receive data input pin of aFCAN1.
(o) INTP5 (P137)

This is an external interrupt request input pin for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.
(p) INTPLR1 (P132)

This is an external interrupt request input for which the valid edge for LIN-UART1.
(q) SEG48 (P136)

This is a segment signal output pin for the LCD controller/driver.

### 2.2.15 P140 (port14)

48-pin products: Not provided
64-pin products: Not provided
80-pin products: Not provided
100-pin products: $\quad$ P140 functions as a 1-bit I/O port.
128-pin products: $\quad$ P140 functions as a 1-bit I/O port.

This pin also functions as timer I/O.
(1) Port mode

P140 functions as a 1-bit I/O port.

P140 can be set to input or output port, using port mode register 14 (PM14). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 14 (PU14).
(2) Control mode

P140 functions as a 1-bit I/O port.
(a) TI 11 (P140)

This is a pin for inputting an external count clock/capture trigger to 16-bit timers11.
(b) TO11 (P140)

This is a timer output pin of 16 -bit timers 11 .

### 2.2.16 P150 to P152 (port15)

48-pin products: Not provided
64-pin products: Not provided
80-pin products: Not provided
100-pin products: $\quad \mathrm{P} 150$ functions as a 1-bit I/O port.
128-pin products: P 150 to P 152 functions as a 3-bit I/O port.

This pin also functions as A/D converter analog input.
(1) Port mode

100-pin products: $\quad \mathrm{P} 150$ functions as a 1-bit I/O port.
128-pin products: $\quad \mathrm{P} 150$ to P 152 functions as a 3-bit I/O port.

P150 to P152 can be set to input or output port, using port mode register 15 (PM15).
(2) Control mode

P 150 to P 152 function as $\mathrm{A} / \mathrm{D}$ converter analog inputs.
(a) ANI8 (P150) to ANI10 (P152)

These are the analog input pins of $A / D$ converter.

### 2.2.17 COM0 to COM3

These are the common signal output pins for the LCD controller/driver.

### 2.2.18 Vdd, EVddo, EVdD1, SMVddo, SMVdd1, Vss, EVsso, EVss1, SMVsso, SMVss1

## (1) Vdd, EVdd, EVddo, EVdd1

When using the 48-pin products, Vdo is the positive power supply pin for P20 to P23, P27, P121 to P122, P137, RESET. When using the 64-pin products, VDD is the positive power supply pin for P20 to P23, P27, P121 to P124, P137, RESET When using the 80-pin products, VoD is the positive power supply pin for P20 to P27, P121 to P124, P 137 , RESET. When using the 100-pin products, Vdo is the positive power supply pin for P 20 to $\mathrm{P} 27, \mathrm{P} 121$ to P 124 , P137, P150, RESET.
EVDd, EVddo, EVdD1 are the positive power supply pins for the other than Vdd, SMVdd, SMVddo, SMVdd1.

## (2) SMVdd, SMVddo, SMVdd1

When using the 48-pin products, SMVDD is the positive power supply pin for P80 to P83, P90 to P94. When using the 64-pin products, SMVDD is the positive power supply pin for P80 to P87, P90 to P94. When using the 80-pin, 100-pin products, SMVDDo, SMVdD1 are the positive power supply pins for P80 to P87, P90 to P97.
(3) Vss, EVss, EVsso, EVss1

When using the 48 -pin products, Vss is the ground potential pin for P 20 to $\mathrm{P} 23, \mathrm{P} 27, \mathrm{P} 121$ to $\mathrm{P} 122, \mathrm{P} 137, \overline{\mathrm{RESET}}$. When using the 64-pin products, Vss is the ground potential pin for P20 to P23, P27, P121 to P124, P137, RESET. When using the 80-pin products, Vss is the ground potential pin for P20 to P27, P121 to P124, P137, RESET. When using the 100-pin products, Vss is the ground potential pin for P20 to P27, P121 to P124, P137, P150, RESET.
EVss, EVsso, EMVss1 are the ground potential pins for the other than Vss, SMVss, SMVsso, SMVss1.
(4) $\mathbf{S M V s s}$, SMVsso, SMVss1

When using the 48-pin products, SMVss is the ground potential pin for P 80 to $\mathrm{P} 83, \mathrm{P} 90$ to P 94 . When using the 64pin products, SMVss is the ground potential pin for P80 to P87, P90 to P94. When using the 80-pin, 100-pin products, SMVsso, SMVss1 are the ground potential pins for P80 to P87, P90 to P97.

### 2.2.19 RESET

This is the active-low system reset input pin.
When the external reset pin is not used, connect this pin directly or via a resistor to Vod.
When the external reset pin is used, design the circuit based on VDD.

### 2.2.20 REGC

This is the pin for connecting regulator output stabilization capacitance for internal operation. Connect this pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.


## Caution Keep the wiring length as short as possible for the broken-line part in the above figure.

### 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 2-7 shows the types of pin I/O circuits and the recommended connections of unused pins.

Table 2-7. Connection of Unused Pins (1/15)
(a) R5F10CGBxFB, R5F10CGCxFB, R5F10CGDxFB, R5F10DGCxFB, R5F10DGDxFB, R5F10DGExFB (1/2)

| Pin Name | I/O Circuit Type | I/O | Recommended Connection of Unused Pins |
| :---: | :---: | :---: | :---: |
| P00/TI00/TO00/CTxD0/SEG14 | 17-W | I/O | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P01/TI01/TO01/CRxD0/SEG15 | 17-AD |  |  |
| P10/LTxD1/SCK00/TI10/TO10/ INTP4/SEG31 | 17-AD |  |  |
| P11/LRxD1/INTPLR1/SI00/TI11/TO11/ SEG30 |  |  |  |
| P12/SO00/TI12/TO12/INTP2/SEG29 | 17-W |  |  |
| P13/SO01/TI13/TO13/SEG25 |  |  |  |
| P14/TI14/TO14/LRxD0/INTPLR0/SEG24 |  |  |  |
| P20/AVRefp/ANIO | 11-AA |  | Input: Independently connect to VdD or Vss via a resistor. Output: Leave open. |
| P21/AVREFM/ANI1 |  |  |  |
| P22/ANI2, P23/ANI3, P27/ANI7 | 11-Z |  |  |
| P30/TI20/TO20/SCL11/SEG6 | 17-W |  | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P31/TI21/TO21/SDA11/SEG7 | 17-AD |  |  |
| P33/TI23/TO23/SI00/SEG9 | 17-W |  |  |
| P40/TOOL0 | 5-AH ${ }^{\text {Note }}$ |  | Input: Independently connect to EVDD or leave open. Output: Leave open. |
| P54/TI14/TO14/SO01/SEG2 | 17-W |  | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P55/TI15/TO15/SI01/SEG3 | 17-AD |  |  |
| P56/TI16/TO16/SCK01/SEG4 |  |  |  |
| P57/TI17/TO17 /SEG5 |  |  |  |
| P60/SCL11/TI20/TO20/INTP1 | 5-AH |  | Input: Independently connect to EVdD or EVss via a resistor. <br> Output: Leave open. |
| P61/SDA11/TI21/TO21/INTP3 | 5-BA |  |  |
| P72/ADTRG/SGOA/SEG1 | 17-W |  | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P73/SGO/SGOF/SEG0 |  |  |  |
| P74/SCK01/TI23/TO23/SEG26 |  |  |  |
| P75/PCL/SI01/TI22/TO22/SEG27 |  |  |  |
| P80/SM11/TI01/TO01/SEG32 | 17-W |  | Input: Independently connect to SMVss via a resistor. Output: Leave open. |
| P81/SM12/TI03/TO03/SEG33 |  |  |  |
| P82/SM13/TI05/TO05/SEG34 |  |  |  |
| P83/SM14/ZPD14/TI07/TO07/SEG35 | 17-AE |  |  |
| P90/SM31/TI21/TO21/SEG40 | 17-W |  |  |
| P91/SM32/TI23/TO23/SEG41 |  |  |  |
| P92/SM33/TI25/TO25/SGOA/SEG42 |  |  |  |
| $\begin{aligned} & \text { P93/SM34/ZPD34/TI27/TO27/SGO } \\ & \text { /SGOF/SEG43 } \end{aligned}$ | 17-AE |  |  |
| P94/SM41/TI01/TO01/RTC1HZ/SEG44 | 17-W |  |  |
| P121/X1 | 37-C | Input | Independently connect to VDD or Vss via a resistor. |
| P122/X2/EXCLK |  |  |  |
| P137/INTP5 | 2-H |  |  |

## Table 2-7. Connection of Unused Pins (2/15)

(a) R5F10CGBxFB, R5F10CGCxFB, R5F10CGDxFB, R5F10DGCxFB, R5F10DGDxFB, R5F10DGExFB (2/2)

| Pin Name | I/O Circuit Type | I/O | Recommended Connection of Unused Pins |
| :--- | :--- | :--- | :--- |
| COM0 to COM3 | $18-G$ | Output | Leave open |
| RESET | 2 | Input | Connect directly or via a resistor to VdD. |
| REGC | - | - | Connect to VSS via capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ). |

Note Input NAND is Schmitt1. In only OCD mode, NOD can be selected

Table 2-7. Connection of Unused Pins (3/15)
(b) R5F10CLDxFB, R5F10DLDxFB, R5F10DLExFB (1/2)


Note Input NAND is Schmitt1. In only OCD mode, NOD can be selected

Table 2-7. Connection of Unused Pins (4/15)
(b) R5F10CLDxFB, R5F10DLDxFB, R5F10DLExFB (2/2)

| Pin Name | I/O Circuit Type | I/O | Recommended Connection of Unused Pins |
| :--- | :--- | :--- | :--- |

Table 2-7. Connection of Unused Pins (5/15)
(c) R5F10CMDxFB, R5F10CMExFB, R5F10DMDxFB, R5F10DMExFB, R5F10DMFxFB, R5F10DMGxFB, R5F10DMJxFB (1/2)

| Pin Name | I/O Circuit Type | I/O | Recommended Connection of Unused Pins |
| :---: | :---: | :---: | :---: |
| P00/TI00/TO00/CTxD0/SEG14 | 17-W | I/O | Input: Independently connect to EVss via a resistor. |
| P01/TI01/TO01/CRxD0/SEG15 | 17-AD |  | Output: Leave open. |
| P02/SO00/TI02/TO02/TI12/TO12/ SEG16 | 17-W |  |  |
| P03/SI00/TI03/TO03/TI13/TO13/SEG17 |  |  |  |
| P04/SCK00/TI04/TO04/TI14/TO14/ SEG18 |  |  |  |
| P05/TI05/TO05/TI15/TO15/ SEG19 |  |  |  |
| P06/TI06/TO06/TI16/TO16/SEG20 |  |  |  |
| P07/TI07/TO07/TI17/TO17/SEG21 |  |  |  |
| $\begin{aligned} & \text { P10/LTxD1/SCK00/TI10/TO10/INTP4/ } \\ & \text { SEG31 } \end{aligned}$ | 17-AD |  |  |
| $\begin{aligned} & \text { P11/LRxD1/INTPLR1/SI00/TI11/TO11/ } \\ & \text { SEG30 } \end{aligned}$ |  |  |  |
| P12/SO00/TI12/TO12/INTP2/SEG29 | 17-W |  |  |
| P13/SO01/TI13/TO13/SEG25 |  |  |  |
| $\begin{aligned} & \text { P14/TI14/TO14/LRxD0/INTPLR0/ } \\ & \text { SEG24 } \end{aligned}$ |  |  |  |
| P15/TI15/TO15/LTxD0/RTC1HZ/SEG23 |  |  |  |
| P16/TI16/TO16/SEG22 |  |  |  |
| P17/ TI17/TO17/INTP0/SEG28 | 17-AD |  |  |
| P20/AVREFP/ANIO | 11-AA |  | Input: Independently connect to VdD or Vss via a resistor. Output: Leave open. |
| P21/AVRefm/ANI1 |  |  |  |
| P22/ANI2 to P27/ANI7 | 11-Z |  |  |
| P30/TI20/TO20/SCL11/SEG6 | 17-W |  | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P31/TI21/TO21/SDA11/SEG7 | 17-AD |  |  |
| P32/TI22/TO22/SO00/SEG8 | 17-W |  |  |
| P33/TI23/TO23/SI00/SEG9 |  |  |  |
| P34/TI24/TO24/SCK00/SEG10 |  |  |  |
| P35/TI25/TO25/SEG11 |  |  |  |
| P36/TI26/TO26/SEG12 |  |  |  |
| P37/TI27/TO27/SEG13 |  |  |  |
| P40/TOOL0 | $5-\mathrm{AH}^{\text {Note }}$ |  | Input: Independently connect to EVDD or leave open. Output: Leave open. |
| P54/TI14/TO14/SO01/SEG2 | 17-W |  | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P55/TI15/TO15/SI01/SEG3 | 17-AD |  |  |
| P56/TI16/TO16/SCK01/SEG4 |  |  |  |
| P57/TI17/TO17/SEG5 |  |  |  |
| P60/SCL11/TI20/TO20/INTP1 | 5-AH |  | Input: Independently connect to EVdD or EVss via a resistor. <br> Output: Leave open. |
| P61/SDA11/TI21/TO21/INTP3 | 5-BA |  |  |
| P65/TI25/TO25 | 5-AH |  |  |
| P66/TI24/TO24/PCL |  |  |  |

Note Input NAND is Schmitt1. In only OCD mode, NOD can be selected

Table 2-7. Connection of Unused Pins (6/15)
(c) R5F10CMDxFB, R5F10CMExFB, R5F10DMDxFB, R5F10DMExFB, R5F10DMFxFB, R5F10DMGxFB, R5F10DMJxFB (2/2)

| Pin Name | I/O Circuit Type | I/O | Recommended Connection of Unused Pins |
| :---: | :---: | :---: | :---: |
| P70/CRxD0/LRxD0/INTPLR0/TIO3/ TO03/TOOLRXD | 5-BA | I/O | Input: Independently connect to EVdD or EVss via a resistor. Output: Leave open. |
| P71/CTxD0/LTxD0/TOOLTXD | 5-AH |  |  |
| P72/ADTRG/SGOA/SEG1 | 17-W |  | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P73/SGO/SGOF/SEG0 |  |  |  |
| P74/SCK01/TI23/TO23/SEG26 |  |  |  |
| P75/PCL/SI01/TI22/TO22/SEG27 |  |  |  |
| P80/SM11/TI01/TO01/SEG32 | 17-W |  | Input: Independently connect to SMVss via a resistor. Output: Leave open. |
| P81/SM12/TI03/TO03/SEG33 |  |  |  |
| P82/SM13/TI05/TO05/SEG34 |  |  |  |
| P83/SM14/ZPD14/TI07/TO07/SEG35 | 17-AE |  |  |
| P84/SM21/TI11/TO11/SEG36 | 17-W |  |  |
| P85/SM22/TI13/TO13/SEG37 |  |  |  |
| P86/SM23/TI15/TO15/SEG38 |  |  |  |
| P87/SM24/ZPD24/TI17/TO17/SEG39 | 17-AE |  |  |
| P90/SM31/TI21/TO21/SEG40 | 17-W |  | Input: Independently connect to SMVss via a resistor. Output: Leave open. |
| P91/SM32/TI23/TO23/SEG41 |  |  |  |
| P92/SM33/TI25/TO25/SGOA/SEG42 |  |  |  |
| P93/SM34/ZPD34/TI27/TO27/ SGO/SGOF/SEG43 | 17-AE |  |  |
| P94/SM41/TI01/TO01/RTC1HZ/ SEG44 | 17-W |  |  |
| P95/SM42/TI03/TO03/SEG45 |  |  |  |
| P96/SM43/TI05/TO05/SEG46 |  |  |  |
| P97/SM44/ZPD44/TI07/TO07/SEG47 | 17-AE |  |  |
| P121/X1 | 37-C | Input | Independently connect to VDD or VSS via a resistor. |
| P122/X2/EXCLK |  |  |  |
| P123/XT1 |  |  |  |
| P124/XT2 |  |  |  |
| P137/INTP5 | 2-H |  |  |
| COM0 to COM3 | 18-G | Output | Leave open |
| RESET | 2 | Input | Connect directly or via a resistor to Vdd. |
| REGC | - | - | Connect to Vss via capacitor (0.47 to $1 \mu \mathrm{~F}$ ). |

Table 2-7. Connection of Unused Pins (7/15)
(d) R5F10DPExFB, R5F10DPFxFB, R5F10DPGxFB, R5F10TPJxFB (1/3)

| Pin Name | I/O Circuit Type | I/O | Recommended Connection of Unused Pins |
| :---: | :---: | :---: | :---: |
| P00/TI00/TO00/CTxD0/SEG14 | 17-W | I/O | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P01/TI01/TO01/CRxD0/SEG15 | 17-AD |  |  |
| P02/SO00/TI02/TO02/TI12/TO12/ SEG16 | 17-W |  |  |
| $\begin{aligned} & \text { P03/SI00/TIO3/TO03/TI13/TO13/ } \\ & \text { SEG17 } \end{aligned}$ |  |  |  |
| P04/SCK00/TI04/TO04/TI14/TO14/ SEG18 |  |  |  |
| P05/TI05/TO05/TI15/TO15/ SEG19 |  |  |  |
| P06/TI06/TO06/TI16/TO16/SEG20 |  |  |  |
| P07/TI07/TO07/TI17/TO17/SEG21 |  |  |  |
| P10/LTxD1/SCK00/TI10/TO10/ INTP4/SEG31 | 17-AD |  |  |
| P11/LRxD1/INTPLR1/SI00/TI11/TO11/ SEG30 |  |  |  |
| P12/SO00/TI12/TO12/INTP2/SEG29 | 17-W |  |  |
| P13/SO01/TI13/TO13/SEG25 |  |  |  |
| $\begin{aligned} & \text { P14/TI14/TO14/LRxD0/INTPLR0/ } \\ & \text { SEG24 } \end{aligned}$ |  |  |  |
| P15/TI15/TO15/LTxD0/RTC1HZ/SEG23 |  |  |  |
| P16/TI16/TO16/SEG22 |  |  |  |
| P17/TI17/TO17/INTP0/SEG28 | 17-AD |  |  |
| P20/AVREFP/ANIO | 11-AA |  | Input: Independently connect to VDD or Vss via a resistor. Output: Leave open. |
| P21/AVREFm/ANI1 |  |  |  |
| P22/ANI2 to P27/ANI7 | 11-Z |  |  |
| P30/TI20/TO20/SCL11/SEG6 | 17-W |  | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P31/T121/TO21/SDA11/SEG7 | 17-AD |  |  |
| P32/TI22/TO22/SO00/SEG8 | 17-W |  |  |
| P33/TI23/TO23/SI00/SEG9 |  |  |  |
| P34/TI24/TO24/SCK00/SEG10 |  |  |  |
| P35/TI25/TO25/SEG11 |  |  |  |
| P36/TI26/TO26/SEG12 |  |  |  |
| P37/TI27/TO27/SEG13 |  |  |  |
| P40/TOOL0 | $5-\mathrm{AH}^{\text {Note }}$ |  | Input: Independently connect to EVDD or leave open. Output: Leave open. |
| P50/TI02/TO02/SDA11/SEG49 | 17-AD |  | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P51/TI04/TO04/SCK10/SEG50 |  |  |  |
| P52/TI06/TO06/SI10/SEG51 |  |  |  |
| P53/TI13/TO13/SO10/SEG52 | 17-W |  |  |
| P54/TI14/TO14/SO01/SEG2 |  |  |  |
| P55/TI15/TO15/SI01/SEG3 | 17-AD |  |  |
| P56/TI16/TO16/SCK01/SEG4 |  |  |  |
| P57/TI17/TO17/SEG5 |  |  |  |

Note Input NAND is Schmitt1. In only OCD mode, NOD can be selected

Table 2-7. Connection of Unused Pins (8/15)
(d) R5F10DPExFB, R5F10DPFxFB, R5F10DPGxFB, R5F10TPJxFB (2/3)

| Pin Name | I/O Circuit Type | I/O | Recommended Connection of Unused Pins |
| :---: | :---: | :---: | :---: |
| P60/SCL11/TI20/TO20/INTP1 | 5-AH | I/O | Input: Independently connect to EVdD or EVss via a resistor. <br> Output: Leave open. |
| P61/SDA11/TI21/TO21/INTP3 | 5-BA |  |  |
| P62/TI27/TO27 | 5-AH |  |  |
| P63/TI26/TO26 | 5-BA |  |  |
| P64/RTC1HZ/TI11/TO11 | 5-AH |  |  |
| P65/TI25/TO25 |  |  |  |
| P66/TI24/TO24/PCL |  |  |  |
| P70/CRxD0/LRxD0/INTPLR0/TI03/TO03/ TOOLRXD | 5-BA |  | Input: Independently connect to EVdD or EVss via a resistor. |
| P71/CTxD0/LTxD0/TOOLTXD | 5-AH |  | Output: Leave open. |
| P72/ADTRG/SGOA/SEG1 | 17-W |  | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P73/SGO/SGOF/SEG0 |  |  |  |
| P74/SCK01/TI23/TO23/SEG26 |  |  |  |
| P75/PCL/SI01/TI22/TO22/SEG27 |  |  |  |
| P80/SM11/TI01/TO01/SEG32 | 17-W(2) |  | Input: Independently connect to SMVss via a resistor. Output: Leave open. |
| P81/SM12/TI03/TO03/SEG33 |  |  |  |
| P82/SM13/TI05/TO05/SEG34 |  |  |  |
| P83/SM14/ZPD14/TI07/TO07/SEG35 | 17-AE |  |  |
| P84/SM21/TI11/TO11/SEG36 | 17-W |  |  |
| P85/SM22/TI13/TO13/SEG37 |  |  |  |
| P86/SM23/TI15/TO15/SEG38 |  |  |  |
| P87/SM24/ZPD24/TI17/TO17/SEG39 | 17-AE |  |  |
| P90/SM31/TI21/TO21/SEG40 | 17-W |  | Input: Independently connect to SMVss via a resistor. Output: Leave open. |
| P91/SM32/TI23/TO23/SEG41 |  |  |  |
| P92/SM33/TI25/TO25/SGOA/SEG42 |  |  |  |
| $\begin{aligned} & \text { P93/SM34/ZPD34/TI27/TO27/SGO/SGOF/ } \\ & \text { SEG43 } \end{aligned}$ | 17-AE |  |  |
| P94/SM41/TI01/TO01/RTC1HZ/SEG44 | 17-W |  |  |
| P95/SM42/TI03/TO03/SEG45 |  |  |  |
| P96/SM43/TI05/TO05/SEG46 |  |  |  |
| P97/SM44/ZPD44/TI07/TO07/SEG47 | 17-AE |  |  |
| P121/X1 | 37-C | Input | Independently connect to VdD or Vss via a resistor. |
| P122/X2/EXCLK |  |  |  |
| P123/XT1 |  |  |  |
| P124/XT2 |  |  |  |
| P130 | 3-C | Output | Leave open. |
| P131/SO10/LTxD1/TI21/TO21 | 5-AH | I/O | Input: Independently connect to EVdD or EVss via a resistor. <br> Output: Leave open. |
| P132/SI10/LRxD1/INTPLR1/TI20/TO20 |  |  |  |
| P133/SCK10/TI22/TO22 |  |  |  |
| P134/SGOA/TI24/TO24 |  |  |  |
| P135/SGO/SGOF/TI26/TO26 | 5-BA |  |  |
| P136/TI00/TO00/SCL11/SEG48 | 17-W |  | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P137/INTP5 | 2-H | Input | Independently connect to Vdd or Vss via a resistor. |

Table 2-7. Connection of Unused Pins (9/15)
(d) R5F10DPExFB, R5F10DPFxFB, R5F10DPGxFB, R5F10TPJxFB (3/3)

| Pin Name | I/O Circuit Type | I/O | Recommended Connection of Unused Pins |
| :---: | :---: | :---: | :---: |
| P140/TI11/TO11 | 5-AH | I/O | Input: Independently connect to EVDD or EVss via a resistor. Output: Leave open. |
| P150/ANI8 | 11-Z |  | Independently connect to Vdd or Vss via a resistor. |
| COM0 to COM3 | 18-G | Output | Leave open |
| RESET | 2 | Input | Connect directly or via a resistor to VdD. |
| REGC | - | - | Connect to Vss via capacitor (0.47 to $1 \mu \mathrm{~F}$ ). |

Table 2-7. Connection of Unused Pins (10/15)
(e) R5F10DPJxFB (1/3)

| Pin Name | I/O Circuit Type | 1/O | Recommended Connection of Unused Pins |
| :---: | :---: | :---: | :---: |
| P00/TI00/TO00/CTxD0/SEG14 | 17-W | I/O | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P01/TI01/TO01/CRxD0/SEG15 | 17-AD |  |  |
| P02/SO00/TI02/TO02/TI12/TO12/SEG16 | 17-W |  |  |
| P03/SI00/TI03/TO03/TI13/TO13/SEG17 |  |  |  |
| $\begin{aligned} & \text { P04/SCK00/TI04/TO04/TI14/TO14/ } \\ & \text { SEG18 } \end{aligned}$ |  |  |  |
| P05/TI05/TO05/TI15/TO15/ SEG19 |  |  |  |
| P06/TI06/TO06/TI16/TO16/SEG20 |  |  |  |
| P07/TI07/TO07/TI17/TO17/SEG21 |  |  |  |
| $\begin{aligned} & \text { P10/LTxD1/SCK00/TI10/TO10/INTP4/ } \\ & \text { SEG31 } \end{aligned}$ | 17-AD |  |  |
| $\begin{aligned} & \text { P11/LRxD1/INTPLR1/SI00/TI11/TO11/ } \\ & \text { SEG30 } \end{aligned}$ |  |  |  |
| P12/SO00/TI12/TO12/INTP2/SEG29 | 17-W |  |  |
| P13/SO01/TI13/TO13/SEG25 |  |  |  |
| $\begin{aligned} & \text { P14/TI14/TO14/LRxD0/INTPLRO/ } \\ & \text { SEG24 } \end{aligned}$ |  |  |  |
| P15/TI15/TO15/LTxD0/RTC1HZ/SEG23 |  |  |  |
| P16/TI16/TO16/SEG22 |  |  |  |
| P17/TI17/TO17/INTP0/SEG28 | 17-AD |  |  |
| P20/AVREFP/ANIO | 11-AA |  | Input: Independently connect to VdD or Vss via a resistor. Output: Leave open. |
| P21/AVREFm/ANI1 |  |  |  |
| P22/ANI2 to P27/ANI7 | 11-Z |  |  |
| P30/TI20/TO20/SCL11/SEG6 | 17-W |  | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P31/TI21/TO21/SDA11/SEG7 | 17-AD |  |  |
| P32/TI22/TO22/SO00/SEG8 | 17-W |  |  |
| P33/TI23/TO23/SI00/SEG9 |  |  |  |
| P34/TI24/TO24/SCK00/SEG10 |  |  |  |
| P35/TI25/TO25/SEG11 |  |  |  |
| P36/TI26/TO26/SEG12 |  |  |  |
| P37/TI27/TO27/SEG13 |  |  |  |
| P40/TOOL0 | $5-\mathrm{AH}^{\text {Note }}$ |  | Input: Independently connect to EVDD or leave open. Output: Leave open. |
| P50/TI02/TO02/SDA11/SEG49 | 17-AD |  | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P51/TI04/TO04/SCK10/SEG50 |  |  |  |
| P52/TI06/TO06/SI10/SEG51 |  |  |  |
| P53/TI13/TO13/SO10/SEG52 | 17-W (1) |  |  |
| P54/TI14/TO14/SO01/SEG2 |  |  |  |
| P55/TI15/TO15/SI01/SEG3 | 17-AD |  |  |
| P56/TI16/TO16/SCK01/SEG4 |  |  |  |
| P57/TI17/TO17/SEG5 |  |  |  |

Note: Input NAND is Schmitt1. In only OCD mode, NOD can be selected

Table 2-7. Connection of Unused Pins (11/15)
(e) R5F10DPJxFB (2/3)

| Pin Name | I/O Circuit Type | I/O | Recommended Connection of Unused Pins |
| :---: | :---: | :---: | :---: |
| P60/SCL11/TI20/TO20/INTP1 | 5-AH | I/O | Input: Independently connect to EVDD or EVss via a resistor. <br> Output: Leave open. |
| P61/SDA11/TI21/TO21/INTP3 | 5-BA |  |  |
| P62/CTxD1/TI27/TO27 | 5-AH |  |  |
| P63/CRxD1/TI26/TO26 | 5-BA |  |  |
| P64/RTC1HZ/TI11/TO11 | 5-AH |  |  |
| P65/TI25/TO25 |  |  |  |
| P66/TI24/TO24/PCL |  |  |  |
| P70/CRxD0/LRxD0/INTPLR0/TI03/TO03/ TOOLRXD | 5-BA |  | Input: Independently connect to EVDD or EVss via a resistor. |
| P71/CTxD0/LTxD0/TOOLTXD | 5-AH |  | Output: Leave open. |
| P72/ADTRG/SGOA/SEG1 | 17-W |  | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P73/SGO/SGOF/SEG0 |  |  |  |
| P74/SCK01/TI23/TO23/SEG26 |  |  |  |
| P75/PCL/SI01/TI22/TO22/SEG27 |  |  |  |
| P80/SM11/TI01/TO01/SEG32 | 17-W |  | Input: Independently connect to SMVss via a resistor. Output: Leave open. |
| P81/SM12/TI03/TO03/SEG33 |  |  |  |
| P82/SM13/TI05/TO05/SEG34 |  |  |  |
| P83/SM14/ZPD14/TI07/TO07/SEG35 | 17-AE |  |  |
| P84/SM21/TI11/TO11/SEG36 | 17-W |  |  |
| P85/SM22/TI13/TO13/SEG37 |  |  |  |
| P86/SM23/TI15/TO15/SEG38 |  |  |  |
| P87/SM24/ZPD24/TI17/TO17/SEG39 | 17-AE |  |  |
| P90/SM31/TI21/TO21/SEG40 | 17-W |  | Input: Independently connect to SMVss via a resistor. Output: Leave open. |
| P91/SM32/TI23/TO23/SEG41 |  |  |  |
| P92/SM33/TI25/TO25/SGOA/SEG42 |  |  |  |
| $\begin{aligned} & \text { P93/SM34/ZPD34/TI27/TO27/SGO/SGOF/ } \\ & \text { SEG43 } \end{aligned}$ | 17-AE |  |  |
| P94/SM41/TI01/TO01/RTC1HZ/SEG44 | 17-W |  |  |
| P95/SM42/TI03/TO03/SEG45 |  |  |  |
| P96/SM43/TI05/TO05/SEG46 |  |  |  |
| P97/SM44/ZPD44/TI07/TO07/SEG47 | 17-AE |  |  |
| P121/X1 | 37-C | Input | Independently connect to VDD or Vss via a resistor. |
| P122/X2/EXCLK |  |  |  |
| P123/XT1 |  |  |  |
| P124/XT2 |  |  |  |
| P130 | 3-C | Output | Leave open. |
| P131/SO10/LTxD1/TI21/TO21 | 5-AH | I/O | Input: Independently connect to EVDD or EVss via a resistor. <br> Output: Leave open. |
| P132/SI10/LRxD1/INTPLR1/TI20/TO20 |  |  |  |
| P133/SCK10/TI22/TO22 |  |  |  |
| P134/SGOA/CTxD1/TI24/TO24 |  |  |  |
| P135/SGO/SGOF/CRxD1/TI26/TO26 | 5-BA |  |  |
| P136/TI00/TO00/SCL11/SEG48 | 17-W |  | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P137/INTP5 | 2-H | Input | Independently connect to Vdd or Vss via a resistor. |

Table 2-7. Connection of Unused Pins (12/15)
(e) R5F10DPJxFB (3/3)

| Pin Name | I/O Circuit Type | I/O | Recommended Connection of Unused Pins |
| :--- | :--- | :--- | :--- |
| P140/TI11/TO11 | $5-\mathrm{AH}$ | I/O | Input: Independently connect to EVDD or EVss via a resistor. <br> Output: Leave open. |
|  |  |  | Independently connect to VdD or Vss via a resistor. |
| P150/ANI8 | $11-\mathrm{Z}$ | Output | Leave open |
| COM0 to COM3 | $18-\mathrm{G}$ | Input | Connect directly or via a resistor to VDD. |
| RESET | 2 | - | Connect to Vss via capacitor (0.47 to $1 \mu \mathrm{~F})$. |
| REGC |  | - |  |

Table 2-7. Connection of Unused Pins (13/15)
(f) R5F10DSJxFB, R5F10DSKxFB, R5F10DSLxFB (1/3)


Note: Input NAND is Schmitt1. In only OCD mode, NOD can be selected

Table 2-7. Connection of Unused Pins (14/15)
(f) R5F10DSJxFB, R5F10DSKxFB, R5F10DSLxFB (2/3)

| Pin Name | I/O Circuit Type | I/O | Recommended Connection of Unused Pins |
| :---: | :---: | :---: | :---: |
| P53/TI13/TO13/SO10/SEG52 | 17-W (1) | I/O | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P54/TI14/TO14/SO01/SEG2 |  |  |  |
| P55/TI15/TO15/SI01/SEG3 | 17-AD |  |  |
| P56/TI16/TO16/SCK01/SEG4 |  |  |  |
| P57/TI17/TO17/SEG5 |  |  |  |
| P60/SCL11/TI20/TO20/INTP1 | 5-AH | I/O | Input: Independently connect to EVdD or EVss via a resistor. <br> Output: Leave open. |
| P61/SDA11/TI21/TO21/INTP3 | 5-BA |  |  |
| P62/CTxD1/TI27/TO27 | 5-AH |  |  |
| P63/CRxD1/TI26/TO26 | 5-BA |  |  |
| P64/RTC1HZ/TI11/TO11 | 5-AH |  |  |
| P65/TI25/TO25 |  |  |  |
| P66/TI24/TO24/PCL |  |  |  |
| P70/CRxD0/LRxD0/INTPLR0/TI03/TO03/TOOLRxD | 5-BA |  | Input: Independently connect to EVdD or EVss via a resistor. <br> Output: Leave open. |
| P71/CTxD0/LTxD0/TOOLTxD | 5-AH |  |  |
| P72/SGOA/ADTRG/SEG1 | 17-W |  | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P73/SGO/SGOF/SEG0 |  |  |  |
| P74/SCK01/TI23/TO23/SEG26 |  |  |  |
| P75/SI01/TI22/TO22/SEG27/PCL |  |  |  |
| P80/SM11/TI01/TO01/SEG32 | 17-W |  | Input: Independently connect to SMVss via a resistor. <br> Output: Leave open. |
| P81/SM12/TI03/TO03/SEG33 |  |  |  |
| P82/SM13/TI05/TO05/SEG34 |  |  |  |
| P83/SM14/ZPD14/TI07/TO07/SEG35 | 17-AE |  |  |
| P84/SM21/TI11/TO11/SEG36 | 17-W |  |  |
| P85/SM22/TI13/TO13/SEG37 |  |  |  |
| P86/SM23/TI15/TO15/SEG38 |  |  |  |
| P87/SM24/ZPD24/T117/TO17/SEG39 | 17-AE |  |  |
| P90/SM31/TI21/TO21/SEG40 | 17-W |  | Input: Independently connect to SMVss via a resistor. <br> Output: Leave open. |
| P91/SM32/TI23/TO23/SEG41 |  |  |  |
| P92/SM33/SGOA/TI25/TO25/SEG42 |  |  |  |
| P93/SM34/ZPD34/SGO/SGOF/TI27/TO27/SEG43 | 17-AE |  |  |
| P94/SM41/RTC1HZ/TI01/TO01/SEG44 | 17-W |  |  |
| P95/SM42/TI03/TO03/SEG45 |  |  |  |
| P96/SM43/TI05/TO05/SEG46 |  |  |  |
| P97/SM44/ZPD44/TI07/TO07/SEG47 | 17-AE |  |  |
| P100/TI24/TO24/SEG36 | 17-W (1) |  | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P101/TI25/TO25/SEG37 |  |  |  |
| P102/TI26/TO26/SEG38 |  |  |  |
| P103/TI27/TO27/SEG39 |  |  |  |
| P104/TI01/TO01/SEG44 |  |  |  |
| P105/TI02/TO02/SEG45 |  |  |  |
| P106/TI05/TO05/SEG46 |  |  |  |
| P107/TI06/TO06/SEG47 |  |  |  |

Table 2-7. Connection of Unused Pins (15/15)
(f) R5F10DSJxFB, R5F10DSKxFB, R5F10DSLxFB (3/3)

| Pin Name | I/O Circuit Type | I/O | Recommended Connection of Unused Pins |
| :---: | :---: | :---: | :---: |
| P110/DBD0/SCK00/TI00/TO00/SEG35 | 17-AD | I/O | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P111/DBD1/SI00/RxD0/TI02/TO02/SEG34 |  |  |  |
| P112/DBD2/SO00/TxD0/TI04/TO04/SEG33 |  |  |  |
| P113/DBD3/TI06/TO06/SEG32 |  |  |  |
| P114/DBD4/TI07/TO07/SEG31 |  |  |  |
| P115/DBD5/TI10/TO10/SEG30 |  |  |  |
| P116/DBD6/TI12/TO12/SEG29 |  |  |  |
| P117/DBD7/TI20/TO20/SEG28 |  |  |  |
| P121/X1 | 37-C | Input | Independently connect to VdD or Vss via a resistor. |
| P122/X2/EXCLK |  |  |  |
| P123/XT1 |  |  |  |
| P124/XT2 |  |  |  |
| P125/TI12/TO12/SEG25 | 17-W (1) | I/O | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P126/TI14/TO14/SEG24 |  |  |  |
| P127/TI16/TO16/SEG23 |  |  |  |
| P130/RESOUT | 3-C | Output | Leave open. |
| P131/SO10/LTxD1/TI21/TO21 | 5-AH | I/O | Input: Independently connect to EVDD or EVss via a resistor. <br> Output: Leave open. |
| P132/SI10/LRxD1/INTPLR1/TI20/TO20 |  |  |  |
| P133/SCK10/TI22/TO22 |  |  |  |
| P134/SGOA/CTxD1/TI24/TO24 |  |  |  |
| P135/SGO/SGOF/CRxD1/TI26/TO26 | 5-BA |  |  |
| P136/TI00/TO00/SCL11/SEG48 | 17-W |  | Input: Independently connect to EVss via a resistor. Output: Leave open. |
| P137/INTP5 | 2-H | Input | Independently connect to Vdd or Vss via a resistor. |
| P140/TI11/TO11 | 5-AH | I/O | Input: Independently connect to EVdD or EVss via a resistor. <br> Output: Leave open. |
| P150/ANI8 | 11-Z |  | Input: Independently connect to Vdd or Vss via a resistor. <br> Output: Leave open. |
| P151/ANI9 |  |  |  |
| P152/ANI10 |  |  |  |
| COM0 to COM3 | 18-G | Output | Leave open |
| RESET | 2 | Input | Connect directly or via a resistor to VdD. |
| REGC | - | - | Connect to Vss via capacitor (0.47 to $1 \mu \mathrm{~F}$ ). |

Figure 2-1. Pin I/O Circuit List (1/3)


Figure 2-1. Pin I/O Circuit List (2/3)

| Type11-AA | Type17-W EVDD/SMVDD |
| :---: | :---: |
|  |  |
| Type17-AD EVDD | Type17-AE SMVDD |
|  |  |

Figure 2-1. Pin I/O Circuit List (3/3)
Type18-G

## CHAPTER 3 CPU ARCHITECTURE

### 3.1 Memory Space

Products in the RL78/D1A can access a 1 MB memory space. Figures $3-1$ to $3-9$ show the memory maps.

Figure 3-1. Memory Map (R5F10CGBxFB)


Notes 1. Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.
2. Instructions can be executed from the RAM area excluding the general-purpose register area.
3. When boot swap is not used: Set the option bytes to 000 COH to 000 C 3 H , and the on-chip debug security IDs to 000 C 4 H to 000 CDH .

When boot swap is used: Set the option bytes to 000 COH to 000 C 3 H and 020 COH to 020 C 3 H , and the on-chip debug security IDs to 000C4H to 000CDH and 020C4H to 020CDH.
4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 29.6 Security Setting).

Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS $=0$ ), be sure to initialize the used RAM area +10 bytes.

Figure 3-2. Memory Map (R5F10CGCxFB, R5F10DGCxFB)


Notes 1. Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.
2. Instructions can be executed from the RAM area excluding the general-purpose register area.
3. When boot swap is not used: Set the option bytes to 000 COH to 000 C 3 H , and the on-chip debug security IDs to 000 C 4 H to 000 CDH .

When boot swap is used: Set the option bytes to 000 COH to 000 C 3 H and 020 COH to 020 C 3 H , and the on-chip debug security IDs to 000C4H to 000CDH and 020C4H to 020CDH.
4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 29.6 Security Setting).

Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS $=0$ ), be sure to initialize the used RAM area +10 bytes.

Figure 3-3. Memory Map (R5F10CGDxFB, R5F10DGDxFB, R5F10CLDxFB, R5F10DLDxFB, R5F10CMDxFB, R5F10DMDxFB)


Notes 1. Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.
2. Instructions can be executed from the RAM area excluding the general-purpose register area.
3. When boot swap is not used: Set the option bytes to 000 COH to 000 C 3 H , and the on-chip debug security IDs to 000C4H to 000CDH.
When boot swap is used: Set the option bytes to 000 COH to 000 C 3 H and 020 COH to 020 C 3 H , and the on-chip debug security IDs to 000 C 4 H to 000 CDH and 020 C 4 H to 020 CDH .
4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 29.6 Security Setting)

Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS $=0$ ), be sure to initialize the used RAM area + 10 bytes.

Figure 3-4. Memory Map (R5F10DGExFB, R5F10DLExFB, R5F10CMExFB, R5F10DMExFB, R5F10DPExFB)


Notes 1. Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.
2. Instructions can be executed from the RAM area excluding the general-purpose register area.
3. When boot swap is not used: Set the option bytes to 000 COH to 000 C 3 H , and the on-chip debug security IDs to 000 C 4 H to 000 CDH and 020 C 4 H to 020 CDH .
4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 29.6 Security Setting).

## Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS

 $=0$ ), be sure to initialize the used RAM area +10 bytes.Figure 3-5. Memory Map (R5F10DMFxFB, R5F10DPFxFB)


Notes 1. Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.
2. Instructions can be executed from the RAM area excluding the general-purpose register area.
3. When boot swap is not used: Set the option bytes to 000 COH to 000 C 3 H , and the on-chip debug security IDs to 000 C 4 H to 000 CDH .
When boot swap is used: Set the option bytes to 000 COH to 000 C 3 H and 020 C 0 H to 020 C 3 H , and the on-chip debug security IDs to 000C4H to 000CDH and 020C4H to 020CDH.
4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 29.6 Security Setting).

## Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS $=0$ ), be sure to initialize the used RAM area +10 bytes.

Figure 3-6. Memory Map (R5F10DMGxFB, R5F10DPGxFB)


Notes 1. Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.
2. Instructions can be executed from the RAM area excluding the general-purpose register area.
3. When boot swap is not used: Set the option bytes to 000 COH to 000 C 3 H , and the on-chip debug security IDs to 000 C 4 H to 000 CDH .
When boot swap is used: Set the option bytes to 000 COH to 000 C 3 H and 020 COH to 020 C 3 H , and the on-chip debug security IDs to 000C4H to 000CDH and 020C4H to 020CDH.
4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 29.6 Security Setting).

## Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS

 $=0$ ), be sure to initialize the used RAM area +10 bytes.Figure 3-7. Memory Map (R5F10DMJxFB, R5F10TPJxFB, R5F10DPJxFB, R5F10DSJxFB)


Notes 1. Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.
2. Instructions can be executed from the RAM area excluding the general-purpose register area.
3. When boot swap is not used: Set the option bytes to 000 COH to 000 C 3 H , and the on-chip debug security IDs to 000C4H to 000CDH.

When boot swap is used: Set the option bytes to 000 COH to 000 C 3 H and 020 COH to 020 C 3 H , and the on-chip debug security IDs to 000 C 4 H to 000 CDH and 020 C 4 H to 020 CDH .
4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 29.6 Security Setting).

Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS $=0$ ), be sure to initialize the used RAM area +10 bytes.

Figure3-8. Memory Map (R5F10DSKxFB, R5F10DPKxFB)


Notes 1. Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.
2. Instructions can be executed from the RAM area excluding the general-purpose register area.
3. When boot swap is not used: Set the option bytes to 000 COH to 000 C 3 H , and the on-chip debug security IDs to 000C4H to 000CDH.

When boot swap is used: Set the option bytes to 000 COH to 000 C 3 H and 020 COH to 020 C 3 H , and the on-chip debug security IDs to 000 C 4 H to 000 CDH and 020 C 4 H to 020 CDH .
4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 29.6 Security Setting).

## Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS $=0$ ), be sure to initialize the used RAM area +10 bytes.

Figure 3-9. Memory Map (R5F10DSLxFB, R5F10DPLxFB)


Notes 1. Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.
2. Instructions can be executed from the RAM area excluding the general-purpose register area.
3. When boot swap is not used: Set the option bytes to 000 COH to 000 C 3 H , and the on-chip debug security IDs to 000C4H to 000CDH.

When boot swap is used: Set the option bytes to 000 COH to 000 C 3 H and 020 COH to 020 C 3 H , and the on-chip debug security IDs to 000 C 4 H to 000 CDH and 020 C 4 H to 020 CDH .
4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 29.6 Security Setting).

## Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS $=0$ ), be sure to initialize the used RAM area +10 bytes.

Remark The flash memory is divided into blocks (one block $=1 \mathrm{~KB}$ ). For the address values and block numbers, see
Table 3-1. Correspondence Between Address Values and Block Numbers in Flash Memory.


Correspondence between the address values and block numbers in the flash memory are shown below.

Table 3-1. Correspondence between Address Values and Block Numbers in Flash Memory (1/4)

| Address Value | Block <br> Number | Address Value | Block <br> Number | Address Value | Block <br> Number | Address Value | Block <br> Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00000H to 003FFH | 000H | 08000H to 083FFH | 020H | 10000 H to 103FFH | 040H | 18000 H to 183FFH | 060H |
| 00400H to 007FFH | 001H | 08400H to 087FFH | 021H | 10400H to 107FFH | 041H | 18400 H to 187FFH | 061H |
| 00800H to 00BFFH | 002H | 08800 H to 08BFFH | 022H | 10800H to 10BFFH | 042H | 18800 H to 18BFFH | 062H |
| 00C00H to 00FFFFH | 003H | 08C00H to 08FFFH | 023H | 10 COOH to 10FFFH | 043H | 18 CO 0 H to 18FFFH | 063H |
| 01000 H to 013FFH | 004H | 09000H to 093FFH | 024H | 11000 H to 113FFH | 044H | 19000 H to 193FFH | 064H |
| 01400H to 017FFH | 005H | 09400H to 097FFH | 025H | 11400 H to 117FFH | 045H | 19400H to 197FFH | 065H |
| 01800H to 01BFFH | 006H | 09800H to 09BFFH | 026H | 11800 H to 11BFFH | 046H | 19800H to 19BFFH | 066H |
| 01C00H to 01FFFH | 007H | 09C00H to 09FFFH | 027H | 11 COOH to 11FFFH | 047H | 19 COOH to 19FFFH | 067H |
| 02000H to 023FFH | 008H | OA000H to 0A3FFH | 028H | 12000 H to 123FFH | 048H | 1 A 000 H to 1A3FFH | 068H |
| 02400H to 027FFH | 009H | OA400H to 0A7FFH | 029H | 12400 H to 127FFH | 049H | 1 A 400 H to 1A7FFH | 069H |
| 02800H to 02BFFH | 00AH | 0A800H to OABFFH | 02AH | 12800 H to 12BFFH | 04AH | 1 A 000 H to 1ABFFH | 06AH |
| 02C00H to 02FFFH | 00BH | 0 ACOOH to OAFFFH | 02BH | 12 COOH to 12 FFFH | 04BH | 1 ACOOH to 1AFFFH | 06BH |
| 03000 H to 033FFH | 00CH | OB000H to 0B3FFH | 02CH | 13000 H to 133FFH | 04CH | $1 \mathrm{B000H}$ to 1B3FFH | 06CH |
| 03400H to 037FFH | 00DH | OB400H to 0B7FFH | 02DH | 13400 H to 137FFH | 04DH | 1 B 400 H to 1B7FFH | 06DH |
| 03800H to 03BFFH | O0EH | OB800H to 0BBFFH | 02EH | 13800 H to 13BFFH | 04EH | $1 \mathrm{B800H}$ to 1BBFFH | 06EH |
| 03C00H to 03FFFH | 00FH | OBCOOH to OBFFFH | 02FH | 13 COOH to 13FFFH | 04FH | 1 BCOOH to 1BFFFH | 06FH |
| 04000H to 043FFH | 010H | 0 C 000 H to 0C3FFH | 030H | 14000 H to 143FFH | 050H | $1 \mathrm{C000H}$ to 1-3FFH | 070H |
| 04400H to 047FFH | 011H | 0C400H to 0C7FFH | 031H | 14400 H to 147FFH | 051H | 1 C 400 H to 1C7FFH | 071H |
| 04800H to 04BFFH | 012H | 0C800H to 0CBFFH | 032H | 14800 H to 14BFFH | 052H | $1 \mathrm{C800H}$ to 1 CBFFH | 072H |
| 04C00H to 04FFFH | 013H | OCCOOH to OCFFFH | 033H | 14 COOH to 14 FFFH | 053H | 1 CCOOH to 1CFFFH | 073H |
| 05000H to 053FFH | 014H | OD000H to OD3FFH | 034H | 15000 H to 153 FFH | 054H | 1D000H to 1D3FFH | 074H |
| 05400H to 057FFH | 015H | 0D400H to 0D7FFH | 035H | 15400 H to 157FFH | 055H | 1D400H to 1D7FFH | 075H |
| 05800H to 05BFFH | 016H | OD800H to ODBFFH | 036H | 15800 H to 15BFFH | 056H | 1D800H to 1DBFFH | 076H |
| 05C00H to 05FFFH | 017H | ODCOOH to ODFFFH | 037H | 15 COOH to 15FFFH | 057H | 1DCOOH to 1DFFFH | 077H |
| 06000H to 063FFH | 018H | OE000H to 0E3FFH | 038H | 16000 H to 163FFH | 058H | 1 E 000 H to 1E3FFH | 078H |
| 06400H to 067FFH | 019H | 0E400H to 0E7FFH | 039H | 16400 H to 167FFH | 059H | 1 E 400 H to 1E7FFH | 079H |
| 06800H to 06BFFH | 01AH | 0E800H to 0EBFFH | 03AH | 16800 H to 16BFFH | 05AH | 1E800H to 1EBFFH | 07AH |
| 06C00H to 06FFFH | 01BH | OECOOH to OEFFFFH | 03BH | 16 COOH to 16FFFH | 05BH | 1 ECOOH to 1EFFFH | 07BH |
| 07000H to 073FFH | 01CH | OF000H to 0F3FFH | 03CH | 17000 H to 173FFH | 05CH | 1F000H to 1F3FFH | 07CH |
| 07400H to 077FFH | 01DH | 0F400H to 0F7FFH | 03DH | 17400 H to 177FFH | 05DH | 1F400H to 1F7FFH | 07DH |
| 07800H to 07BFFH | 01EH | 0F800H to 0FBFFH | 03EH | 17800 H to 17BFFH | 05EH | 1 F 800 H to 1FBFFH | 07EH |
| 07 COOH to 07FFFH | 01FH | OFCOOH to OFFFFH | 03FH | 17 COOH to 17FFFH | 05FH | 1 FCOOH to 1FFFFH | 07FH |

Table 3-1. Correspondence between Address Values and Block Numbers in Flash Memory (2/4)

| Address Value | Block | Address Value | Block | Address Value | Block | Address Value |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Number |  |  |  |  |  |  |$|$

Table 3-1. Correspondence between Address Values and Block Numbers in Flash Memory (3/4)

| Address Value | Block <br> Number | Address Value | Block <br> Number | Address Value | Block <br> Number | Address Value | Block <br> Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 40000H-403FFH | 100H | 48000H-483FFH | 120H | 50000H-503FFH | 140H | 58000H-583FFH | 160H |
| 40400H-407FFH | 101H | 48400H-487FFH | 121H | 50400H-507FFH | 141H | 58400H-587FFH | 161H |
| 40800H-40BFFH | 102H | 48800H-48BFFH | 122H | 50800H-50BFFH | 142H | 58800H-58BFFH | 162H |
| 40C00H-40FFFH | 103H | 48C00H-48FFFH | 123H | 50C00H-50FFFH | 143H | 58C00H-58FFFH | 163H |
| 41000H-413FFH | 104H | 49000H-493FFH | 124H | 51000H-513FFH | 144H | 59000H-593FFH | 164H |
| 41400H-417FFH | 105H | 49400H-497FFH | 125H | 51400H-517FFH | 145H | 59400H-597FFH | 165H |
| 41800H-41BFFH | 106H | 49800H-49BFFH | 126H | 51800H-51BFFH | 146H | 59800H-59BFFH | 166H |
| 41C00H-41FFFH | 107H | 49C00H-49FFFH | 127H | $51 \mathrm{COOH}-51 \mathrm{FFFH}$ | 147H | $59 \mathrm{COOH}-59 \mathrm{FFFH}$ | 167H |
| 42000H-423FFH | 108H | 4A000H-4A3FFH | 128H | 52000H-523FFH | 148H | 5A000H-5A3FFH | 168 H |
| 42400H-427FFH | 109H | 4A400H-4A7FFH | 129H | 52400H-527FFH | 149H | 5A400H-5A7FFH | 169H |
| 42800H-42BFFH | 10AH | 4A800H-4ABFFH | 12AH | 52800H-52BFFH | 14AH | 5A800H-5ABFFH | 16AH |
| 42C00H-42FFFH | 10BH | 4ACOOH-4AFFFH | 12BH | $52 \mathrm{COOH}-52 \mathrm{FFFH}$ | 14BH | 5AC00H-5AFFFH | 16BH |
| 43000H-433FFH | 10 CH | 4B000H-4B3FFH | 12CH | 53000H-533FFH | 14CH | 5B000H-5B3FFH | 16 CH |
| 43400H-437FFH | 10DH | 4B400H-4B7FFH | 12DH | 53400H-537FFH | 14DH | 5B400H-5B7FFH | 16DH |
| 43800H-43BFFH | 10EH | 4B800H-4BBFFH | 12EH | 53800H-53BFFH | 14EH | 5B800H-5BBFFH | 16EH |
| 43C00H-43FFFH | 10FH | 4BCOOH-4BFFFH | 12FH | 53C00H-53FFFH | 14FH | 5BCOOH-5BFFFH | 16FH |
| 44000H-443FFH | 110H | 4C000H-4C3FFH | 130 H | 54000H-543FFH | 150H | 5C000H-5C3FFH | 170 H |
| 44400H-447FFH | 111H | 4C400H-4C7FFH | 131H | 54400H-547FFH | 151H | 5C400H-5C7FFH | 171H |
| 44800H-44BFFH | 112 H | 4C800H-4CBFFH | 132H | 54800H-54BFFH | 152H | 5C800H-5CBFFH | 172H |
| 44C00H-44FFFH | 113H | 4CCOOH-4CFFFH | 133H | $54 \mathrm{COOH}-54 \mathrm{FFFH}$ | 153H | $5 \mathrm{CCOOH}-5 \mathrm{CFFFH}$ | 173H |
| 45000H-453FFH | 114H | 4D000H-4D3FFH | 134H | 55000H-553FFH | 154H | 5D000H-5D3FFH | 174H |
| 45400H-457FFH | 115H | 4D400H-4D7FFH | 135H | 55400H-557FFH | 155H | 5D400H-5D7FFH | 175H |
| 45800H-45BFFH | 116H | 4D800H-4DBFFH | 136H | 55800H-55BFFH | 156H | 5D800H-5DBFFH | 176H |
| 45C00H-45FFFH | 117H | 4DCOOH-4DFFFH | 137H | 55C00H-55FFFH | 157H | 5DC00H-5DFFFH | 177H |
| 46000H-463FFH | 118H | 4E000H-4E3FFH | 138H | 56000H-563FFH | 158H | 5E000H-5E3FFH | 178H |
| 46400H-467FFH | 119H | 4E400H-4E7FFH | 139H | 56400H-567FFH | 159H | 5E400H-5E7FFH | 179H |
| 46800H-46BFFH | 11AH | 4E800H-4EBFFH | 13AH | 56800H-56BFFH | 15AH | 5E800H-5EBFFH | 17AH |
| 46C00H-46FFFH | 11BH | 4ECOOH-4EFFFH | 13BH | 56C00H-56FFFH | 15BH | 5EC00H-5EFFFH | 17BH |
| 47000H-473FFH | 11 CH | 4F000H-4F3FFH | 13CH | 57000H-573FFH | 15CH | 5F000H-5F3FFH | 17CH |
| 47400H-477FFH | 11DH | 4F400H-4F7FFH | 13DH | 57400H-577FFH | 15DH | 5F400H-5F7FFH | 17DH |
| 47800H-47BFFH | 11EH | 4F800H-4FBFFH | 13EH | 57800H-57BFFH | 15EH | 5F800H-5FBFFH | 17EH |
| 47C00H-47FFFH | 11FH | 4FCOOH-4FFFFH | 13FH | $57 \mathrm{COOH}-57 \mathrm{FFFH}$ | 15FH | 5FC00H-5FFFFH | 17FH |

Table 3-1. Correspondence between Address Values and Block Numbers in Flash Memory (4/4)

| Address Value | Block <br> Number | Address Value | Block <br> Number | Address Value | Block <br> Number | Address Value | Block <br> Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 60000H-603FFH | 180H | 68000H-683FFH | 1 AOH | 70000H-703FFH | 1 COH | 78000H-783FFH | 1E0H |
| 60400H-607FFH | 181H | 68400H-687FFH | 1A1H | 70400H-707FFH | 1C1H | 78400H-787FFH | 1E1H |
| 60800H-60BFFH | 182H | 68800H-68BFFH | 1A2H | 70800H-70BFFH | 1C2H | 78800H-78BFFH | 1E2H |
| 60C00H-60FFFH | 183H | 68C00H-68FFFH | 1A3H | 70C00H-70FFFH | 1C3H | 78C00H-78FFFH | 1E3H |
| 61000H-613FFH | 184H | 69000H-693FFH | 1A4H | 71000H-713FFH | 1C4H | 79000H-793FFH | 1E4H |
| 61400H-617FFH | 185H | 69400H-697FFH | 1A5H | 71400H-717FFH | 1C5H | 79400H-797FFH | 1E5H |
| 61800H-61BFFH | 186H | 69800H-69BFFH | 1A6H | 71800H-71BFFH | 1C6H | 79800H-79BFFH | 1E6H |
| 61C00H-61FFFH | 187H | 69C00H-69FFFH | 1A7H | 71C00H-71FFFH | 1C7H | 79C00H-79FFFH | 1E7H |
| 62000H-623FFH | 188H | 6A000H-6A3FFH | 1A8H | 72000H-723FFH | 1C8H | 7A000H-7A3FFH | 1E8H |
| 62400H-627FFH | 189H | 6A400H-6A7FFH | 1A9H | 72400H-727FFH | 1-9H | 7A400H-7A7FFH | 1E9H |
| 62800H-62BFFH | 18AH | 6A800H-6ABFFH | 1AAH | 72800H-72BFFH | 1СAH | 7A800H-7ABFFH | 1EAH |
| 62C00H-62FFFH | 18BH | 6AC00H-6AFFFH | 1ABH | 72C00H-72FFFH | 1СBH | 7AC00H-7AFFFH | 1EBH |
| 63000H-633FFH | 18CH | 6B000H-6B3FFH | 1 ACH | 73000H-733FFH | 1 CCH | 7B000H-7B3FFH | 1ECH |
| 63400H-637FFH | 18DH | 6B400H-6B7FFH | 1ADH | 73400H-737FFH | 1CDH | 7B400H-7B7FFH | 1EDH |
| 63800H-63BFFH | 18EH | 6B800H-6BBFFH | 1AEH | 73800H-73BFFH | 1CEH | 7B800H-7BBFFH | 1EEH |
| 63C00H-63FFFH | 18FH | 6BC00H-6BFFFH | 1AFH | 73C00H-73FFFH | 1CFH | 7BCOOH-7BFFFH | 1EFH |
| 64000H-643FFH | 190H | 6C000H-6C3FFH | 1B0H | 74000H-743FFH | 1D0H | 7C000H-7C3FFH | 1FOH |
| 64400H-647FFH | 191H | 6C400H-6C7FFH | 1B1H | 74400H-747FFH | 1D1H | 7C400H-7C7FFH | 1F1H |
| 64800H-64BFFH | 192H | 6C800H-6CBFFH | 1B2H | 74800H-74BFFH | 1D2H | 7C800H-7CBFFH | 1F2H |
| 64C00H-64FFFH | 193H | 6CCOOH-6CFFFH | 1B3H | 74C00H-74FFFH | 1D3H | 7CCOOH-7CFFFH | 1F3H |
| 65000H-653FFH | 194H | 6D000H-6D3FFH | 1B4H | 75000H-753FFH | 1D4H | 7D000H-7D3FFH | 1F4H |
| 65400H-657FFH | 195H | 6D400H-6D7FFH | 1B5H | 75400H-757FFH | 1D5H | 7D400H-7D7FFH | 1F5H |
| 65800H-65BFFH | 196H | 6D800H-6DBFFH | 1B6H | 75800H-75BFFH | 1D6H | 7D800H-7DBFFH | 1F6H |
| $65 \mathrm{COOH}-65 \mathrm{FFFH}$ | 197H | 6DC00H-6DFFFH | 1B7H | 75C00H-75FFFH | 1D7H | 7DCOOH-7DFFFH | 1F7H |
| 66000H-663FFH | 198H | 6E000H-6E3FFH | 1B8H | 76000H-763FFH | 1D8H | 7E000H-7E3FFH | 1F8H |
| 66400H-667FFH | 199H | 6E400H-6E7FFH | 189H | 76400H-767FFH | 1D9H | 7E400H-7E7FFH | 1F9H |
| 66800H-66BFFH | 19AH | 6E800H-6EBFFH | 1BAH | 76800H-76BFFH | 1DAH | 7E800H-7EBFFH | 1FAH |
| 66C00H-66FFFH | 19BH | 6EC00H-6EFFFH | 1BBH | 76C00H-76FFFH | 1DBH | 7ECOOH-7EFFFH | 1FBH |
| 67000H-673FFH | 19CH | 6F000H-6F3FFH | 1 BCH | 77000H-773FFH | 1DCH | 7F000H-7F3FFH | 1FCH |
| 67400H-677FFH | 19DH | 6F400H-6F7FFH | 1BDH | 77400H-777FFH | 1DDH | 7F400H-7F7FFH | 1FDH |
| 67800H-67BFFH | 19EH | 6F800H-6FBFFH | 1BEH | 77800H-77BFFH | 1DEH | 7F800H-7FBFFH | 1FEH |
| 67C00H-67FFFH | 19FH | 6FCOOH-6FFFFH | 1BFH | 77C00H-77FFFH | 1DFH | 7FCOOH-7FFFFH | 1FFH |

### 3.1.1 Internal program memory space

The internal program memory space stores the program and table data.
The RL78/D1A products incorporate internal ROM (flash memory), as shown below.
Table 3-2. Internal ROM Capacity

| Part Number | Internal ROM |  |
| :---: | :---: | :---: |
|  | Structure | Capacity |
| R5F10CGBxFB | Flash memory | $24576 \times 8$ bits (00000H to 05FFFH) |
| R5F10CGCxFB, R5F10DGCxFB |  | $32768 \times 8$ bits (00000H to 07FFFH) |
| R5F10CGDxFB, R5F10DGDxFB, R5F10CLDxFB, R5F10DLDxFB, R5F10CMDxFB, R5F10DMDxFB |  | $49152 \times 8$ bits (00000H to OBFFFH) |
| R5F10DGExFB, R5F10DLExFB, R5F10CMExFB, R5F10DMExFB, R5F10DPExFB |  | $65536 \times 8$ bits (00000H to OFFFFH) |
| R5F10DMFxFB, R5F10DPFxFB |  | $98304 \times 8$ bits (00000H to 17FFFH) |
| R5F10DMGxFB, R5F10DPGxFB |  | $131072 \times 8$ bits ( 00000 H to 1FFFFH) |
| R5F10DMJxFB, R5F10TPJxFB, R5F10DPJxFB, R5F10DSJxFB |  | $262144 \times 8$ bits ( 00000 H to 3FFFFH) |
| R5F10DSKxFB, R5F10DPKxFB |  | $393216 \times 8$ bits ( 00000 H to 5FFFFH) |
| R5F10DSLxFB, R5F10DPLxFB |  | $524288 \times 8$ bits ( 00000 H to 7FFFFH) |

The internal program memory space is divided into the following areas.

## (1) Vector table area

The 128 -byte area 00000 H to 0007 FH is reserved as a vector table area. The program start addresses for branch upon reset or generation of each interrupt request are stored in the vector table area. Furthermore, the interrupt jump address is a 64 K address of 00000 H to $0 F F F F H$, because the vector code is assumed to be 2 bytes.
Of the 16 -bit address, the lower 8 bits are stored at even addresses and the higher 8 bits are stored at odd addresses. To use the boot swap function, set a vector table also at 02000H to 0207FH.

Table 3-3. Vector Table (1/2)

| Vector <br> Table Address | Interrupt Source | 48-pin |  | 64-pin |  | 80-pin |  | 100-pin |  | 128-pin <br> $\times$ <br> 0 <br> 0 <br> $\underset{\sim}{1}$ <br>  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \times \\ & \text { X } \\ & \text { O} \\ & \text { H} \\ & \text { H} \end{aligned}$ |  | $\sum_{U}^{x}$ 0 $\vdots$ $\stackrel{4}{2}$ | $\sum_{0}^{x}$ 0 0 $\stackrel{u}{n}$ $\stackrel{1}{n}$ |  | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{\rightharpoonup}{0} \\ & \stackrel{1}{4} \\ & \stackrel{\rightharpoonup}{\sim} \end{aligned}$ |  |
| 0000H | RESET, POR, LVD, WDT, TRAP, IAW, RPE, CLKM | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 0004H | INTWDTI | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 0006H | INTLVI | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 0008H | INTPO | - | - | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 000AH | INTP1 | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 000 CH | INTP2 | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 000EH | INTP3 | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 0010H | INTP4 | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 0012H | INTP5 | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 0014H | INTCLM | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 0016H | INTCSIOO | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |
|  | INTSTO | - | - | - | - | - | - | - | - | $\sqrt{ }$ |
| 0018H | INTCSIO1 | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
|  | INTSR0 | - | - | - | - | - | - | - | - | $\sqrt{ }$ |
| 001AH | INTDMAO | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 001CH | INTDMA1 | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 001EH | INTRTC | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 0020H | INTIT | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 0022H | INTLTO | - | - | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |
| 0024H | INTLR0 | - | - | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 0026H | INTLS0 | - | - | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |
| 0028H | INTPLR0 | - | - | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 002AH | INTSG | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 002CH | INTTM00 | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |
| 002EH | INTTM01 | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ |
| 0030H | INTTM02 | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 0032H | INTTM03 | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |
| 0034H | INTAD | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 0036H | INTLT1 | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |
| 0038H | INTLR1 | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |
| 003AH | INTLS1 | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ |
| 003CH | INTPLR1 | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 003EH | INTCSI10 | - | - | - | - | - | - | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 0040H | INTIIC11 | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |

Table 3-3. Vector Table (2/2)

| Vector <br> Table Address | Interrupt Source | 48-pin |  | 64-pin |  | 80-pin |  | 100-pin |  | 128-pin <br> $\times$ $\stackrel{\times}{0}$ $\stackrel{1}{1}$ $\stackrel{1}{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \underset{~ x}{U} \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \stackrel{x}{\partial} \\ & \stackrel{\rightharpoonup}{0} \\ & \stackrel{1}{\mu} \\ & \stackrel{\sim}{\sim} \end{aligned}$ |  |  |  |  |  |
| 0042H | INTTM04 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 0044H | INTTM05 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 0046H | INTTM06 | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 0048H | INTTM07 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ |
| 004AH | INTC1ERR | - | - | - | - | - | - | - | $\checkmark$ | $\checkmark$ |
| 004CH | INTC1WUP | - | - | - | - | - | - | - | $\checkmark$ | $\checkmark$ |
| 004EH | INTCOERR | - | $\checkmark$ | - | $\checkmark$ | - | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 0050H | INTCOWUP | - | $\checkmark$ | - | $\checkmark$ | - | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 0052H | INTCOREC | - | $\checkmark$ | - | $\checkmark$ | - | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 0054H | INTCOTRX | - | $\checkmark$ | - | $\checkmark$ | - | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 0056H | INTTM10 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 0058H | INTTM11 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 005AH | INTTM12 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 005CH | INTTM13 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 005EH | INTMD | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 0060H | INTC1REC | - | - | - | - | - | - | - | $\checkmark$ | $\checkmark$ |
| 0062H | INTFL | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 0064H | INTC1TRX | - | - | - | - | - | - | - | $\checkmark$ | $\checkmark$ |
| 0066H | INTTM14 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 0068H | INTTM15 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 006AH | INTTM16 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 006CH | INTTM17 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 006EH | INTTM20 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 00070H | INTTM21 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 00072H | INTTM22 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 0074H | INTTM23 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 0076H | INTTM24 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 0078H | INTTM26 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 007AH | INTDMA2 | - | - | - | - | - | - | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 007CH | INTDMA3 | - | - | - | - | - | - | $\checkmark$ | $\checkmark$ | $\checkmark$ |

## (2) CALLT instruction table area

The 64-byte area 00080 H to 000BFH can store the subroutine entry address of a 2 -byte call instruction (CALLT). Set the subroutine entry address to a value in a range of 00000 H to 0 FFFFH (because an address code is of 2 bytes).
To use the boot swap function, set a CALLT instruction table also at 02080H to 020BFH.
(3) Option byte area

A 4-byte area of 000 COH to 000 C 3 H can be used as an option byte area. Set the option byte at 020 C 0 H to 020 C 3 H when the boot swap is used. For details, see CHAPTER 28 OPTION BYTE.

## (4) On-chip debug security ID setting area

A 10 -byte area of 000 C 4 H to 000 CDH and 020 C 4 H to 020 CDH can be used as an on-chip debug security ID setting area. Set the on-chip debug security ID of 10 bytes at 000 C 4 H to 000 CDH when the boot swap is not used and at 000 C 4 H to 000 CDH and 020 C 4 H to 020 CDH when the boot swap is used. For details, see CHAPTER 30 ON-CHIP DEBUG FUNCTION.

### 3.1.2 Mirror area

The RL78/D1A mirrors the code flash area of 00000H to OFFFFH, to F0000H to FFFFFH. The products with 96 KB or more flash memory mirror the code flash area of 00000 H to 0 FFFFH or 10000 H to 1 FFFFH, to F 0000 H to FFFFFH (the code flash area to be mirrored is set by the processor mode control register (PMC)).

By reading data from FOOOOH to FFFFFH, an instruction that does not have the ES register as an operand can be used, and thus the contents of the code flash can be read with the shorter code. However, the code flash area is not mirrored to the SFR, extended SFR, RAM, and use prohibited areas.

See 3.1 Memory Space for the mirror area of each product.
The mirror area can only be read and no instruction can be fetched from this area.
The following show examples.

Example R5F10DMExFB (Flash memory: 64 KB, RAM: 4 KB )


The PMC register is described below.

## - Processor mode control register (PMC)

This register sets the flash memory space for mirroring to area from F0000H to FFFFFH.
The PMC register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets this register to 00 H .

Figure 3-10. Format of Configuration of Processor Mode Control Register (PMC)

| Address: | EH | er reset: |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | <0> |
| PMC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MAA |
|  | MAA | Selec | ash | sp | irr | area | 迷 | FFH |
|  | 0 | 00000 | FF | red | H |  |  |  |
|  | 1 | 10000 H | FH | red | H |  |  |  |

Cautions1. In products with 64 KB or less flash memory, be sure to clear bit 0 (MAA) of this register to 0 (default value).
2. After setting the PMC register, wait for at least one instruction and access the mirror area.

### 3.1.3 Internal data memory space

The RL78/D1A products incorporate the following RAMs.

| Part Number | Internal RAM |
| :--- | :--- |
| R5F10CGBxFB, R5F10CGCxFB, R5F10DGCxFB | $2048 \times 8$ bits (FF700H to FFEFFH) |
| R5F10CGDxFB, R5F10DGDxFB, R5F10CLDxFB, <br> R5F10DLDxFB, R5F10CMDxFB, R5F10DMDxFB | $3072 \times 8$ bits (FF300H to FFEFFH) |
| R5F10DGExFB, R5F10DLExFB, R5F10CMExFB, <br> R5F10DMExFB, R5F10DPExFB | $4096 \times 8$ bits (FEF000H to FFEFFH) |
| R5F10DMFxFB, R5F10DPFxFB | $6144 \times 8$ bits (FE700H to FFEFFH) |
| R5F10DMGxFB, R5F10DPGxFB | $8192 \times 8$ bits (FDF00H to FFEFFH) |
| R5F10DMJxFB, R5F10TPJxFB, R5F10DPJxFB, <br> R5F10DSJxFB | $16384 \times 8$ bits (FBF00H to FFEFFH) |
| R5F10DSKxFB, R5F10DPKxFB | $20480 \times 8$ bits (FAF00H to FFEFFH) |
| R5F10DSLxFB, R5F10DPLxFB | $24576 \times 8$ bits (F9F00H to FFEFFH) |

The internal RAM can be used as a data area and a program area where instructions are written and executed. Four general-purpose register banks consisting of eight 8 -bit registers per bank are assigned to the 32 -byte area of FFEEOH to FFEFFH of the internal RAM area. However, instructions cannot be executed by using the general-purpose registers.

The internal RAM is used as stack memory.

Caution 1. It is prohibited to use the general-purpose register (FFEEOH to FFEFFH) space for fetching or as a stack area.
2. Do not allocate the stack area, data buffers for use by the flash library, arguments of library functions, branch destinations in the processing of vectored interrupts, or destinations or sources for DMA transfer to the area from FFE20H to FFEDFH when performing self-programming or rewriting of the data flash memory.
3. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.
R5F10CGDxFB, R5F10DGDxFB, R5F10CLDxFB, R5F10DLDxFB, R5F10CMDxFB, R5F10DMDxFB:
Start address FF300H
R5F10DGExFB, R5F10DLExFB, R5F10CMExFB, R5F10DMExFB, R5F10DPExFB: Start address
FEFOOH
R5F10DSKxFB, R5F10DPKxFB: Start address FAF00H
R5F10DSLxFB, R5F10DPLxFB: Start address F9F00H
For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).

### 3.1.4 Special function register (SFR) area

On-chip peripheral hardware special function registers (SFRs) are allocated in the area FFFOOH to FFFFFH (see Table 3-5 in 3.2.4 Special function registers (SFRs)).

Caution Do not access addresses to which SFRs are not assigned.

### 3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area

On-chip peripheral hardware special function registers (2nd SFRs) are allocated in the area F0000H to F07FFH (see Table 3-6 in 3.2.5 Extended Special function registers (2nd SFRs: 2nd Special Function Registers)).

SFRs other than those in the SFR area (FFFOOH to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Caution Do not access addresses to which extended SFRs are not assigned.

### 3.1.6 Data memory addressing

Addressing refers to the method of specifying the address of the instruction to be executed next or the address of the register or memory relevant to the execution of instructions.

Several addressing modes are provided for addressing the memory relevant to the execution of instructions for the RL78/D1A, based on operability and other considerations. For areas containing data memory in particular, special addressing methods designed for the functions of the special function registers (SFR) and general-purpose registers are available for use. Figures 3-9 to 3-15 show correspondence between data memory and addressing. For details of each addressing, see 3.4 Addressing for Processing Data Addresses.

Figure 3-11. Correspondence Between Data Memory and Addressing
(R5F10CGD)


Note Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.

## Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS $=0$ ), be sure to initialize the used RAM area + $\mathbf{1 0}$ bytes.

Figure 3-12. Correspondence Between Data Memory and Addressing (R5F10CGC, R5F10DGC)


Note Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.

Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS $=0$ ), be sure to initialize the used RAM area + 10 bytes.

Figure 3-13. Correspondence Between Data Memory and Addressing (R5F10CGD, R5F10DGD, R5F10CLD, R5F10DLD, R5F10CMD, R5F10DMD)


Note Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.

Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS $=0$ ), be sure to initialize the used RAM area + 10 bytes.

Figure 3-14. Correspondence Between Data Memory and Addressing (R5F10DGE, R5F10DLE, R5F10CME, R5F10DME, R5F10DPE)


Note Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.

Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the used RAM area + 10 bytes.

Figure 3-15. Correspondence Between Data Memory and Addressing (R5F10DMF, R5F10DPF)


Note Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.

Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the used RAM area + 10 bytes.

Figure 3-16. Correspondence Between Data Memory and Addressing
(R5F10DMG, R5F10DPG)


Note Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.

Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the used RAM area + 10 bytes.

Figure 3-17. Correspondence Between Data Memory and Addressing (R5F10DMJ, R5F10TPJ, R5F10DPJ, R5F10DSJ)


Note Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.

Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the used RAM area + 10 bytes.

Figure 3-18. Correspondence Between Data Memory and Addressing (R5F10DSK, R5F10DPK)


Note Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.

Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the used RAM area +10 bytes.

Figure 3-19. Correspondence Between Data Memory and Addressing (R5F10DSL, R5F10DP)


Note Use of part of this area is prohibited by libraries, when using the self-programming function and data flash function.

Caution When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the used RAM area +10 bytes.

### 3.2 Processor Registers

The RL78/D1A products incorporate the following processor registers.

### 3.2.1 Control registers

The control registers control the program sequence, statuses and stack memory. The control registers consist of a program counter (PC), a program status word (PSW) and a stack pointer (SP).

## (1) Program counter (PC)

The program counter is a 20-bit register that holds the address information of the next program to be executed.
In normal operation, PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set.
Reset signal generation sets the reset vector table values at addresses 0000 H and 0001 H to the program counter.

Figure 3-20. Format of Program Counter

(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags set/reset by instruction execution.
Program status word contents are stored in the stack area upon vectored interrupt request is acknowledged or PUSH PSW instruction execution and are restored upon execution of the RETB, RETI and POP PSW instructions. Reset signal generation sets the PSW register to 06H.

Figure 3-21. Format of Program Status Word

(a) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledge operations of the CPU.
When 0 , the IE flag is set to the interrupt disabled (DI) state, and all maskable interrupt requests are disabled.
When 1, the IE flag is set to the interrupt enabled (EI) state and maskable interrupt request acknowledgment is controlled with an in-service priority flag (ISP1, ISP0), an interrupt mask flag for various interrupt sources, and a priority specification flag.
The IE flag is reset (0) upon DI instruction execution or interrupt acknowledgment and is set (1) upon El instruction execution.
(b) Zero flag (Z)

When the operation or comparison result is zero or equal, this flag is set (1). It is reset (0) in all other cases.
(c) Register bank select flags (RBSO, RBS1)

These are 2-bit flags to select one of the four register banks.
In these flags, the 2-bit information that indicates the register bank selected by SEL RBn instruction execution is stored.
(d) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3 , this flag is set (1). It is reset ( 0 ) in all other cases.
(e) In-service priority flags (ISP1, ISP0)

This flag manages the priority of acknowledgeable maskable vectored interrupts. Vectored interrupt requests specified lower than the value of ISPO and ISP1 flags by the priority specification flag registers (PRnOL, PRnOH, PRn1L, PRn1H, PRn2L, PRn2H) (see 21.3 (3)) cannot be acknowledged. Actual request acknowledgment is controlled by the interrupt enable flag (IE).

Remark $\mathrm{n}=0,1$
(f) Carry flag (CY)

This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit operation instruction execution.
(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal RAM area can be set as the stack area.

Figure 3-22. Format of Stack Pointer

$$
\begin{aligned}
& 15 \\
& \begin{array}{|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline
\end{array} \\
& \hline \text { SP15 } \\
& \hline
\end{aligned}
$$

The SP is decremented ahead of write (save) to the stack memory and is incremented after read (restored) from the stack memory.
Each stack operation saves data as shown in Figure 3-18.

Cautions 1. Since reset signal generation makes the SP contents undefined, be sure to initialize the SP before using the stack.
2. It is prohibited to use the general-purpose register (FFEEOH to FFEFFH) space for fetching instructions or a stack area.
3. Do not allocate the stack area, data buffers for use by the flash library, arguments of library functions, branch destinations in the processing of vectored interrupts, or destinations or sources for DMA transfer to the area from FFE20H to FFEDFH when performing self-programming or rewriting of the data flash memory.
4. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F10CGDxFB, R5F10DGDxFB, R5F10CLDxFB, R5F10DLDxFB, R5F10CMDxFB,
R5F10DMDxFB: Start address FF300H
R5F10DGExFB, R5F10DLExFB, R5F10CMExFB, R5F10DMExFB, R5F10DPExFB: Start address FEFOOH
R5F10DSKxFB, R5F10DPKxFB: Start address FAF00H
R5F10DSLxFB, R5F10DPLxFB: Start address F9F00H
For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).

### 3.2.2 General-purpose registers

General-purpose registers are mapped at particular addresses (FFEEOH to FFEFFH) of the data memory. The generalpurpose registers consists of 4 banks, each bank consisting of eight 8 -bit registers ( $\mathrm{X}, \mathrm{A}, \mathrm{C}, \mathrm{B}, \mathrm{E}, \mathrm{D}, \mathrm{L}$, and H ).

Each register can be used as an 8-bit register, and two 8-bit registers can also be used in a pair as a 16-bit register (AX, $B C, D E$, and HL ).

These registers can be described in terms of function names ( $\mathrm{X}, \mathrm{A}, \mathrm{C}, \mathrm{B}, \mathrm{E}, \mathrm{D}, \mathrm{L}, \mathrm{H}, \mathrm{AX}, \mathrm{BC}, \mathrm{DE}$, and HL ) and absolute names (R0 to R7 and RP0 to RP3).

Register banks to be used for instruction execution are set by the CPU control instruction (SEL RBn). Because of the 4register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interrupts for each bank.

Caution It is prohibited to use the general-purpose register (FFEEOH to FFEFFH) space for fetching instructions or as a stack area.

Figure 3-23. Configuration of General-Purpose Registers
(a) Function name


### 3.2.3 ES and CS registers

The ES register is used for data access and the CS register is used to specify the higher address when a branch instruction is executed.

The default value of the ES register after reset is 0 FH , and that of the CS register is 00 H .

Figure 3-24. Configuration of ES and CS Registers

| ES | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | ES3 | ES2 | ES1 | ESO |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| cs | 0 | 0 | 0 | 0 | CS3 | CS2 | CS1 | CSO |

Though the data area which can be accessed with 16 -bit addresses is the 64 Kbytes from F0000H to FFFFFH, using the ES register as well extends this to the 1 Mbyte from 00000H to FFFFFH.

Figure 3-25. Extension of Data Area Which Can Be Accessed


### 3.2.4 Special function registers (SFRs)

Unlike a general-purpose register, each SFR has a special function.
SFRs are allocated to the FFFOOH to FFFFFH area.
SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8 , and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

- 1-bit manipulation

Describe as follows for the 1-bit manipulation instruction operand (sfr.bit).
When the bit name is defined: <Bit name>
When the bit name is not defined: <Register name>, <Bit number> or <Address>, <Bit number>

- 8-bit manipulation

Describe the symbol reserved by the assembler for the 8 -bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

- 16 -bit manipulation

Describe the symbol reserved by the assembler for the 16 -bit manipulation instruction operand (sfrp). When specifying an address, describe an even address.

Table 3-5 gives a list of the SFRs. The meanings of items in the table are as follows.

- Symbol

Symbol indicating the address of a special function register. It is a reserved word in the assembler, and is defined as an sfr variable using the \#pragma sfr directive in the compiler. When using the assembler, debugger, and simulator, symbols can be written as an instruction operand.

- R/W Indicates whether the corresponding SFR can be read or written.
R/W: Read/write enable
R: Read only
W: Write only
- Manipulable bit units
" $\sqrt{ }$ " indicates the manipulable bit unit (1, 8 , or 16 ). "-" indicates a bit unit for which manipulation is not possible.
- After reset

Indicates each register status upon reset signal generation.

## Caution Do not access addresses to which extended SFRs are not assigned.

## Remark For extended SFRs (2nd SFRs), see 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

Table 3-5. SFR List (1/5)

| Address | Special Function Register (SFR) Name | Symbol | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| FFFOOH | Port register 0 | P0 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFF01H | Port register 1 | P1 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFFO2H | Port register 2 | P2 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFFO3H | Port register 3 | P3 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFFO4H | Port register 4 | P4 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFF05H | Port register 5 | P5 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF06H | Port register 6 | P6 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFF07H | Port register 7 | P7 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFF08H | Port register 8 | P8 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFFO9H | Port register 9 | P9 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFFOAH | Port register $10{ }^{\text {Note }}$ | P10 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFFOBH | Port register $11{ }^{\text {Note }}$ | P11 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFFOCH | Port register 12 | P12 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFFODH | Port register 13 | P13 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFFOEH | Port register 14 | P14 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFFOFH | Port register 15 | P15 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF10H | Serial data register 00 | SDR00 | R/W | - | - | $\checkmark$ | 0000H |
| FFFF11H |  | SDR00L | R/W | - | $\checkmark$ | - |  |
| FFF12H | Serial data register 01 | SDR01 | R/W | - | - | $\checkmark$ | 0000H |
| FFF13H |  | SDR01L | R/W | - | $\checkmark$ | - |  |
| FFF14H | Serial data register 10 | SDR10 | R/W | - | - | $\checkmark$ | 0000H |
| FFF15H |  | SDR10L | R/W | - | $\checkmark$ | - |  |
| FFF16H | Serial data register 11 | SDR11 | R/W | - | - | $\checkmark$ | 0000H |
| FFF17H |  | SDR11L | R/W | - | $\checkmark$ | - |  |
| FFF18H | Timer data register 00 | TDROO | R/W | - | - | $\checkmark$ | 0000H |
| FFF19H |  |  |  |  |  |  |  |
| FFF1AH | Timer data register 01 | TDR01 | R/W | - | - | $\checkmark$ | 0000H |
| FFF1BH |  |  |  |  |  |  |  |
| FFF1EH | 10-bit A/D conversion result register | ADCR | R | - | - | $\checkmark$ | 0000H |
| FFF1FH |  | ADCRH | R | - | $\checkmark$ | - | OOH |
| FFF20H | Port mode register 0 | PM0 | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
| FFF21H | Port mode register 1 | PM1 | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
| FFF22H | Port mode register 2 | PM2 | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
| FFF23H | Port mode register 3 | PM3 | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
| FFF24H | Port mode register 4 | PM4 | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
| FFF25H | Port mode register 5 | PM5 | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
| FFF26H | Port mode register 6 | PM6 | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
| FFF27H | Port mode register 7 | PM7 | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
| FFF28H | Port mode register 8 | PM8 | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
| FFF29H | Port mode register 9 | PM9 | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
| FFF2AH | Port mode register $10{ }^{\text {Note }}$ | PM10 | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
| FFF2BH | Port mode register $11{ }^{\text {Note }}$ | PM11 | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
| FFF2CH | Port mode register $12{ }^{\text {Note }}$ | PM12 | R/W | $\checkmark$ | $\sqrt{ }$ | - | FFH |

$<R>$ Note 128 -pin products only.

Table 3-5. SFR List (2/5)

| Address |  | Special Function Register (SFR) Name | Symbol | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1-bit |  |  | 8-bit | 16-bit |  |
|  | FFF2DH |  | Port mode register 13 | PM13 | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
|  | FFF2EH | Port mode register 14 | PM14 | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
|  | FFF2FH | Port mode register 15 | PM15 | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
|  | FFF30H | A/D converter mode register 0 | ADM0 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
|  | FFF31H | Analog input channel specification register | ADS | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
|  | FFF32H | A/D converter mode register 1 | ADM1 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
|  | FFF34H | Watch error correction register | SUBCUDW | R/W | - | - | $\checkmark$ | 0000H |
|  | FFF36H | RTC1Hz pin select register | RTCSEL | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
|  | FFF37H | Stepper motor port mode control register | SMPC | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
|  | FFF38H | External interrupt rising edge enable register 0 | EGPO | R/W | $\checkmark$ | $\checkmark$ | - | 00 H |
|  | FFF39H | External interrupt falling edge enable register 0 | EGNO | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
|  | FFF3CH | Serial communication pin select register 0 | STSELO | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
|  | FFF3DH | Serial communication pin select register 1 | STSEL1 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
|  | FFF3EH | Timer input select else register | TISELSE | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
|  | FFF3FH | Sound generator pin select register | SGSEL | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
|  | FFF40H | LCD mode register | LCDMD | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
|  | FFF41H | LCD display mode register | LCDM | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
|  | FFF42H | LCD clock control register | LCDC0 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
|  | FFF44H | LCD Bus Interface data register ${ }^{\text {Note }}$ | LBDATA | R/W | - | - | $\checkmark$ | 0000H |
|  |  |  | LBDATAL | R/W | - | $\checkmark$ | - | OOH |
|  | FFF46H | LCD Bus Interface read data register ${ }^{\text {Note }}$ | LBDATAR | R/W | - | - | $\checkmark$ | 0000H |
|  |  |  | LBDATARL | R/W | - | $\checkmark$ | - | OOH |
|  | FFF48H | LIN-UART0 transmit data register | UFOTX | R/W | - | - | $\checkmark$ | 0000H |
|  |  | LIN-UARTO 8-bit transmit data register | UFOTXB | R/W | - | $\checkmark$ | - | 00H |
|  | FFF4AH | LIN-UARTO receive data register | UFORX | R | - | - | $\checkmark$ | 0000H |
|  |  |  | UFORXB | R | - | $\checkmark$ | - | 00H |
|  | FFF4CH | LIN-UART1 transmit data register | UF1TX | R/W | - | - | $\checkmark$ | 0000H |
|  |  | LIN-UART1 8-bit transmit data register | UF1TXB | R/W | - | $\checkmark$ | - | OOH |
|  | FFF4EH | LIN-UART1 receive data register | UF1RX | R | - | - | $\checkmark$ | 0000H |
|  |  |  | UF1RXB | R | - | $\checkmark$ | - | OOH |

<R> Note 128-pin products only.

Table 3-5. SFR List (3/5)

| Address | Special Function Register (SFR) Name | Symbol | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| FFF50H | Interval timer control register | ITMC | R/W | - | - | $\checkmark$ | 7FFFH |
| FFF52H | Second count register | SEC | R/W | - | $\checkmark$ | - | 00H |
| FFF53H | Minute count register | MIN | R/W | - | $\checkmark$ | - | 00H |
| FFF54H | Hour count register | HOUR | R/W | - | $\checkmark$ | - | 12H |
| FFF55H | Week count register | WEEK | R/W | - | $\checkmark$ | - | 00H |
| FFF56H | Day count register | DAY | R/W | - | $\checkmark$ | - | 01H |
| FFF57H | Month count register | MONTH | R/W | - | $\checkmark$ | - | 01H |
| FFF58H | Year count register | YEAR | R/W | - | $\checkmark$ | - | 00H |
| FFF59H | Watch error correction register | SUBCUD | R/W | - | $\checkmark$ | - | 00H |
| FFF5AH | Alarm minute register | ALARMWM | R/W | - | $\checkmark$ | - | OOH |
| FFF5BH | Alarm hour register | ALARMWH | R/W | - | $\checkmark$ | - | $12 \mathrm{H}^{\text {Note }}$ |
| FFF5CH | Alarm week register | ALARMWW | R/W | - | $\checkmark$ | - | 00H |
| FFF5DH | Real time counter control register 0 | RTCC0 | R/W | $\sqrt{ }$ | $\sqrt{ }$ | - | 00H |
| FFF5EH | Real time counter control register 1 | RTCC1 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFF64H | Timer data register 02 | TDR02 | R/W | - | - | $\checkmark$ | 0000H |
| FFF66H | Timer data register 03 | TDR03 | R/W | - | - | $\sqrt{ }$ | 0000H |
| FFF68H | Timer data register 04 | TDR04 | R/W | - | - | $\checkmark$ | 0000H |
| FFF6AH | Timer data register 05 | TDR05 | R/W | - | - | $\sqrt{ }$ | 0000H |
| FFF6CH | Timer data register 06 | TDR06 | R/W | - | - | $\checkmark$ | 0000H |
| FFF6EH | Timer data register 07 | TDR07 | R/W | - | - | $\checkmark$ | 0000H |
| FFF70H | Timer data register 10 | TDR10 | R/W | - | - | $\checkmark$ | 0000H |
| FFF72H | Timer data register 11 | TDR11 | R/W | - | - | $\checkmark$ | 0000H |
| FFF74H | Timer data register 12 | TDR12 | R/W | - | - | $\checkmark$ | 0000H |
| FFF76H | Timer data register 13 | TDR13 | R/W | - | - | $\checkmark$ | 0000H |
| FFF78H | Timer data register 14 | TDR14 | R/W | - | - | $\checkmark$ | 0000H |
| FFF7AH | Timer data register 15 | TDR15 | R/W | - | - | $\checkmark$ | 0000H |
| FFF7CH | Timer data register 16 | TDR16 | R/W | - | - | $\checkmark$ | 0000 H |
| FFF7EH | Timer data register 17 | TDR17 | R/W | - | - | $\sqrt{ }$ | 0000H |
| FFF90H | Timer data register 20 | TDR20 | R/W | - | - | $\sqrt{ }$ | 0000H |
| FFF92H | Timer data register 21 | TDR21 | R/W | - | - | $\checkmark$ | 0000H |
| FFF94H | Timer data register 22 | TDR22 | R/W | - | - | $\checkmark$ | 0000H |
| FFF96H | Timer data register 23 | TDR23 | R/W | - | - | $\checkmark$ | 0000H |
| FFF98H | Timer data register 24 | TDR24 | R/W | - | - | $\sqrt{ }$ | 0000H |
| FFF9AH | Timer data register 25 | TDR25 | R/W | - | - | $\sqrt{ }$ | 0000 H |
| FFF9CH | Timer data register 26 | TDR26 | R/W | - | - | $\checkmark$ | 0000H |
| FFF9EH | Timer data register 27 | TDR27 | R/W | - | - | $\checkmark$ | 0000 H |

Note The value of this register is 00 H if the AMPM bit (bit 3 of real-time clock control register 0 (RTCCO)) is set to 1 after reset.

Table 3-5. SFR List (4/5)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| FFFAOH | Clock operation mode control register | CMC |  |  | R/W | - | $\checkmark$ | - | OOH |
| FFFA1H | Clock operation status control register | CSC |  | R/W | $\checkmark$ | $\checkmark$ | - | COH |
| FFFA2H | Oscillation stabilization time counter status register | OSTC |  | R | $\checkmark$ | $\checkmark$ | - | 00H |
| FFFA3H | Oscillation stabilization time select register | OSTS |  | R/W | - | $\checkmark$ | - | 07H |
| FFFA4H | System clock control register | CKC |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFFA5H | Clock output select register 0 | CKSO |  | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFFA8H | Reset control flag register | RESF |  | R | - | $\checkmark$ | - | Undefined ${ }^{\text {Note1 }}$ |
| FFFA9H | Voltage detection register | LVIM |  | R/W | $\checkmark$ | $\checkmark$ | - | $00 \mathrm{H}^{\text {Note2 }}$ |
| FFFAAH | Voltage detection level register | LVIS |  | R/W | $\checkmark$ | $\checkmark$ | - | $00 \mathrm{H} / 01 \mathrm{H} / 81 \mathrm{H}^{\text {Note3 }}$ |
| FFFABH | Watchdog timer enable register | WDTE |  | R/W | - | $\checkmark$ | - | $1 \mathrm{AH} / 9 \mathrm{AH}^{\text {Note4 }}$ |
| FFFACH | CRC input register | CRCIN |  | R/W | - | $\checkmark$ | - | 00H |
| FFFBOH | DMA SFR address register 0 | DSA0 |  | R/W | - | $\checkmark$ | - | OOH |
| FFFB1H | DMA SFR address register 1 | DSA1 |  | R/W | - | $\checkmark$ | - | 00H |
| FFFB2H | DMA RAM address register OL | DRAOL | DRAO | R/W | - | $\checkmark$ | $\checkmark$ | OOH |
| FFFB3H | DMA RAM address register OH | DRAOH |  | R/W | - | $\checkmark$ |  | OOH |
| FFFB4H | DMA RAM address register 1L | DRA1L | DRA1 | R/W | - | $\checkmark$ | $\checkmark$ | OOH |
| FFFB5H | DMA RAM address register 1H | DRA1H |  | R/W | - | $\sqrt{ }$ |  | 00H |
| FFFB6H | DMA byte count register OL | DBCOL | DBC0 | R/W | - | $\checkmark$ | $\sqrt{ }$ | 00H |
| FFFB7H | DMA byte count register OH | DBCOH |  | R/W | - | $\checkmark$ |  | 00H |
| FFFB8H | DMA byte count register 1L | DBC1L | DBC1 | R/W | - | $\checkmark$ | $\checkmark$ | OOH |
| FFFB9H | DMA byte count register 1H | DBC1H |  | R/W | - | $\checkmark$ |  | 00H |
| FFFBAH | DMA mode control register 0 | DMC0 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFFBBH | DMA mode control register 1 | DMC1 |  | R/W | $\sqrt{ }$ | $\sqrt{ }$ | - | 00H |
| FFFBCH | DMA operation control register 0 | DRC0 |  | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| FFFBDH | DMA operation control register 1 | DRC1 |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFFDOH | Interrupt request flag register 2L | IF2L | IF2 | R/W | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | OOH |
| FFFD1H | Interrupt request flag register 2 H | IF2H |  | R/W | $\checkmark$ | $\checkmark$ |  | 00H |
| FFFD2H | Interrupt request flag register 3L | IF3L | IF3 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | OOH |
| FFFD3H | Interrupt request flag register 3 H | IF3H |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| FFFD4H | Interrupt mask flag register 2L | MK2L | MK2 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFD5H | Interrupt mask flag register 2H | MK2H |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |
| FFFD6H | Interrupt mask flag register 3L | MK3L | MK3 | R/W | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | FFH |
| FFFD7H | Interrupt mask flag register 3H | MK3H |  | R/W | $\checkmark$ | $\checkmark$ | - | FFH |
| FFFD8H | Priority specification flag register 02L | PR02L | PR02 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFD9H | Priority specification flag register 02 H | PR02H |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |

Notes 1. The reset value of the RESF register varies depending on the reset source.
2. The reset value of the LVIM register varies depending on the reset source.
3. The reset value of the LVIS register varies depending on the reset source and the setting of the option byte.
4. The reset value of the WDTE register is determined by the setting of the option byte.

Table 3-5. SFR List (5/5)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| FFFDAH | Priority specification flag register 02L | PR03L | PR03 |  | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFDBH | Priority specification flag register 03 H | PR03H |  | $\checkmark$ |  | $\checkmark$ |  |  |
| FFFDCH | Priority specification flag register 12L | PR12L | PR12 | R/W | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFDDH | Priority specification flag register 12 H | PR12H |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |
| FFFDEH | Priority specification flag register 13L | PR13L | PR13 | R/W | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | FFH |
| FFFDFH | Priority specification flag register 13H | PR13H |  | R/W | $\checkmark$ | $\sqrt{ }$ |  | FFH |
| FFFEOH | Interrupt request flag register OL | IFOL | IFO | R/W | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | OOH |
| FFFE1H | Interrupt request flag register OH | IFOH |  | R/W | $\checkmark$ | $\checkmark$ |  | OOH |
| FFFE2H | Interrupt request flag register 1L | IF1L | IF1 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | OOH |
| FFFE3H | Interrupt request flag register 1H | IF1H |  | R/W | $\checkmark$ | $\checkmark$ |  | 00H |
| FFFE4H | Interrupt mask flag register OL | MKOL | MKO | R/W | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | FFH |
| FFFE5H | Interrupt mask flag register OH | MKOH |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |
| FFFE6H | Interrupt mask flag register 1L | MK1L | MK1 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFE7H | Interrupt mask flag register 1H | MK1H |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |
| FFFE8H | Priority specification flag register 00L | PR00L | PR00 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFE9H | Priority specification flag register 00 H | PROOH |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |
| FFFEAH | Priority specification flag register 01L | PR01L | PR01 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFEBH | Priority specification flag register 01H | PR01H |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |
| FFFECH | Priority specification flag register 10L | PR10L | PR10 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFEDH | Priority specification flag register 10 H | PR10H |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |
| FFFEEH | Priority specification flag register 11L | PR11L | PR11 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | FFH |
| FFFEFH | Priority specification flag register 11 H | PR11H |  | R/W | $\checkmark$ | $\checkmark$ |  | FFH |
| FFFFFOH | Multiplication/division data register A (L) | MDAL/MULA |  | R/W | - | - | $\sqrt{ }$ | 0000H |
| FFFF1H |  |  |  |  |  |  |  |  |  |
| FFFF2H | Multiplication/division data register A (H) | MDAH/MULB |  | R/W | - | - | $\sqrt{ }$ | 0000H |
| FFFF3H |  |  |  |  |  |  |  |  |  |
| FFFF54 | Multiplication/division data register B (H) | MDBH/MULOH |  | R/W | - | - | $\checkmark$ | 0000H |
| FFFF5 ${ }^{\text {H }}$ |  |  |  |  |  |  |  |  |  |
| FFFF6H | Multiplication/division data register B (L) | MDBL/MULOL |  | R/W | - | - | $\checkmark$ | 0000H |
| FFFF7H |  |  |  |  |  |  |  |  |  |
| FFFFEH | Processor mode control register | PMC |  | R/W | $\sqrt{ }$ | $\checkmark$ | - | OOH |

Remark For extended SFRs (2 ${ }^{\text {nd }}$ SFRs), see Table 3-6 Extended SFR (2 ${ }^{\text {nd }}$ SFR) List.

### 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)

Unlike a general-purpose register, each extended SFR ( $2^{\text {nd }}$ SFR) has a special function.
Extended SFRs are allocated to the F0000H to F07FFH area. SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Extended SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

- 1-bit manipulation

Describe as follows for the 1-bit manipulation instruction operand (!addr16.bit)
When the bit name is defined: <Bit name>
When the bit name is not defined: <Register name>, <Bit number> or <Address>, <Bit number>

- 8-bit manipulation

Describe the symbol reserved by the assembler for the 8 -bit manipulation instruction operand (!addr16). This manipulation can also be specified with an address.

- 16-bit manipulation

Describe the symbol reserved by the assembler for the 16 -bit manipulation instruction operand (!addr16). When specifying an address, describe an even address.

Table 3-6 gives a list of the extended SFRs. The meanings of items in the table are as follows.

- Symbol

Symbol indicating the address of an extended SFR. It is a reserved word in the assembler, and is defined as an sfr variable using the \#pragma sfr directive in the compiler. When using the assembler, debugger, and simulator, symbols can be written as an instruction operand.

- R/W

Indicates whether the corresponding extended SFR can be read or written.
R/W: Read/write enable
R: Read only
W: Write only

- Manipulable bit units
$" \sqrt{ }$ " indicates the manipulable bit unit ( 1,8 , or 16 ). "-" indicates a bit unit for which manipulation is not possible.
- After reset

Indicates each register status upon reset signal generation.

## Caution Do not access addresses to which extended SFRs are not assigned.

Remark For SFRs in the SFR area, see 3.2.4 Special function registers (SFRs).

Table 3-6. Extended SFR (2nd SFR) List (1/21)

<R> Note 128 -pin products only.

Table 3-6. Extended SFR (2nd SFR) List (2/21)

| Address | Special Function Register (SFR) Name | Symbol | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F0062H | Noise filter clock select register for each channel of TAU unit0 | TNFCS0 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F0064H | Noise filter enable register for each channel of TAU unit1 | TNFEN1 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0065H | Sampling clock select of noise filter for unit1 (2set) | TNFSMP1 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0066H | Noise filter clock select register for each channel of TAU unit1 | TNFCS1 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F0068H | Noise filter enable register for each channel of TAU unit2 | TNFEN2 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F0069H | Sampling clock select of noise filter for unit2(2set) | TNFSMP2 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F006AH | Noise filter clock select register for each channel of TAU unit2 | TNFCS2 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F006EH | A/D port configuration register | ADPC | R/W | - | $\checkmark$ | - | 00H |
| F006FH | Port output mode register | POM | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F0070H | Timer input select register 00 | TIS00 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0071H | Timer input select register 01 | TIS01 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0072H | Timer input select register 10 | TIS10 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0073H | Timer input select register 11 | TIS11 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0074H | Timer input select register 20 | TIS20 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F0075H | Timer input select register 21 | TIS21 | R/W | $\sqrt{ }$ | $\checkmark$ | - | 00H |
| F0076H | Timer output select register 00 | TOS00 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0077H | Timer output select register 01 | TOS01 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0078H | Illegal-memory access detection control register | IAWCTL | R/W | - | $\checkmark$ | - | 00H |
| F0079H | Timer output select register 10 | TOS10 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F007AH | Timer output select register 11 | TOS11 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F007BH | Timer output select register 20 | TOS20 | R/W | $\sqrt{ }$ | $\checkmark$ | - | 00H |
| F007CH | Timer output select register 21 | TOS21 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0090H | Data flash control register | DFLCTL | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F00AOH | High-speed on-chip oscillator trimming register | HIOTRM | R/W | - | $\checkmark$ | - | Undefined ${ }^{\text {Note }}$ |
| FOOEOH | Multiplication/division data register C (L) | MDCL | R/W | - | - | $\checkmark$ | 0000H |
| F00E2H | Multiplication/division data register C (H) | MDCH | R/W | - | - | $\checkmark$ | 0000H |
| F00E8H | Multiplication/division control register | MDUC | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F00FOH | Peripheral enable register 0 | PER0 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F00F1H | Peripheral enable register 1 | PER1 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F00F2H | Peripheral clock select register | PCKSEL | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F00F3H | Operation speed mode control register | OSMC | R/W | - | $\checkmark$ | - | OOH |
| F00F5H | RAM parity error control register | RPECTL | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F00F8H | FMP clock division selction register | MDIV | R/W | - | $\checkmark$ | - | 00H |
| F00F9H | RTC clock selection register | RTCCL | R/W | $\sqrt{ }$ | $\checkmark$ | - | 00H |
| F00FAH | CLM reset control flag register | RESFCLM | R | - | $\checkmark$ | - | Undefined |
| F00FBH | POC reset confirm register | POCRES | R/W | $\sqrt{ }$ | $\checkmark$ | - | 00H |
| F00FCH | Specific register manipulation protection register | GUARD | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F00FEH | BCD adjust result register | BCDADJ | R | - | $\checkmark$ | - | Undefined |
| F0100H | Serial status register 00 | SSR00 | R | - | - | $\checkmark$ | 0000H |
|  |  | SSR00L | R | - | $\checkmark$ | - |  |
| F0102H | Serial status register 01 | SSR01 | R | - | - | $\checkmark$ | 0000H |
|  |  | SSR01L | R | - | $\sqrt{ }$ | - |  |

Note The reset value differs for each chip.

Table 3-6. Extended SFR (2nd SFR) List (3/21)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F0104H | Serial flag clear trigger register 00 | SIR00L | SIR00 |  | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F0106H | Serial flag clear trigger register 01 | SIR01L | SIR01 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F0108H | Serial mode register 00 | SMR00 |  | R/W | - | - | $\checkmark$ | 0020H |
| F010AH | Serial mode register 01 | SMR01 |  | R/W | - | - | $\checkmark$ | 0020H |
| F010CH | Serial communication operation setting register 00 | SCR00 |  | R/W | - | - | $\checkmark$ | 0087H |
| F010EH | Serial communication operation setting register 01 | SCR01 |  | R/W | - | - | $\checkmark$ | 0087H |
| F0110H | Serial channel enable status register 0 | SEOL | SE0 | R | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ | 0000H |
| F0112H | Serial channel start trigger register 0 | SSOL | SS0 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |
| F0114H | Serial channel stop trigger register 0 | STOL | STO | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |
| F0116H | Serial clock select register 0 | SPSOL | SPS0 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F0118H | Serial output register 0 | SOO |  | R/W | - | - | $\checkmark$ | 0303H |
| F011AH | Serial output enable register 0 | SOEOL | SOEO | R/W | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ | 0000H |
| F0120H | Serial output level register 0 | SOLOL | SOLO | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F0128H | PLL status register | PLLSTS |  | R | $\checkmark$ | $\checkmark$ | - | 00H |
| F0129H | PLL control register | PLLCTL |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0130H | Serial status register 10 | SSR10L | SSR10 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F0132H | Serial status register 11 | SSR11L | SSR11 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F0134H | Serial flag clear trigger register 10 | SIR10L | SIR10 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F0136H | Serial flag clear trigger register 11 | SIR11L | SIR11 | R/W | - | $\checkmark$ | $\sqrt{ }$ | 0000H |
| F0138H | Serial mode register 10 | SMR10 |  | R/W | - | - | $\checkmark$ | 0020H |
| F013AH | Serial mode register 11 | SMR11 |  | R/W | - | - | $\checkmark$ | 0020H |
| F013CH | Serial communication operation setting register 10 | SCR10 |  | R/W | - | - | $\checkmark$ | 0087H |
| F013EH | Serial communication operation setting register 11 | SCR11 |  | R/W | - | - | $\checkmark$ | 0087H |
| F0140H | Serial channel enable status register 1 | SE1L | SE1 | R | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | 0000H |
| F0142H | Serial channel start trigger register 1 | SS1L | SS1 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |
| F0144H | Serial channel stop trigger register 1 | ST1L | ST1 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |
| F0146H | Serial clock select register 1 | SPS1L | SPS1 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F0148H | Serial output register 1 | SO1L | SO1 | R/W | - | $\checkmark$ | $\checkmark$ | 0303H |
| F014AH | Serial output enabel register 1 | SOE1L | SOE1 | R/W | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | 0000H |
| F0150H | Serial output level register 1 | SOL1L | SOL1 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F0158H | Compare control register 4 | MCMPC |  | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F015CH | ZPD detection voltage setting register0/ZPD analog input control | ZPDS0 |  | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F015DH | ZPD detection voltage setting register1/ZPD analog input control | ZPDS1 |  | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F015EH | ZPD flag detection clock setting register | CMPCTL |  | R/W | $\sqrt{ }$ | $\checkmark$ | - | 00H |
| F015FH | ZPD operation control register | ZPDEN |  | R/W | $\sqrt{ }$ | $\checkmark$ | - | 00H |
| F0160H | Compare control register 0 | MCNTC0 |  | R/W | $\sqrt{ }$ | $\checkmark$ | - | 00H |
| F0162H | Compare register 1HW | MCMP1HW |  | R/W | - | - | $\sqrt{ }$ | 0000H |
|  | Compare register 10 | MCMP10 |  | R/W | - | $\checkmark$ | - | 00H |
| F0163H | Compare register 11 | MCMP11 |  | R/W | - | $\checkmark$ | - | 00H |
| F0164H | Compare register 2HW | MCMP2HW |  | R/W | - | - | $\checkmark$ | 0000H |
|  | Compare register 20 | MCMP20 |  | R/W | - | $\checkmark$ | - | 00H |
| F0165H | Compare register 21 | MCMP21 |  | R/W | - | $\checkmark$ | - | 00H |
| F0166H | Compare register 3HW | MCMP3HW |  | R/W | - | - | $\checkmark$ | 0000H |
|  | Compare register 30 | MCMP30 |  | R/W | - | $\sqrt{ }$ | - | 00H |
| F0167H | Compare register 31 | MCMP31 |  | R/W | - | $\checkmark$ | - | 00H |

Table 3-6. Extended SFR (2nd SFR) List (4/21)

| Address | Special Function Register (SFR) Name | Symbol | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F0168H | Compare register 4HW | MCMP4HW | R/W | - | - | $\checkmark$ | 0000H |
|  | Compare register 40 | MCMP40 | R/W | - | $\checkmark$ | - | 00H |
| F0169H | Compare register 41 | MCMP41 | R/W | - | $\checkmark$ | - | 00H |
| F016AH | Compare control register 1 | MCMPC1 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F016CH | Compare control register 2 | MCMPC2 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F016EH | Compare control register 3 | MCMPC3 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F0170H | DMA SFR address register 2 | DSA2 | R/W | - | $\checkmark$ | - | OOH |
| F0171H | DMA SFR address register 3 | DSA3 | R/W | - | $\checkmark$ | - | 00H |
| F0172H | DMA RAM address register 2 | DRA2 | R/W | - | - | $\checkmark$ | O000H |
|  | DMA RAM address register 2 L | DRA2L | R/W | - | $\checkmark$ | - | OOH |
| F0173H | DMA RAM address register 2H | DRA2H | R/W | - | $\checkmark$ | - | 00H |
| F0174H | DMA RAM address register 3 | DRA3 | R/W | - | - | $\checkmark$ | 0000H |
|  | DMA RAM address register 3L | DRA3L | R/W | - | $\checkmark$ | - | OOH |
| F0175H | DMA RAM address register 3H | DRA3H | R/W | - | $\checkmark$ | - | 00H |
| F0176H | DMA byte count register 2 | DBC2 | R/W | - | - | $\checkmark$ | 0000H |
|  | DMA byte count register 2 L | DBC2L | R/W | - | $\checkmark$ | - | OOH |
| F0177H | DMA byte count register 2H | DBC2H | R/W | - | $\checkmark$ | - | 00H |
| F0178H | DMA byte count register 3 | DBC3 | R/W | - | - | $\checkmark$ | 0000H |
|  | DMA byte count register 3L | DBC3L | R/W | - | $\checkmark$ | - | OOH |
| F0179H | DMA byte count register 3H | DBC3H | R/W | - | $\checkmark$ | - | OOH |
| F017AH | DMA mode control register 2 | DMC2 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F017BH | DMA mode control register 3 | DMC3 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F017CH | DMA operation control register 2 | DRC2 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F017DH | DMA operation control register 3 | DRC3 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F017FH | DMA all-channel forced wait register | DWAITALL | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F0180H | Timer counter register 00 | TCR00 | R | - | - | $\checkmark$ | FFFFH |
| F0182H | Timer counter register 01 | TCR01 | R | - | - | $\checkmark$ | FFFFH |
| F0184H | Timer counter register 02 | TCR02 | R | - | - | $\checkmark$ | FFFFH |
| F0186H | Timer counter register 03 | TCR03 | R | - | - | $\checkmark$ | FFFFH |
| F0188H | Timer counter register 04 | TCR04 | R | - | - | $\checkmark$ | FFFFH |
| F018AH | Timer counter register 05 | TCR05 | R | - | - | $\checkmark$ | FFFFH |
| F018CH | Timer counter register 06 | TCR06 | R | - | - | $\checkmark$ | FFFFH |
| F018EH | Timer counter register 07 | TCR07 | R | - | - | $\checkmark$ | FFFFH |
| F0190H | Timer mode register 00 | TMR00 | R/W | - | - | $\checkmark$ | 0000H |
| F0192H | Timer mode register 01 | TMR01 | R/W | - | - | $\checkmark$ | 0000H |
| F0194H | Timer mode register 02 | TMR02 | R/W | - | - | $\checkmark$ | 0000H |
| F0196H | Timer mode register 03 | TMR03 | R/W | - | - | $\checkmark$ | 0000H |
| F0198H | Timer mode register 04 | TMR04 | R/W | - | - | $\checkmark$ | 0000H |
| F019AH | Timer mode register 05 | TMR05 | R/W | - | - | $\checkmark$ | 0000H |
| F019CH | Timer mode register 06 | TMR06 | R/W | - | - | $\checkmark$ | 0000H |
| F019EH | Timer mode register 07 | TMR07 | R/W | - | - | $\checkmark$ | 0000H |

Table 3-6. Extended SFR (2nd SFR) List (5/21)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F01A0H | Timer status register 00 | TSR00L | TSR00 |  | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01A2H | Timer status register 01 | TSR01L | TSR01 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01A4H | Timer status register 02 | TSR02L | TSR02 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01A6H | Timer status register 03 | TSR03L | TSR03 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01A8H | Timer status register 04 | TSR04L | TSR04 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01AAH | Timer status register 05 | TSR05L | TSR05 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01ACH | Timer status register 06 | TSR06L | TSR06 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01AEH | Timer status register 07 | TSR07L | TSR07 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01B0H | Timer channel enable status register 0 | TEOL | TE0 | R | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |
| F01B2H | Timer channel start register 0 | TSOL | TS0 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |
| F01B4H | Timer channel stop register 0 | TTOL | TTO | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |
| F01B6H | Timer clock select register 0 | TPS0 |  | R/W | - | - | $\checkmark$ | 0000H |
| F01B8H | Timer output register 0 | TOOL | TOO | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01BAH | Timer output enable register 0 | TOE0L | TOE0 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |
| F01BCH | Timer output level register 0 | TOLOL | TOLO | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01BEH | Timer output mode register 0 | TOMOL | TOM0 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| $\mathrm{F01C0H}$ | Timer counter register 10 | TCR10 |  | R | - | - | $\checkmark$ | FFFFH |
| F01C2H | Timer counter register 11 | TCR11 |  | R | - | - | $\checkmark$ | FFFFH |
| F01C4H | Timer counter register 12 | TCR12 |  | R | - | - | $\checkmark$ | FFFFH |
| F01C6H | Timer counter register 13 | TCR13 |  | R | - | - | $\checkmark$ | FFFFH |
| F01C8H | Timer counter register 14 | TCR14 |  | R | - | - | $\checkmark$ | FFFFH |
| F01CAH | Timer counter register 15 | TCR15 |  | R | - | - | $\checkmark$ | FFFFH |
| F01CCH | Timer counter register 16 | TCR16 |  | R | - | - | $\checkmark$ | FFFFH |
| F01CEH | Timer counter register 17 | TCR17 |  | R | - | - | $\sqrt{ }$ | FFFFH |
| F01D0H | Timer mode register 10 | TMR10 |  | R/W | - | - | $\checkmark$ | 0000H |
| F01D2H | Timer mode register 11 | TMR11 |  | R/W | - | - | $\checkmark$ | 0000H |
| F01D4H | Timer mode register 12 | TMR12 |  | R/W | - | - | $\checkmark$ | 0000H |
| F01D6H | Timer mode register 13 | TMR13 |  | R/W | - | - | $\checkmark$ | 0000H |
| F01D8H | Timer mode register 14 | TMR14 |  | R/W | - | - | $\sqrt{ }$ | 0000H |
| F01DAH | Timer mode register 15 | TMR15 |  | R/W | - | - | $\checkmark$ | 0000H |
| F01DCH | Timer mode register 16 | TMR16 |  | R/W | - | - | $\checkmark$ | 0000H |
| F01DEH | Timer mode register 17 | TMR17 |  | R/W | - | - | $\checkmark$ | 0000H |
| F01E0H | Timer status register 10 | TSR10L | TSR10 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01E2H | Timer status register 11 | TSR11L | TSR11 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01E4H | Timer status register 12 | TSR12L | TSR12 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01E6H | Timer status register 13 | TSR13L | TSR13 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01E8H | Timer status register 14 | TSR14L | TSR14 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01EAH | Timer status register 15 | TSR15L | TSR15 | R | - | $\sqrt{ }$ | $\sqrt{ }$ | 0000H |
| F01ECH | Timer status register 16 | TSR16L | TSR16 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01EEH | Timer status register 17 | TSR17L | TSR17 | R | - | $\checkmark$ | $\checkmark$ | 0000 H |

Table 3-6. Extended SFR (2nd SFR) List (6/21)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F01F0H | Timer channel enable status register 1 | TE1L | TE1 |  | R | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |
| F01F2H | Timer channel start register 1 | TS1L | TS1 | R/W | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | 0000H |
| F01F4H | Timer channel stop register 1 | TT1L | TT1 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |
| F01F6H | Timer clock select register 1 | TPS1 |  | R/W | - | - | $\checkmark$ | 0000H |
| F01F8H | Timer output register 1 | TO1L | TO1 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01FAH | Timer output enable register 1 | TOE1L | TOE1 | R/W | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | 0000H |
| F01FCH | Timer output level register 1 | TOL1L | TOL1 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F01FEH | Timer output mode register 1 | TOM1L | TOM1 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F0200H | Timer counter register 20 | TCR20 |  | R | - | - | $\checkmark$ | FFFFH |
| F0202H | Timer counter register 21 | TCR21 |  | R | - | - | $\checkmark$ | FFFFH |
| F0204H | Timer counter register 22 | TCR22 |  | R | - | - | $\checkmark$ | FFFFH |
| F0206H | Timer counter register 23 | TCR23 |  | R | - | - | $\checkmark$ | FFFFH |
| F0208H | Timer counter register 24 | TCR24 |  | R | - | - | $\checkmark$ | FFFFH |
| F020AH | Timer counter register 25 | TCR25 |  | R | - | - | $\checkmark$ | FFFFH |
| F020CH | Timer counter register 26 | TCR26 |  | R | - | - | $\checkmark$ | FFFFH |
| F020EH | Timer counter register 27 | TCR27 |  | R | - | - | $\checkmark$ | FFFFH |
| $\mathrm{F0210H}$ | Timer mode register 20 | TMR20 |  | R/W | - | - | $\checkmark$ | 0000H |
| F0212H | Timer mode register 21 | TMR21 |  | R/W | - | - | $\checkmark$ | 0000H |
| F0214H | Timer mode register 22 | TMR22 |  | R/W | - | - | $\checkmark$ | 0000H |
| F0216H | Timer mode register 23 | TMR23 |  | R/W | - | - | $\checkmark$ | 0000H |
| F0218H | Timer mode register 24 | TMR24 |  | R/W | - | - | $\checkmark$ | 0000H |
| F021AH | Timer mode register 25 | TMR25 |  | R/W | - | - | $\checkmark$ | 0000H |
| F021CH | Timer mode register 26 | TMR26 |  | R/W | - | - | $\checkmark$ | 0000H |
| F021EH | Timer mode register 27 | TMR27 |  | R/W | - | - | $\sqrt{ }$ | 0000H |
| $\mathrm{FO220H}$ | Timer status register 20 | TSR20L | TSR20 | R | - | $\sqrt{ }$ | $\checkmark$ | 0000H |
| F0222H | Timer status register 21 | TSR21L | TSR21 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F0224H | Timer status register 22 | TSR22L | TSR22 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F0226H | Timer status register 23 | TSR23L | TSR23 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F0228H | Timer status register 24 | TSR24L | TSR24 | R | - | $\sqrt{ }$ | $\checkmark$ | 0000H |
| F022AH | Timer status register 25 | TSR25L | TSR25 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F022CH | Timer status register 26 | TSR26L | TSR26 | R | - | $\checkmark$ | $\checkmark$ | 0000H |
| F022EH | Timer status register 27 | TSR27L | TSR27 | R | - | $\sqrt{ }$ | $\checkmark$ | 0000H |
| $\mathrm{F0230H}$ | Timer channel enable status register 2 | TE2L | TE2 | R | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | 0000H |
| F0232H | Timer channel start trigger register 2 | TS2L | TS2 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |
| F0234H | Timer channel stop trigger register 2 | TT2L | TT2 | R/W | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ | 0000H |
| F0236H | Timer clock select register 2 | TPS2 |  | R/W | - | - | $\sqrt{ }$ | 0000H |
| F0238H | Timer output register 2 | TO2L | TO2 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F023AH | Timer output enable register 2 | TOE2L | TOE2 | R/W | $\checkmark$ | $\checkmark$ | $\checkmark$ | 0000H |
| F023CH | Timer output level register 2 | TOL2L | TOL2 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |
| F023EH | Timer output mode register 2 | TOM2L | TOM2 | R/W | - | $\checkmark$ | $\checkmark$ | 0000H |

Table 3-6. Extended SFR (2nd SFR) List (7/21)

| Address | Special Function Register (SFR) Name | Symbol | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F0240H | LIN-UART0 control register 0 | UFOCTLO | R/W | $\checkmark$ | $\checkmark$ | - | 10H |
| F0241H | LIN-UARTO option control register 0 | UFOOPT0 | R/W | $\checkmark$ | $\checkmark$ | - | 14H |
| F0242H | LIN-UART0 control register 1 | UF0CTL1 | R/W | - | - | $\checkmark$ | OFFFH |
| F0244H | LIN-UARTO option control register 1 | UF00PT1 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0245H | LIN-UARTO option control register 2 | UF0OPT2 | R/W | $\checkmark$ | $\checkmark$ | - | OOH |
| F0246H | LIN-UART0 status register | UFOSTR | R | - | - | $\checkmark$ | 0000H |
| F0248H | LIN-UART0 status clear register | UFOSTC | R/W | - | - | $\checkmark$ | 0000H |
| F024AH | LIN-UART0 wait transmit data register | UFOWTX | R/W | - | - | $\checkmark$ | 0000H |
|  | LIN-UARTO 8-bit wait transmit data register | UFOWTXB | R/W | - | $\checkmark$ | - | OOH |
| F024EH | LIN-UARTO ID setting register | UFOID | R/W | - | $\checkmark$ | - | 00H |
| F024FH | LIN-UARTO buffer register 0 | UFOBUFO | R/W | - | $\checkmark$ | - | 00H |
| F0250H | LIN-UARTO buffer register 1 | UFOBUF1 | R/W | - | $\checkmark$ | - | 00H |
| F0251H | LIN-UARTO buffer register 2 | UFOBUF2 | R/W | - | $\checkmark$ | - | OOH |
| F0252H | LIN-UARTO buffer register 3 | UFOBUF3 | R/W | - | $\checkmark$ | - | 00H |
| F0253H | LIN-UART0 buffer register 4 | UFOBUF4 | R/W | - | $\checkmark$ | - | OOH |
| F0254H | LIN-UART0 buffer register 5 | UF0BUF5 | R/W | - | $\checkmark$ | - | OOH |
| F0255H | LIN-UART0 buffer register 6 | UF0BUF6 | R/W | - | $\checkmark$ | - | OOH |
| F0256H | LIN-UART0 buffer register 7 | UFOBUF7 | R/W | - | $\checkmark$ | - | 00H |
| F0257H | LIN-UART0 buffer register 8 | UF0BUF8 | R/W | - | $\checkmark$ | - | 00H |
| F0258H | LIN-UARTO buffer control register | UFOBUCTL | R/W | - | - | $\checkmark$ | 0000H |
| F0260H | LIN-UART1 control register 0 | UF1CTL0 | R/W | $\checkmark$ | $\checkmark$ | - | 10H |
| F0261H | LIN-UART1 option control register 0 | UF1OPT0 | R/W | $\checkmark$ | $\checkmark$ | - | 14H |
| F0262H | LIN-UART1 control register 1 | UF1CTL1 | R/W | - | - | $\checkmark$ | OFFFH |
| F0264H | LIN-UART1 option control register 1 | UF1OPT1 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0265H | LIN-UARTO option control register 2 | UF1OPT2 | R/W | $\checkmark$ | $\checkmark$ | - | 00H |
| F0266H | LIN-UART1 status register | UF1STR | R | - | - | $\checkmark$ | 0000H |
| F0268H | LIN-UART1 status clear register | UF1STC | R/W | - | - | $\checkmark$ | 0000H |
| F026AH | LIN-UART1 wait transmit data register | UF1WTX | R/W | - | - | $\checkmark$ | 0000H |
|  | LIN-UART1 8-bit wait transmit data register | UF1WTXB | R/W | - | $\checkmark$ | - | 00H |
| F026EH | LIN-UART1 ID setting register | UF1ID | R/W | - | $\checkmark$ | - | OOH |
| F026FH | LIN-UART1 buffer register 0 | UF1BUF0 | R/W | - | $\checkmark$ | - | OOH |
| F0270H | LIN-UART1 buffer register 1 | UF1BUF1 | R/W | - | $\checkmark$ | - | 00H |
| F0271H | LIN-UART1 buffer register 2 | UF1BUF2 | R/W | - | $\checkmark$ | - | 00H |
| F0272H | LIN-UART1 buffer register 3 | UF1BUF3 | R/W | - | $\checkmark$ | - | 00H |
| F0273H | LIN-UART1 buffer register 4 | UF1BUF4 | R/W | - | $\checkmark$ | - | OOH |
| F0274H | LIN-UART1 buffer register 5 | UF1BUF5 | R/W | - | $\checkmark$ | - | 00H |
| F0275H | LIN-UART1 buffer register 6 | UF1BUF6 | R/W | - | $\checkmark$ | - | OOH |
| F0276H | LIN-UART1 buffer register 7 | UF1BUF7 | R/W | - | $\checkmark$ | - | 00H |
| F0277H | LIN-UART1 buffer register 8 | UF1BUF8 | R/W | - | $\checkmark$ | - | 00H |
| F0278H | LIN-UART1 buffer control register | UF1BUCTL | R/W | - | - | $\checkmark$ | 0000H |

Table 3-6. Extended SFR (2nd SFR) List (8/21)

| Address | Special Function Register (SFR) Name | Symbol | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F0280H | Frequency register SG0FL | SG0FL | R/W | - | - | $\checkmark$ | 0000H |
| F0282H | Frequency register SGOFH | SGOFH | R/W | - | - | $\checkmark$ | 0000H |
| F0284H | Amplitude register | SGOPWM | R/W | - | - | $\checkmark$ | 0000H |
| F0286H | Duration factor register | SG0SDF | R/W | - | $\checkmark$ | - | OOH |
| F0287H | Control register | SGOCTL | R/W | $\checkmark$ | $\checkmark$ | - | 0000H |
| F0288H | Interrupt threshold register | SGOITH | R/W | - | - | $\checkmark$ | 0000H |
| F02F0H | Flash memory CRC control register | CRCOCTL | R/W | $\checkmark$ | $\sqrt{ }$ | - | 00H |
| F02F2H | Flash memory CRC operation result register | PGCRCL | R/W | - | - | $\sqrt{ }$ | 0000H |
| F02FAH | CRC data register | CRCD | R/W | - | - | $\sqrt{ }$ | 0000H |
| F0300H | LCD display data memory0 | SEG0 | R/W | - | $\checkmark$ | - | OOH |
| F0301H | LCD display data memory1 | SEG1 | R/W | - | $\sqrt{ }$ | - | 00H |
| F0302H | LCD display data memory2 | SEG2 | R/W | - | $\checkmark$ | - | 00H |
| F0303H | LCD display data memory3 | SEG3 | R/W | - | $\checkmark$ | - | 00H |
| F0304H | LCD display data memory4 | SEG4 | R/W | - | $\checkmark$ | - | OOH |
| F0305H | LCD display data memory5 | SEG5 | R/W | - | $\checkmark$ | - | OOH |
| F0306H | LCD display data memory6 | SEG6 | R/W | - | $\sqrt{ }$ | - | OOH |
| F0307H | LCD display data memory7 | SEG7 | R/W | - | $\sqrt{ }$ | - | OOH |
| F0308H | LCD display data memory8 | SEG8 | R/W | - | $\checkmark$ | - | 00H |
| F0309H | LCD display data memory9 | SEG9 | R/W | - | $\sqrt{ }$ | - | 00H |
| F030AH | LCD display data memory10 | SEG10 | R/W | - | $\checkmark$ | - | 00H |
| F030BH | LCD display data memory11 | SEG11 | R/W | - | $\checkmark$ | - | 00H |
| F030CH | LCD display data memory12 | SEG12 | R/W | - | $\sqrt{ }$ | - | OOH |
| F030DH | LCD display data memory13 | SEG13 | R/W | - | $\sqrt{ }$ | - | 00H |
| F030EH | LCD display data memory14 | SEG14 | R/W | - | $\checkmark$ | - | OOH |
| F030FH | LCD display data memory15 | SEG15 | R/W | - | $\checkmark$ | - | 00H |
| F0310H | LCD display data memory16 | SEG16 | R/W | - | $\checkmark$ | - | 00H |
| F0311H | LCD display data memory17 | SEG17 | R/W | - | $\checkmark$ | - | 00H |
| F0312H | LCD display data memory18 | SEG18 | R/W | - | $\checkmark$ | - | OOH |
| F0313H | LCD display data memory19 | SEG19 | R/W | - | $\checkmark$ | - | 00H |
| F0314H | LCD display data memory20 | SEG20 | R/W | - | $\checkmark$ | - | OOH |
| F0315H | LCD display data memory21 | SEG21 | R/W | - | $\checkmark$ | - | OOH |
| F0316H | LCD display data memory22 | SEG22 | R/W | - | $\checkmark$ | - | 00H |
| F0317H | LCD display data memory23 | SEG23 | R/W | - | $\checkmark$ | - | OOH |
| F0318H | LCD display data memory24 | SEG24 | R/W | - | $\checkmark$ | - | OOH |
| F0319H | LCD display data memory25 | SEG25 | R/W | - | $\checkmark$ | - | OOH |
| F031AH | LCD display data memory26 | SEG26 | R/W | - | $\checkmark$ | - | 00H |
| F031BH | LCD display data memory27 | SEG27 | R/W | - | $\checkmark$ | - | 00H |
| F031CH | LCD display data memory28 | SEG28 | R/W | - | $\checkmark$ | - | 00H |
| F031DH | LCD display data memory29 | SEG29 | R/W | - | $\checkmark$ | - | OOH |
| F031EH | LCD display data memory30 | SEG30 | R/W | - | $\checkmark$ | - | OOH |
| F031FH | LCD display data memory31 | SEG31 | R/W | - | $\sqrt{ }$ | - | 00H |

Table 3-6. Extended SFR (2nd SFR) List (9/21)

| Address | Special Function Register (SFR) Name | Symbol | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F0320H | LCD display data memory32 | SEG32 | R/W | - | $\checkmark$ | - | OOH |
| F0321H | LCD display data memory33 | SEG33 | R/W | - | $\checkmark$ | - | 00H |
| F0322H | LCD display data memory34 | SEG34 | R/W | - | $\checkmark$ | - | 00H |
| F0323H | LCD display data memory35 | SEG35 | R/W | - | $\checkmark$ | - | 00H |
| F0324H | LCD display data memory36 | SEG36 | R/W | - | $\checkmark$ | - | OOH |
| F0325H | LCD display data memory37 | SEG37 | R/W | - | $\checkmark$ | - | OOH |
| F0326H | LCD display data memory38 | SEG38 | R/W | - | $\checkmark$ | - | 00H |
| F0327H | LCD display data memory39 | SEG39 | R/W | - | $\checkmark$ | - | OOH |
| F0328H | LCD display data memory40 | SEG40 | R/W | - | $\checkmark$ | - | OOH |
| F0329H | LCD display data memory41 | SEG41 | R/W | - | $\checkmark$ | - | OOH |
| F032AH | LCD display data memory42 | SEG42 | R/W | - | $\checkmark$ | - | OOH |
| F032BH | LCD display data memory43 | SEG43 | R/W | - | $\checkmark$ | - | OOH |
| F032CH | LCD display data memory44 | SEG44 | R/W | - | $\checkmark$ | - | OOH |
| F032DH | LCD display data memory45 | SEG45 | R/W | - | $\checkmark$ | - | OOH |
| F032EH | LCD display data memory46 | SEG46 | R/W | - | $\checkmark$ | - | OOH |
| F032FH | LCD display data memory47 | SEG47 | R/W | - | $\checkmark$ | - | OOH |
| F0330H | LCD display data memory48 | SEG48 | R/W | - | $\checkmark$ | - | OOH |
| F0331H | LCD display data memory49 | SEG49 | R/W | - | $\checkmark$ | - | OOH |
| F0332H | LCD display data memory50 | SEG50 | R/W | - | $\checkmark$ | - | 00H |
| F0333H | LCD display data memory51 | SEG51 | R/W | - | $\checkmark$ | - | OOH |
| F0334H | LCD display data memory52 | SEG52 | R/W | - | $\checkmark$ | - | OOH |
| F0335H | LCD display data memory53 ${ }^{\text {Note }}$ | SEG53 | R/W | - | $\checkmark$ | - | 00H |
| F0340H | CAN1 global module control register | C1GMCTRL | R/W | - | - | $\checkmark$ | 0000H |
| F0342H | CAN1 global module clock select register | C1GMCS | R/W | - | $\checkmark$ | - | OFH |
| F0346H | CAN1 global block transmission control register | C1GMABT | R/W | - | - | $\checkmark$ | 0000H |
| F0348H | CAN1 global block transmission delay setting register | C1GMABTD | R/W | - | $\sqrt{ }$ | - | OOH |
| F0380H | CAN1 module mask 1 register L | C1MASK1L | R/W | - | - | $\checkmark$ | Undefined |
| F0382H | CAN1 module mask 1 register H | C1MASK1H | R/W | - | - | $\checkmark$ | Undefined |
| F0384H | CAN1 module mask 2 register L | C1MASK2L | R/W | - | - | $\checkmark$ | Undefined |
| F0386H | CAN1 module mask 2 register H | C1MASK2H | R/W | - | - | $\checkmark$ | Undefined |
| F0388H | CAN1 module mask 3 register L) | C1MASK3L | R/W | - | - | $\checkmark$ | Undefined |
| F038AH | CAN1 module mask 3 register H | C1MASK3H | R/W | - | - | $\checkmark$ | Undefined |
| F038CH | CAN1 module mask 4 register L | C1MASK4L | R/W | - | - | $\checkmark$ | Undefined |
| F038EH | CAN1 module mask 4 register H | C1MASK4H | R/W | - | - | $\checkmark$ | Undefined |
| F0390H | CAN1 module control register | C1CTRL | R/W | - | - | $\checkmark$ | 0000H |
| F0392H | CAN1 module last error information register | C1LEC | R/W | - | $\checkmark$ | - | OOH |
| F0393H | CAN1 module information register | C1INFO | R | - | $\checkmark$ | - | 00H |
| F0394H | CAN1 module error counter register | C1ERC | R | - | - | $\checkmark$ | 0000H |
| F0396H | CAN1 module interrupt enable register | C1IE | R/W | - | - | $\sqrt{ }$ | 0000H |
| F0398H | CAN1 module interrupt status register | CIINTS | R/W | - | - | $\checkmark$ | 0000H |

$<\mathrm{R}>$ Note 128 -pin products only.

Table 3-6. Extended SFR (2nd SFR) List (10/21)

| Address | Special Function Register (SFR) Name | Symbol | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F039AH | CAN1 module bit rate prescaler register | C1BRP | R/W | - | $\checkmark$ | - | FFH |
| F039CH | CAN1 module bit rate register | C1BTR | R/W | - | - | $\checkmark$ | 370FH |
| F039EH | CAN1 module last in-pointer register | C1LIPT | R | - | $\checkmark$ | - | Undefined |
| F03A0H | CAN1 module receive history list register | C1RGPT | R/W | - | - | $\checkmark$ | $\mathrm{xx02H}$ |
| F03A2H | CAN1 module last out-pointer register | C1LOPT | R | - | $\checkmark$ | - | Undefined |
| F03A4H | CAN1 module transmit history list register | C1TGPT | R/W | - | - | $\checkmark$ | xx02H |
| F03A6H | CAN1 module time stamp register | C1TS | R/W | - | - | $\checkmark$ | 0000H |
| F0400H | CAN1 message data byte 01 register 00 | C1MDB0100 | R/W | - | - | $\checkmark$ | Undefined |
| F0400H | CAN1 message data byte 0 register 00 | C1MDB000 | R/W | - | $\checkmark$ | - | Undefined |
| F0401H | CAN1 message data byte 1 register 00 | C1MDB100 | R/W | - | $\checkmark$ | - | Undefined |
| F0402H | CAN1 message data byte 23 register 00 | C1MDB2300 | R/W | - | - | $\checkmark$ | Undefined |
| F0402H | CAN1 message data byte 2 register 00 | C1MDB200 | R/W | - | $\checkmark$ | - | Undefined |
| F0403H | CAN1 message data byte 3 register 00 | C1MDB300 | R/W | - | $\checkmark$ | - | Undefined |
| F0404H | CAN1 message data byte 45 register 00 | C1MDB4500 | R/W | - | - | $\checkmark$ | Undefined |
| F0404H | CAN1 message data byte 4 register 00 | C1MDB400 | R/W | - | $\checkmark$ | - | Undefined |
| F0405H | CAN1 message data byte 5 register 00 | C1MDB500 | R/W | - | $\checkmark$ | - | Undefined |
| F0406H | CAN1 message data byte 67 register 00 | C1MDB6700 | R/W | - | - | $\checkmark$ | Undefined |
| F0406H | CAN1 message data byte 6 register 00 | C1MDB600 | R/W | - | $\checkmark$ | - | Undefined |
| F0407H | CAN1 message data byte 7 register 00 | C1MDB700 | R/W | - | $\checkmark$ | - | Undefined |
| F0408H | CAN1 message data length register 00 | C1MDLC00 | R/W | - | $\checkmark$ | - | 0xH |
| F0409H | CAN1 message Configuration register 00 | C1MCONF00 | R/W | - | $\checkmark$ | - | Undefined |
| F040AH | CAN1 message ID register 00L | C1MIDL00 | R/W | - | - | $\checkmark$ | Undefined |
| F040CH | CAN1 message ID register 00 H | C1MIDH00 | R/W | - | - | $\checkmark$ | Undefined |
| F040EH | CAN1 message control register 00 | C1MCTRL00 | R/W | - | - | $\checkmark$ | Undefined |
| F0410H | CAN1 message data byte 01 register 01 | C1MDB0101 | R/W | - | - | $\checkmark$ | Undefined |
| F0410H | CAN1 message data byte 0 register 01 | C1MDB001 | R/W | - | $\checkmark$ | - | Undefined |
| F0411H | CAN1 message data byte 1 register 01 | C1MDB101 | R/W | - | $\checkmark$ | - | Undefined |
| F0412H | CAN1 message data byte 23 register 01 | C1MDB2301 | R/W | - | - | $\checkmark$ | Undefined |
| F0412H | CAN1 message data byte 2 register 01 | C1MDB201 | R/W | - | $\checkmark$ | - | Undefined |
| F0413H | CAN1 message data byte 3 register 01 | C1MDB301 | R/W | - | $\checkmark$ | - | Undefined |
| F0414H | CAN1 message data byte 45 register 01 | C1MDB4501 | R/W | - | - | $\checkmark$ | Undefined |
| F0414H | CAN1 message data byte 4 register 01 | C1MDB401 | R/W | - | $\checkmark$ | - | Undefined |
| F0415H | CAN1 message data byte 5 register 01 | C1MDB501 | R/W | - | $\checkmark$ | - | Undefined |
| F0416H | CAN1 message data byte 67 register 01 | C1MDB6701 | R/W | - | - | $\checkmark$ | Undefined |
| F0416H | CAN1 message data byte 6 register 01 | C1MDB601 | R/W | - | $\checkmark$ | - | Undefined |
| F0417H | CAN1 message data byte 7 register 01 | C1MDB701 | R/W | - | $\checkmark$ | - | Undefined |
| F0418H | CAN1 message data length register 01 | C1MDLC01 | R/W | - | $\checkmark$ | - | 0xH |
| F0419H | CAN1 message Configuration register 01 | C1MCONF01 | R/W | - | $\checkmark$ | - | Undefined |
| F041AH | CAN1 message ID register 01L | C1MIDL01 | R/W | - | - | $\checkmark$ | Undefined |
| F041CH | CAN1 message ID register 01H | C1MIDH01 | R/W | - | - | $\checkmark$ | Undefined |
| F041EH | CAN1 message control register 01 | C1MCTRL01 | R/W | - | - | $\checkmark$ | Undefined |

Table 3-6. Extended SFR (2nd SFR) List (11/21)

| Address | Special Function Register (SFR) Name | Symbol | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F0420H | CAN1 message data byte 01 register 02 | C1MDB0102 | R/W | - | - | $\checkmark$ | Undefined |
| F0420H | CAN1 message data byte 0 register 02 | C1MDB002 | R/W | - | $\checkmark$ | - | Undefined |
| F0421H | CAN1 message data byte 1 register 02 | C1MDB102 | R/W | - | $\checkmark$ | - | Undefined |
| F0422H | CAN1 message data byte 23 register 02 | C1MDB2302 | R/W | - | - | $\checkmark$ | Undefined |
| F0422H | CAN1 message data byte 2 register 02 | C1MDB202 | R/W | - | $\checkmark$ | - | Undefined |
| F0423H | CAN1 message data byte 3 register 02 | C1MDB302 | R/W | - | $\checkmark$ | - | Undefined |
| F0424H | CAN1 message data byte 45 register 02 | C1MDB4502 | R/W | - | - | $\checkmark$ | Undefined |
| F0424H | CAN1 message data byte 4 register 02 | C1MDB402 | R/W | - | $\checkmark$ | - | Undefined |
| F0425H | CAN1 message data byte 5 register 02 | C1MDB502 | R/W | - | $\checkmark$ | - | Undefined |
| F0426H | CAN1 message data byte 67 register 02 | C1MDB6702 | R/W | - | - | $\checkmark$ | Undefined |
| F0426H | CAN1 message data byte 6 register 02 | C1MDB602 | R/W | - | $\checkmark$ | - | Undefined |
| F0427H | CAN1 message data byte 7 register 02 | C1MDB702 | R/W | - | $\checkmark$ | - | Undefined |
| F0428H | CAN1 message data length register 02 | C1MDLC02 | R/W | - | $\checkmark$ | - | 0xH |
| F0429H | CAN1 message Configuration register 02 | C1MCONF02 | R/W | - | $\checkmark$ | - | Undefined |
| F042AH | CAN1 message ID register 02L | C1MIDL02 | R/W | - | - | $\checkmark$ | Undefined |
| F042CH | CAN1 message ID register 02H | C1MIDH02 | R/W | - | - | $\checkmark$ | Undefined |
| F042EH | CAN1 message control register 02 | C1MCTRL02 | R/W | - | - | $\checkmark$ | Undefined |
| F0430H | CAN1 message data byte 01 register 03 | C1MDB0103 | R/W | - | - | $\checkmark$ | Undefined |
| F0430H | CAN1 message data byte 0 register 03 | C1MDB003 | R/W | - | $\checkmark$ | - | Undefined |
| F0431H | CAN1 message data byte 1 register 03 | C1MDB103 | R/W | - | $\checkmark$ | - | Undefined |
| F0432H | CAN1 message data byte 23 register 03 | C1MDB2303 | R/W | - | - | $\checkmark$ | Undefined |
| F0432H | CAN1 message data byte 2 register 03 | C1MDB203 | R/W | - | $\checkmark$ | - | Undefined |
| F0433H | CAN1 message data byte 3 register 03 | C1MDB303 | R/W | - | $\checkmark$ | - | Undefined |
| F0434H | CAN1 message data byte 45 register 03 | C1MDB4503 | R/W | - | - | $\checkmark$ | Undefined |
| F0434H | CAN1 message data byte 4 register 03 | C1MDB403 | R/W | - | $\checkmark$ | - | Undefined |
| F0435H | CAN1 message data byte 5 register 03 | C1MDB503 | R/W | - | $\checkmark$ | - | Undefined |
| F0436H | CAN1 message data byte 67 register 03 | C1MDB6703 | R/W | - | - | $\checkmark$ | Undefined |
| F0436H | CAN1 message data byte 6 register 03 | C1MDB603 | R/W | - | $\checkmark$ | - | Undefined |
| F0437H | CAN1 message data byte 7 register 03 | C1MDB703 | R/W | - | $\checkmark$ | - | Undefined |
| F0438H | CAN1 message data length register 03 | C1MDLC03 | R/W | - | $\checkmark$ | - | 0xH |
| F0439H | CAN1 message Configuration register 03 | C1MCONF03 | R/W | - | $\checkmark$ | - | Undefined |
| F043AH | CAN1 message ID register 03L | C1MIDL03 | R/W | - | - | $\checkmark$ | Undefined |
| F043CH | CAN1 message ID register 03H | C1MIDH03 | R/W | - | - | $\checkmark$ | Undefined |
| F043EH | CAN1 message control register 03 | C1MCTRL03 | R/W | - | - | $\checkmark$ | Undefined |
| F0440H | CAN1 message data byte 01 register 04 | C1MDB0104 | R/W | - | - | $\checkmark$ | Undefined |
| F0440H | CAN1 message data byte 0 register 04 | C1MDB004 | R/W | - | $\checkmark$ | - | Undefined |
| F0441H | CAN1 message data byte 1 register 04 | C1MDB104 | R/W | - | $\checkmark$ | - | Undefined |
| F0442H | CAN1 message data byte 23 register 04 | C1MDB2304 | R/W | - | - | $\checkmark$ | Undefined |
| F0442H | CAN1 message data byte 2 register 04 | C1MDB204 | R/W | - | $\checkmark$ | - | Undefined |
| F0443H | CAN1 message data byte 3 register 04 | C1MDB304 | R/W | - | $\checkmark$ | - | Undefined |

Table 3-6. Extended SFR (2nd SFR) List (12/21)

| Address | Special Function Register (SFR) Name | Symbol | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F0444H | CAN1 message data byte 45 register 04 | C1MDB4504 | R/W | - | - | $\checkmark$ | Undefined |
| F0444H | CAN1 message data byte 4 register 04 | C1MDB404 | R/W | - | $\checkmark$ | - | Undefined |
| F0445H | CAN1 message data byte 5 register 04 | C1MDB504 | R/W | - | $\checkmark$ | - | Undefined |
| F0446H | CAN1 message data byte 67 register 04 | C1MDB6704 | R/W | - | - | $\checkmark$ | Undefined |
| F0446H | CAN1 message data byte 6 register 04 | C1MDB604 | R/W | - | $\checkmark$ | - | Undefined |
| F0447H | CAN1 message data byte 7 register 04 | C1MDB704 | R/W | - | $\checkmark$ | - | Undefined |
| F0448H | CAN1 message data length register 04 | C1MDLC04 | R/W | - | $\checkmark$ | - | 0xH |
| F0449H | CAN1 message Configuration register 04 | C1MCONF04 | R/W | - | $\checkmark$ | - | Undefined |
| F044AH | CAN1 message ID register 04L | C1MIDL04 | R/W | - | - | $\sqrt{ }$ | Undefined |
| F044CH | CAN1 message ID register 04H | C1MIDH04 | R/W | - | - | $\sqrt{ }$ | Undefined |
| F044EH | CAN1 message control register 04 | C1MCTRL04 | R/W | - | - | $\sqrt{ }$ | Undefined |
| F0450H | CAN1 message data byte 01 register 05 | C1MDB0105 | R/W | - | - | $\checkmark$ | Undefined |
| F0450H | CAN1 message data byte 0 register 05 | C1MDB005 | R/W | - | $\checkmark$ | - | Undefined |
| F0451H | CAN1 message data byte 1 register 05 | C1MDB105 | R/W | - | $\checkmark$ | - | Undefined |
| F0452H | CAN1 message data byte 23 register 05 | C1MDB2305 | R/W | - | - | $\checkmark$ | Undefined |
| F0452H | CAN1 message data byte 2 register 05 | C1MDB205 | R/W | - | $\checkmark$ | - | Undefined |
| F0453H | CAN1 message data byte 3 register 05 | C1MDB305 | R/W | - | $\checkmark$ | - | Undefined |
| F0454H | CAN1 message data byte 45 register 05 | C1MDB4505 | R/W | - | - | $\sqrt{ }$ | Undefined |
| F0454H | CAN1 message data byte 4 register 05 | C1MDB405 | R/W | - | $\checkmark$ | - | Undefined |
| F0455H | CAN1 message data byte 5 register 05 | C1MDB505 | R/W | - | $\checkmark$ | - | Undefined |
| F0456H | CAN1 message data byte 67 register 05 | C1MDB6705 | R/W | - | - | $\checkmark$ | Undefined |
| F0456H | CAN1 message data byte 6 register 05 | C1MDB605 | R/W | - | $\checkmark$ | - | Undefined |
| F0457H | CAN1 message data byte 7 register 05 | C1MDB705 | R/W | - | $\checkmark$ | - | Undefined |
| F0458H | CAN1 message data length register 05 | C1MDLC05 | R/W | - | $\checkmark$ | - | 0xH |
| F0459H | CAN1 message Configuration register 05 | C1MCONF05 | R/W | - | $\checkmark$ | - | Undefined |
| F045AH | CAN1 message ID register 05L | C1MIDL05 | R/W | - | - | $\checkmark$ | Undefined |
| F045CH | CAN1 message ID register 05H | C1MIDH05 | R/W | - | - | $\sqrt{ }$ | Undefined |
| F045EH | CAN1 message control register 05 | C1MCTRL05 | R/W | - | - | $\sqrt{ }$ | Undefined |
| F0460H | CAN1 message data byte 01 register 06 | C1MDB0106 | R/W | - | - | $\sqrt{ }$ | Undefined |
| F0460H | CAN1 message data byte 0 register 06 | C1MDB006 | R/W | - | $\checkmark$ | - | Undefined |
| F0461H | CAN1 message data byte 1 register 06 | C1MDB106 | R/W | - | $\sqrt{ }$ | - | Undefined |
| F0462H | CAN1 message data byte 23 register 06 | C1MDB2306 | R/W | - | - | $\checkmark$ | Undefined |
| F0462H | CAN1 message data byte 2 register 06 | C1MDB206 | R/W | - | $\checkmark$ | - | Undefined |
| F0463H | CAN1 message data byte 3 register 06 | C1MDB306 | R/W | - | $\checkmark$ | - | Undefined |
| F0464H | CAN1 message data byte 45 register 06 | C1MDB4506 | R/W | - | - | $\checkmark$ | Undefined |
| F0464H | CAN1 message data byte 4 register 06 | C1MDB406 | R/W | - | $\checkmark$ | - | Undefined |
| F0465H | CAN1 message data byte 5 register 06 | C1MDB506 | R/W | - | $\checkmark$ | - | Undefined |
| F0466H | CAN1 message data byte 67 register 06 | C1MDB6706 | R/W | - | - | $\sqrt{ }$ | Undefined |
| F0466H | CAN1 message data byte 6 register 06 | C1MDB606 | R/W | - | $\checkmark$ | - | Undefined |
| F0467H | CAN1 message data byte 7 register 06 | C1MDB706 | R/W | - | $\checkmark$ | - | Undefined |
| F0468H | CAN1 message data length register 06 | C1MDLC06 | R/W | - | $\checkmark$ | - | $0 \times \mathrm{H}$ |
| F0469H | CAN1 message Configuration register 06 | C1MCONF06 | R/W | - | $\checkmark$ | - | Undefined |

Table 3-6. Extended SFR (2nd SFR) List (13/21)

| Address | Special Function Register (SFR) Name | Symbol | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F046AH | CAN1 message ID register 06L | C1MIDL06 | R/W | - | - | $\checkmark$ | Undefined |
| F046CH | CAN1 message ID register 06H | C1MIDH06 | R/W | - | - | $\checkmark$ | Undefined |
| F046EH | CAN1 message control register 06 | C1MCTRL06 | R/W | - | - | $\checkmark$ | Undefined |
| F0470H | CAN1 message data byte 01 register 07 | C1MDB0107 | R/W | - | - | $\checkmark$ | Undefined |
| F0470H | CAN1 message data byte 0 register 07 | C1MDB007 | R/W | - | $\checkmark$ | - | Undefined |
| F0471H | CAN1 message data byte 1 register 07 | C1MDB107 | R/W | - | $\checkmark$ | - | Undefined |
| F0472H | CAN1 message data byte 23 register 07 | C1MDB2307 | R/W | - | - | $\checkmark$ | Undefined |
| F0472H | CAN1 message data byte 2 register 07 | C1MDB207 | R/W | - | $\checkmark$ | - | Undefined |
| F0473H | CAN1 message data byte 3 register 07 | C1MDB307 | R/W | - | $\checkmark$ | - | Undefined |
| F0474H | CAN1 message data byte 45 register 07 | C1MDB4507 | R/W | - | - | $\checkmark$ | Undefined |
| F0474H | CAN1 message data byte 4 register 07 | C1MDB407 | R/W | - | $\checkmark$ | - | Undefined |
| F0475H | CAN1 message data byte 5 register 07 | C1MDB507 | R/W | - | $\checkmark$ | - | Undefined |
| F0476H | CAN1 message data byte 67 register 07 | C1MDB6707 | R/W | - | - | $\checkmark$ | Undefined |
| F0476H | CAN1 message data byte 6 register 07 | C1MDB607 | R/W | - | $\checkmark$ | - | Undefined |
| F0477H | CAN1 message data byte 7 register 07 | C1MDB707 | R/W | - | $\checkmark$ | - | Undefined |
| F0478H | CAN1 message data length register 07 | C1MDLC07 | R/W | - | $\checkmark$ | - | 0xH |
| F0479H | CAN1 message Configuration register 07 | C1MCONF07 | R/W | - | $\checkmark$ | - | Undefined |
| F047AH | CAN1 message ID register 07L | C1MIDL07 | R/W | - | - | $\checkmark$ | Undefined |
| F047CH | CAN1 message ID register 07H | C1MIDH07 | R/W | - | - | $\sqrt{ }$ | Undefined |
| F047EH | CAN1 message control register 07 | C1MCTRL07 | R/W | - | - | $\checkmark$ | Undefined |
| F0480H | CAN1 message data byte 01 register 08 | C1MDB0108 | R/W | - | - | $\sqrt{ }$ | Undefined |
| F0480H | CAN1 message data byte 0 register 08 | C1MDB008 | R/W | - | $\checkmark$ | - | Undefined |
| F0481H | CAN1 message data byte 1 register 08 | C1MDB108 | R/W | - | $\checkmark$ | - | Undefined |
| F0482H | CAN1 message data byte 23 register 08 | C1MDB2308 | R/W | - | - | $\checkmark$ | Undefined |
| F0482H | CAN1 message data byte 2 register 08 | C1MDB208 | R/W | - | $\checkmark$ | - | Undefined |
| F0483H | CAN1 message data byte 3 register 08 | C1MDB308 | R/W | - | $\checkmark$ | - | Undefined |
| F0484H | CAN1 message data byte 45 register 08 | C1MDB4508 | R/W | - | - | $\checkmark$ | Undefined |
| F0484H | CAN1 message data byte 4 register 08 | C1MDB408 | R/W | - | $\checkmark$ | - | Undefined |
| F0485H | CAN1 message data byte 5 register 08 | C1MDB508 | R/W | - | $\checkmark$ | - | Undefined |
| F0486H | CAN1 message data byte 67 register 08 | C1MDB6708 | R/W | - | - | $\checkmark$ | Undefined |
| F0486H | CAN1 message data byte 6 register 08 | C1MDB608 | R/W | - | $\checkmark$ | - | Undefined |
| F0487H | CAN1 message data byte 7 register 08 | C1MDB708 | R/W | - | $\checkmark$ | - | Undefined |
| F0488H | CAN1 message data length register 08 | C1MDLC08 | R/W | - | $\checkmark$ | - | 0xH |
| F0489H | CAN1 message Configuration register 08 | C1MCONF08 | R/W | - | $\checkmark$ | - | Undefined |
| F048AH | CAN1 message ID register 08L | C1MIDL08 | R/W | - | - | $\checkmark$ | Undefined |
| F048CH | CAN1 message ID register 08H | C1MIDH08 | R/W | - | - | $\checkmark$ | Undefined |
| F048EH | CAN1 message control register 08 | C1MCTRL08 | R/W | - | - | $\checkmark$ | Undefined |
| F0490H | CAN1 message data byte 01 register 09 | C1MDB0109 | R/W | - | - | $\checkmark$ | Undefined |
| F0490H | CAN1 message data byte 0 register 09 | C1MDB009 | R/W | - | $\checkmark$ | - | Undefined |
| F0491H | CAN1 message data byte 1 register 09 | C1MDB109 | R/W | - | $\checkmark$ | - | Undefined |

Table 3-6. Extended SFR (2nd SFR) List (14/21)

| Address | Special Function Register (SFR) Name | Symbol | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F0492H | CAN1 message data byte 23 register 09 | C1MDB2309 | R/W | - | - | $\checkmark$ | Undefined |
| F0492H | CAN1 message data byte 2 register 09 | C1MDB209 | R/W | - | $\checkmark$ | - | Undefined |
| F0493H | CAN1 message data byte 3 register 09 | C1MDB309 | R/W | - | $\checkmark$ | - | Undefined |
| F0494H | CAN1 message data byte 45 register 09 | C1MDB4509 | R/W | - | - | $\checkmark$ | Undefined |
| F0494H | CAN1 message data byte 4 register 09 | C1MDB409 | R/W | - | $\checkmark$ | - | Undefined |
| F0495H | CAN1 message data byte 5 register 09 | C1MDB509 | R/W | - | $\checkmark$ | - | Undefined |
| F0496H | CAN1 message data byte 67 register 09 | C1MDB6709 | R/W | - | - | $\checkmark$ | Undefined |
| F0496H | CAN1 message data byte 6 register 09 | C1MDB609 | R/W | - | $\checkmark$ | - | Undefined |
| F0497H | CAN1 message data byte 7 register 09 | C1MDB709 | R/W | - | $\checkmark$ | - | Undefined |
| F0498H | CAN1 message data length register 09 | C1MDLC09 | R/W | - | $\checkmark$ | - | 0xH |
| F0499H | CAN1 message Configuration register 09 | C1MCONF09 | R/W | - | $\checkmark$ | - | Undefined |
| F049AH | CAN1 message ID register 09L | C1MIDL09 | R/W | - | - | $\checkmark$ | Undefined |
| F049CH | CAN1 message ID register 09H | C1MIDH09 | R/W | - | - | $\checkmark$ | Undefined |
| F049EH | CAN1 message control register 09 | C1MCTRL09 | R/W | - | - | $\checkmark$ | Undefined |
| F04A0H | CAN1 message data byte 01 register 10 | C1MDB0110 | R/W | - | - | $\checkmark$ | Undefined |
| F04A0H | CAN1 message data byte 0 register 10 | C1MDB010 | R/W | - | $\checkmark$ | - | Undefined |
| F04A1H | CAN1 message data byte 1 register 10 | C1MDB110 | R/W | - | $\checkmark$ | - | Undefined |
| F04A2H | CAN1 message data byte 23 register 10 | C1MDB2310 | R/W | - | - | $\checkmark$ | Undefined |
| F04A2H | CAN1 message data byte 2 register 10 | C1MDB210 | R/W | - | $\checkmark$ | - | Undefined |
| F04A3H | CAN1 message data byte 3 register 10 | C1MDB310 | R/W | - | $\checkmark$ | - | Undefined |
| F04A4H | CAN1 message data byte 45 register 10 | C1MDB4510 | R/W | - | - | $\checkmark$ | Undefined |
| F04A4H | CAN1 message data byte 4 register 10 | C1MDB410 | R/W | - | $\checkmark$ | - | Undefined |
| F04A5H | CAN1 message data byte 5 register 10 | C1MDB510 | R/W | - | $\checkmark$ | - | Undefined |
| F04A6H | CAN1 message data byte 67 register 10 | C1MDB6710 | R/W | - | - | $\checkmark$ | Undefined |
| F04A6H | CAN1 message data byte 6 register 10 | C1MDB610 | R/W | - | $\checkmark$ | - | Undefined |
| F04A7H | CAN1 message data byte 7 register 10 | C1MDB710 | R/W | - | $\checkmark$ | - | Undefined |
| F04A8H | CAN1 message data length register 10 | C1MDLC10 | R/W | - | $\checkmark$ | - | 0xH |
| F04A9H | CAN1 message Configuration register 10 | C1MCONF10 | R/W | - | $\checkmark$ | - | Undefined |
| F04AAH | CAN1 message ID register 10L | C1MIDL10 | R/W | - | - | $\checkmark$ | Undefined |
| F04ACH | CAN1 message ID register 10H | C1MIDH10 | R/W | - | - | $\checkmark$ | Undefined |
| F04AEH | CAN1 message control register 10 | C1MCTRL10 | R/W | - | - | $\checkmark$ | Undefined |
| F04B0H | CAN1 message data byte 01 register 11 | C1MDB0111 | R/W | - | - | $\checkmark$ | Undefined |
| F04B0H | CAN1 message data byte 0 register 11 | C1MDB011 | R/W | - | $\checkmark$ | - | Undefined |
| F04B1H | CAN1 message data byte 1 register 11 | C1MDB111 | R/W | - | $\checkmark$ | - | Undefined |
| F04B2H | CAN1 message data byte 23 register 11 | C1MDB2311 | R/W | - | - | $\checkmark$ | Undefined |
| F04B2H | CAN1 message data byte 2 register 11 | C1MDB211 | R/W | - | $\checkmark$ | - | Undefined |
| F04B3H | CAN1 message data byte 3 register 11 | C1MDB311 | R/W | - | $\checkmark$ | - | Undefined |
| F04B4H | CAN1 message data byte 45 register 11 | C1MDB4511 | R/W | - | - | $\checkmark$ | Undefined |
| F04B4H | CAN1 message data byte 4 register 11 | C1MDB411 | R/W | - | $\checkmark$ | - | Undefined |
| F04B5H | CAN1 message data byte 5 register 11 | C1MDB511 | R/W | - | $\checkmark$ | - | Undefined |

Table 3-6. Extended SFR (2nd SFR) List (15/21)

| Address | Special Function Register (SFR) Name | Symbol | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F04B6H | CAN1 message data byte 67 register 11 | C1MDB6711 | R/W | - | - | $\checkmark$ | Undefined |
| F04B6H | CAN1 message data byte 6 register 11 | C1MDB611 | R/W | - | $\checkmark$ | - | Undefined |
| F04B7H | CAN1 message data byte 7 register 11 | C1MDB711 | R/W | - | $\checkmark$ | - | Undefined |
| F04B8H | CAN1 message data length register 11 | C1MDLC11 | R/W | - | $\checkmark$ | - | $0 \times \mathrm{H}$ |
| F04B9H | CAN1 message Configuration register 11 | C1MCONF11 | R/W | - | $\checkmark$ | - | Undefined |
| F04BAH | CAN1 message ID register 11L | C1MIDL11 | R/W | - | - | $\checkmark$ | Undefined |
| F04BCH | CAN1 message ID register 11H | C1MIDH11 | R/W | - | - | $\checkmark$ | Undefined |
| F04BEH | CAN1 message control register 11 | C1MCTRL11 | R/W | - | - | $\checkmark$ | Undefined |
| F04COH | CAN1 message data byte 01 register 12 | C1MDB0112 | R/W | - | - | $\checkmark$ | Undefined |
| $\mathrm{F04COH}$ | CAN1 message data byte 0 register 12 | C1MDB012 | R/W | - | $\checkmark$ | - | Undefined |
| F04C1H | CAN1 message data byte 1 register 12 | C1MDB112 | R/W | - | $\checkmark$ | - | Undefined |
| F04C2H | CAN1 message data byte 23 register 12 | C1MDB2312 | R/W | - | - | $\checkmark$ | Undefined |
| F04C2H | CAN1 message data byte 2 register 12 | C1MDB212 | R/W | - | $\checkmark$ | - | Undefined |
| F04C3H | CAN1 message data byte 3 register 12 | C1MDB312 | R/W | - | $\checkmark$ | - | Undefined |
| F04C4H | CAN1 message data byte 45 register 12 | C1MDB4512 | R/W | - | - | $\checkmark$ | Undefined |
| F04C4H | CAN1 message data byte 4 register 12 | C1MDB412 | R/W | - | $\checkmark$ | - | Undefined |
| F04C5H | CAN1 message data byte 5 register 12 | C1MDB512 | R/W | - | $\checkmark$ | - | Undefined |
| F04C6H | CAN1 message data byte 67 register 12 | C1MDB6712 | R/W | - | - | $\sqrt{ }$ | Undefined |
| F04C6H | CAN1 message data byte 6 register 12 | C1MDB612 | R/W | - | $\checkmark$ | - | Undefined |
| F04C7H | CAN1 message data byte 7 register 12 | C1MDB712 | R/W | - | $\checkmark$ | - | Undefined |
| F04C8H | CAN1 message data length register 12 | C1MDLC12 | R/W | - | $\checkmark$ | - | 0xH |
| F04C9H | CAN1 message Configuration register 12 | C1MCONF12 | R/W | - | $\checkmark$ | - | Undefined |
| F04CAH | CAN1 message ID register 12L | C1MIDL12 | R/W | - | - | $\checkmark$ | Undefined |
| F04CCH | CAN1 message ID register 12H | C1MIDH12 | R/W | - | - | $\checkmark$ | Undefined |
| F04CEH | CAN1 message control register 12 | C1MCTRL12 | R/W | - | - | $\checkmark$ | Undefined |
| F04D0H | CAN1 message data byte 01 register 13 | C1MDB0113 | R/W | - | - | $\checkmark$ | Undefined |
| F04D0H | CAN1 message data byte 0 register 13 | C1MDB013 | R/W | - | $\checkmark$ | - | Undefined |
| F04D1H | CAN1 message data byte 1 register 13 | C1MDB113 | R/W | - | $\checkmark$ | - | Undefined |
| F04D2H | CAN1 message data byte 23 register 13 | C1MDB2313 | R/W | - | - | $\sqrt{ }$ | Undefined |
| F04D2H | CAN1 message data byte 2 register 13 | C1MDB213 | R/W | - | $\checkmark$ | - | Undefined |
| F04D3H | CAN1 message data byte 3 register 13 | C1MDB313 | R/W | - | $\checkmark$ | - | Undefined |
| F04D4H | CAN1 message data byte 45 register 13 | C1MDB4513 | R/W | - | - | $\checkmark$ | Undefined |
| F04D4H | CAN1 message data byte 4 register 13 | C1MDB413 | R/W | - | $\checkmark$ | - | Undefined |
| F04D5H | CAN1 message data byte 5 register 13 | C1MDB513 | R/W | - | $\checkmark$ | - | Undefined |
| F04D6H | CAN1 message data byte 67 register 13 | C1MDB6713 | R/W | - | - | $\checkmark$ | Undefined |
| F04D6H | CAN1 message data byte 6 register 13 | C1MDB613 | R/W | - | $\checkmark$ | - | Undefined |
| F04D7H | CAN1 message data byte 7 register 13 | C1MDB713 | R/W | - | $\checkmark$ | - | Undefined |
| F04D8H | CAN1 message data length register 13 | C1MDLC13 | R/W | - | $\checkmark$ | - | 0xH |
| F04D9H | CAN1 message Configuration register 13 | C1MCONF13 | R/W | - | $\checkmark$ | - | Undefined |
| F04DAH | CAN1 message ID register 13L | C1MIDL13 | R/W | - | - | $\checkmark$ | Undefined |
| F04DCH | CAN1 message ID register 13H | C1MIDH13 | R/W | - | - | $\checkmark$ | Undefined |
| F04DEH | CAN1 message control register 13 | C1MCTRL13 | R/W | - | - | $\checkmark$ | Undefined |

Table 3-6. Extended SFR (2nd SFR) List (16/21)

| Address | Special Function Register (SFR) Name | Symbol | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F04EOH | CAN1 message data byte 01 register 14 | C1MDB0114 | R/W | - | - | $\checkmark$ | Undefined |
| F04E0H | CAN1 message data byte 0 register 14 | C1MDB014 | R/W | - | $\checkmark$ | - | Undefined |
| F04E1H | CAN1 message data byte 1 register 14 | C1MDB114 | R/W | - | $\checkmark$ | - | Undefined |
| F04E2H | CAN1 message data byte 23 register 14 | C1MDB2314 | R/W | - | - | $\checkmark$ | Undefined |
| F04E2H | CAN1 message data byte 2 register 14 | C1MDB214 | R/W | - | $\sqrt{ }$ | - | Undefined |
| F04E3H | CAN1 message data byte 3 register 14 | C1MDB314 | R/W | - | $\checkmark$ | - | Undefined |
| F04E4H | CAN1 message data byte 45 register 14 | C1MDB4514 | R/W | - | - | $V$ | Undefined |
| F04E4H | CAN1 message data byte 4 register 14 | C1MDB414 | R/W | - | $\checkmark$ | - | Undefined |
| F04E5H | CAN1 message data byte 5 register 14 | C1MDB514 | R/W | - | $\checkmark$ | - | Undefined |
| F04E6H | CAN1 message data byte 67 register 14 | C1MDB6714 | R/W | - | - | $\checkmark$ | Undefined |
| F04E6H | CAN1 message data byte 6 register 14 | C1MDB614 | R/W | - | $\sqrt{ }$ | - | Undefined |
| F04E7H | CAN1 message data byte 7 register 14 | C1MDB714 | R/W | - | $\checkmark$ | - | Undefined |
| F04E8H | CAN1 message data length register 14 | C1MDLC14 | R/W | - | $\checkmark$ | - | 0xH |
| F04E9H | CAN1 message Configuration register 14 | C1MCONF14 | R/W | - | $\checkmark$ | - | Undefined |
| F04EAH | CAN1 message ID register 14L | C1MIDL14 | R/W | - | - | $\checkmark$ | Undefined |
| F04ECH | CAN1 message ID register 14H | C1MIDH14 | R/W | - | - | $\checkmark$ | Undefined |
| F04EEH | CAN1 message control register 14 | C1MCTRL14 | R/W | - | - | $\checkmark$ | Undefined |
| F04FOH | CAN1 message data byte 01 register 15 | C1MDB0115 | R/W | - | - | $\checkmark$ | Undefined |
| F04FOH | CAN1 message data byte 0 register 15 | C1MDB015 | R/W | - | $\checkmark$ | - | Undefined |
| F04F1H | CAN1 message data byte 1 register 15 | C1MDB115 | R/W | - | $\checkmark$ | - | Undefined |
| F04F2H | CAN1 message data byte 23 register 15 | C1MDB2315 | R/W | - | - | $\checkmark$ | Undefined |
| F04F2H | CAN1 message data byte 2 register 15 | C1MDB215 | R/W | - | $\sqrt{ }$ | - | Undefined |
| F04F3H | CAN1 message data byte 3 register 15 | C1MDB315 | R/W | - | $\sqrt{ }$ | - | Undefined |
| F04F4H | CAN1 message data byte 45 register 15 | C1MDB4515 | R/W | - | - | $\checkmark$ | Undefined |
| F04F4H | CAN1 message data byte 4 register 15 | C1MDB415 | R/W | - | $\checkmark$ | - | Undefined |
| F04F5H | CAN1 message data byte 5 register 15 | C1MDB515 | R/W | - | $\checkmark$ | - | Undefined |
| F04F6H | CAN1 message data byte 67 register 15 | C1MDB6715 | R/W | - | - | $\checkmark$ | Undefined |
| F04F6H | CAN1 message data byte 6 register 15 | C1MDB615 | R/W | - | $\checkmark$ | - | Undefined |
| F04F7H | CAN1 message data byte 7 register 15 | C1MDB715 | R/W | - | $\checkmark$ | - | Undefined |
| F04F8H | CAN1 message data length register 15 | C1MDLC15 | R/W | - | $\sqrt{ }$ | - | 0xH |
| F04F9H | CAN1 message Configuration register 15 | C1MCONF15 | R/W | - | $\checkmark$ | - | Undefined |
| F04FAH | CAN1 message ID register 15L | C1MIDL15 | R/W | - | - | $\checkmark$ | Undefined |
| F04FCH | CAN1 message ID register 15H | C1MIDH15 | R/W | - | - | $\checkmark$ | Undefined |
| F04FEH | CAN1 message control register 15 | C1MCTRL15 | R/W | - | - | $\checkmark$ | Undefined |
| F 05 COH | CANO global module control register | COGMCTRL | R/W | - | - | $\checkmark$ | 0000H |
| F05C6H | CAN0 global block transmission control register | COGMABT | R/W | - | - | $\checkmark$ | 0000H |
| F05C8H | CAN0 global block transmission delay setting register | C0GMABTD | R/W | - | $\checkmark$ | - | OOH |
| F05CEH | CANO global module clock select register | COGMCS | R/W | - | $\checkmark$ | - | OFH |

Table 3-6. Extended SFR (2nd SFR) List (17/21)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F05D0H | CANO module mask 1 register L | C0MASK1L |  |  | R/W | - | - | $\checkmark$ | Undefined |
| F05D2H | CANO module mask 1 register H | C0MASK1H |  | R/W | - | - | $\checkmark$ | Undefined |
| F05D4H | CANO module mask 2 register L | C0MASK2L |  | R/W | - | - | $\checkmark$ | Undefined |
| F05D6H | CANO module mask 2 register H | C0MASK2H |  | R/W | - | - | $\sqrt{ }$ | Undefined |
| F05D8H | CAN0 module mask 3 register L | COMASK3L |  | R/W | - | - | $\checkmark$ | Undefined |
| F05DAH | CANO module mask 3 register H | C0MASK3H |  | R/W | - | - | $\checkmark$ | Undefined |
| F05DCH | CANO module mask 4 register L | COMASK4L |  | R/W | - | - | $\checkmark$ | Undefined |
| F05DEH | CANO module mask 4 register H | COMASK4H |  | R/W | - | - | $\sqrt{ }$ | Undefined |
| F05E0H | CANO module control register | COCTRL |  | R/W | - | - | $\checkmark$ | 0000H |
| F05E2H | CANO module last error information register | COLEC |  | R/W | - | $\sqrt{ }$ | - | 00H |
| F05E3H | CANO module information register | COINFO |  | R | - | $\checkmark$ | - | 00H |
| F05E4H | CANO module error counter register | COERC |  | R | - | - | $\checkmark$ | 0000H |
| F05E6H | CANO module interrupt enable register | COIE |  | R/W | - | - | $\checkmark$ | 0000H |
| F05E8H | CANO module interrupt status register | COINTS |  | R/W | - | - | $\checkmark$ | 0000H |
| F05EAH | CAN0 module bit rate prescaler register | COBRP |  | R/W | - | $\checkmark$ | - | FFH |
| F05ECH | CAN0 module bit rate register | COBTR |  | R/W | - | - | $\checkmark$ | 370FH |
| F05EEH | CANO module last in-pointer register | COLIPT |  | R | - | $\sqrt{ }$ | - | Undefined |
| F05F0H | CANO module receive history list register | CORGPT |  | R/W | - | - | $\sqrt{ }$ | xx02H |
| F05F2H | CANO module last out-pointer register | COLOPT |  | R | - | $\checkmark$ | - | Undefined |
| F05F4H | CANO module transmit history list register | C0TGPT |  | R/W | - | - | $\sqrt{ }$ | xx2H |
| F05F6H | CANO module time stamp register | COTS |  | R/W | - | - | $\checkmark$ | 0000H |
| F0600H | CAN0 message data byte 01 register 00 | COMDB000 | C0MDB0100 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0601H |  | C0MDB100 |  |  |  |  |  |  |
| F0602H | CANO message data byte 23 register 00 | COMDB200 | C0MDB2300 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0603H |  | C0MDB300 |  |  |  |  |  |  |
| F0604H | CAN0 message data Byte 45 register 00 | C0MDB400 | C0MDB4500 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0605H |  | C0MDB500 |  |  |  |  |  |  |
| F0606H | CANO message data byte 67 register 00 | C0MDB600 | C0MDB6700 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0607H |  | C0MDB700 |  |  |  |  |  |  |
| F0608H | CANO message data length register 00 | C0MDLC00 |  | R/W | - | $\checkmark$ | - | 0xH |
| F0609H | CAN0 message configuration register 00 | COMCONF00 |  | R/W | - | $\checkmark$ | - | Undefined |
| F060AH | CANO message ID register 00L | COMIDLOO |  | R/W | - | - | $\sqrt{ }$ | Undefined |
| F060CH | CAN0 message ID register 00H | COMIDH00 |  | R/W | - | - | $\checkmark$ | Undefined |
| F060EH | CAN0 message control register 00 | COMCTRLOO |  | R/W | - | - | $\checkmark$ | Undefined |
| F0610H | CAN0 message data byte 01 register 01 | C0MDB001 | C0MDB0101 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0611H |  | C0MDB101 |  |  |  |  |  |  |
| F0612H | CANO message data byte 23 register 01 | COMDB201 | C0MDB2301 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0613H |  | C0MDB301 |  |  |  |  |  |  |
| F0614H | CAN0 message data byte 45 register 01 | C0MDB401 | C0MDB4501 | R/W | - | $\sqrt{ }$ | $\sqrt{ }$ | Undefined |
| F0615H |  | C0MDB501 |  |  |  |  |  |  |
| F0616H | CAN0 message data byte 67 register 01 | C0MDB601 | C0MDB6701 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0617H |  | C0MDB701 |  |  |  |  |  |  |
| F0618H | CAN0 message data length register 01 | C0MDLC01 |  | R/W | - | $\checkmark$ | - | 0xH |
| F0619H | CAN0 message configuration register 01 | COMCONF01 |  | R/W | - | $\checkmark$ | - | Undefined |
| F061AH | CAN0 message ID register 01L | COMIDLO1 |  | R/W | - | - | $\sqrt{ }$ | Undefined |
| F061CH | CAN0 message ID register 01H | C0MIDH01 |  | R/W | - | - | $\sqrt{ }$ | Undefined |

Table 3-6. Extended SFR (2nd SFR) List (18/21)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F061EH | CAN0 message control register 01 | COMCTRLO1 |  |  | R/W | - | - | $\checkmark$ | Undefined |
| F0620H | CAN0 message data byte 01 register 02 | C0MDB002 | C0MDB0102 | R/W | - | $\sqrt{ }$ | $\sqrt{ }$ | Undefined |
| F0621H |  | C0MDB102 |  |  |  |  |  |  |
| F0622H | CANO message data byte 23 register 02 | C0MDB202 | C0MDB2302 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0623H |  | C0MDB302 |  |  |  |  |  |  |
| F0624H | CANO message data byte 45 register 02 | C0MDB402 | C0MDB4502 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0625H |  | C0MDB502 |  |  |  |  |  |  |
| F0626H | CANO message data byte 67 register 02 | C0MDB602 | C0MDB6702 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0627H |  | C0MDB702 |  |  |  |  |  |  |
| F0628H | CANO message data length register 02 | C0MDLC02 |  | R/W | - | $\checkmark$ | - | 0xH |
| F0629H | CAN0 message configuration register 02 | COMCONF02 |  | R/W | - | $\checkmark$ | - | Undefined |
| F062AH | CAN0 message ID register 02L | C0MIDLO2 |  | R/W | - | - | $\checkmark$ | Undefined |
| F062CH | CAN0 message ID register 02H | COMIDH02 |  | R/W | - | - | $\checkmark$ | Undefined |
| F062EH | CAN0 message control register 02 | COMCTRLO2 |  | R/W | - | - | $\checkmark$ | Undefined |
| F0630H | CANO message data byte 01 register 03 | C0MDB003 | C0MDB0103 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0631H |  | C0MDB103 |  |  |  |  |  |  |
| F0632H | CANO message data byte 23 register 03 | COMDB203 | C0MDB2303 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0633H |  | C0MDB303 |  |  |  |  |  |  |
| F0634H | CAN0 message data byte 45 register 03 | C0MDB403 | C0MDB4503 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0635H |  | C0MDB503 |  |  |  |  |  |  |
| F0636H | CAN0 message data byte 67 register 03 | C0MDB603 | C0MDB6703 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |
| F0637H |  | C0MDB703 |  |  |  |  |  |  |
| F0638H | CANO message data length register 03 | COMDLC03 |  | R/W | - | $\checkmark$ | - | 0xH |
| F0639H | CAN0 message Configuration register 03 | COMCONF03 |  | R/W | - | $\checkmark$ | - | Undefined |
| F063AH | CAN0 message ID register 03L | C0MIDL03 |  | R/W | - | - | $\checkmark$ | Undefined |
| F063CH | CAN0 message ID register 03H | COMIDH03 |  | R/W | - | - | $\checkmark$ | Undefined |
| F063EH | CAN0 message control register 03 | C0MCTRL03 |  | R/W | - | - | $\sqrt{ }$ | Undefined |
| F0640H | CAN0 message data byte 01 register 04 | COMDB004 | C0MDB0104 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0641H |  | C0MDB104 |  |  |  |  |  |  |
| F0642H | CAN0 message data byte 23 register 04 | COMDB204 | COMDB2304 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0643H |  | C0MDB304 |  |  |  |  |  |  |
| F0644H | CAN0 message data byte 45 register 04 | C0MDB404 | C0MDB4504 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0645H |  | C0MDB504 |  |  |  |  |  |  |
| F0646H | CAN0 message data byte 67 register 04 | C0MDB604 | C0MDB6704 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0647H |  | C0MDB704 |  |  |  |  |  |  |
| F0648H | CAN0 message data length register 04 | C0MDLC04 |  | R/W | - | $\checkmark$ | - | 0xH |
| F0649H | CAN0 message Configuration register 04 | COMCONF04 |  | R/W | - | $\checkmark$ | - | Undefined |
| F064AH | CAN0 message ID register 04L | C0MIDL04 |  | R/W | - | - | $\checkmark$ | Undefined |
| F064CH | CAN0 message ID register 04H | COMIDH04 |  | R/W | - | - | $\checkmark$ | Undefined |
| F064EH | CAN0 message control register 04 | COMCTRL04 |  | R/W | - | - | $\checkmark$ | Undefined |
| F0650H | CANO message data byte 01 register 05 | C0MDB005 | C0MDB0105 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0651H |  | C0MDB105 |  |  |  |  |  |  |
| F0652H | CANO message data byte 23 register 05 | C0MDB205 | C0MDB2305 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0653H |  | C0MDB305 |  |  |  |  |  |  |

Table 3-6. Extended SFR (2nd SFR) List (19/21)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F0654H | CANO message data byte 45 register 05 | C0MDB405 | C0MDB4505 |  | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0655H |  | C0MDB505 |  |  |  |  |  |  |  |
| F0656H | CANO message data byte 67 register 05 | C0MDB605 | C0MDB6705 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |  |
| F0657H |  | C0MDB705 |  |  |  |  |  |  |  |
| F0658H | CAN0 message data length register 05 | C0MDLC05 |  | R/W | - | $\checkmark$ | - | 0xH |  |
| F0659H | CANO message Configuration register 05 | C0MCONF05 |  | R/W | - | $\checkmark$ | - | Undefined |  |
| F065AH | CAN0 message ID register 05L | C0MIDL05 |  | R/W | - | - | $\checkmark$ | Undefined |  |
| F065CH | CAN0 message ID register 05H | C0MIDH05 |  | R/W | - | - | $\checkmark$ | Undefined |  |
| F065EH | CAN0 message control register 05 | C0MCTRL05 |  | R/W | - | - | $\checkmark$ | Undefined |  |
| F0660H | CAN0 message data byte 01 register 06 | C0MDB006 | C0MDB0106 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |  |
| F0661H |  | C0MDB106 |  |  |  |  |  |  |  |
| F0662H | CANO message data byte 23 register 06 | C0MDB206 | C0MDB2306 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |  |
| F0663H |  | C0MDB306 |  |  |  |  |  |  |  |
| F0664H | CANO message data byte 45 register 06 | C0MDB406 | C0MDB4506 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |  |
| F0665H |  | C0MDB506 |  |  |  |  |  |  |  |
| F0666H | CANO message data byte 67 register 06 | C0MDB606 | C0MDB6706 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |  |
| F0667H |  | C0MDB706 |  |  |  |  |  |  |  |
| F0668H | CANO message data length register 06 | C0MDLC06 |  | R/W | - | $\sqrt{ }$ | - | 0xH |  |
| F0669H | CAN0 message Configuration register 06 | C0MCONF06 |  | R/W | - | $\checkmark$ | - | Undefined |  |
| F066AH | CAN0 message ID register 06L | C0MIDL06 |  | R/W | - | - | $\checkmark$ | Undefined |  |
| F066CH | CAN0 message ID register 06H | COMIDH06 |  | R/W | - | - | $\checkmark$ | Undefined |  |
| F066EH | CAN0 message control register 06 | C0MCTRL06 |  | R/W | - | - | $\checkmark$ | Undefined |  |
| F0670H | CAN0 message data byte 01 register 07 | COMDB007 | C0MDB0107 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |  |
| F0671H |  | C0MDB107 |  |  |  |  |  |  |  |
| F0672H | CAN0 message data byte 23 register 07 | C0MDB207 | C0MDB2307 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |  |
| F0673H |  | C0MDB307 |  |  |  |  |  |  |  |
| F0674H | CAN0 message data byte 45 register 07 | C0MDB407 | C0MDB4507 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |  |
| F0675H |  | C0MDB507 |  |  |  |  |  |  |  |
| F0676H | CANO message data byte 67 register 07 | C0MDB607 | C0MDB6707 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |  |
| F0677H |  | C0MDB707 |  |  |  |  |  |  |  |
| F0678H | CAN0 message data length register 07 | C0MDLC07 |  | R/W | - | $\checkmark$ | - | 0xH |  |
| F0679H | CAN0 message Configuration register 07 | C0MCONF07 |  | R/W | - | $\checkmark$ | - | Undefined |  |
| F067AH | CAN0 message ID register 07L | C0MIDL07 |  | R/W | - | - | $\checkmark$ | Undefined |  |
| F067CH | CAN0 message ID register 07H | C0MIDH07 |  | R/W | - | - | $\checkmark$ | Undefined |  |
| F067EH | CAN0 message control register 07 | C0MCTRL07 |  | R/W | - | - | $\checkmark$ | Undefined |  |
| F0680H | CAN0 message data byte 01 register 08 | C0MDB008 | C0MDB0108 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |  |
| F0681H |  | C0MDB108 |  |  |  |  |  |  |  |
| F0682H | CANO message data byte 23 register 08 | C0MDB208 | C0MDB2308 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |  |
| F0683H |  | C0MDB308 |  |  |  |  |  |  |  |
| F0684H | CAN0 message data byte 45 register 08 | C0MDB408 | C0MDB4508 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |  |
| F0685H |  | C0MDB508 |  |  |  |  |  |  |  |
| F0686H | CAN0 message data byte 67 register 08 | C0MDB608 | C0MDB6708 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |  |
| F0687H |  | C0MDB708 |  |  |  |  |  |  |  |
| F0688H | CAN0 message data length register 08 | C0MDLC08 |  | R/W | - | $\checkmark$ | - | 0xH |  |
| F0689H | CAN0 message Configuration register 08 | COMCONF08 |  | R/W | - | $\checkmark$ | - | Undefined |  |
| F068AH | CAN0 message ID register 08L | C0MIDL08 |  | R/W | - | - | $\checkmark$ | Undefined |  |
| F068CH | CAN0 message ID register 08H | C0MIDH08 |  | R/W | - | - | $\sqrt{ }$ | Undefined |  |

Table 3-6. Extended SFR (2nd SFR) List (20/21)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F068EH | CAN0 message control register 08 | COMCTRLO |  |  | R/W | - | - | $\checkmark$ | Undefined |
| F0690H | CANO message data byte 01 register 09 | C0MDB009 | C0MDB0109 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0691H |  | C0MDB109 |  |  |  |  |  |  |
| F0692H | CAN0 message data byte 23 register 09 | C0MDB209 | COMDB2309 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0693H |  | C0MDB309 |  |  |  |  |  |  |
| F0694H | CANO message data byte 45 register 09 | C0MDB409 | C0MDB4509 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0695H |  | C0MDB509 |  |  |  |  |  |  |
| F0696H | CAN0 message data byte 67 register 09 | C0MDB609 | C0MDB6709 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F0697H |  | C0MDB709 |  |  |  |  |  |  |
| F0698H | CAN0 message data length register 09 | C0MDLC09 |  | R/W | - | $\checkmark$ | - | 0xH |
| F0699H | CAN0 message Configuration register 09 | C0MCONF09 |  | R/W | - | $\checkmark$ | - | Undefined |
| F069AH | CAN0 message ID register 09L | C0MIDL09 |  | R/W | - | - | $\checkmark$ | Undefined |
| F069CH | CAN0 message ID register 09H | C0MIDH09 |  | R/W | - | - | $\checkmark$ | Undefined |
| F069EH | CAN0 message control register 09 | C0MCTRL09 |  | R/W | - | - | $\checkmark$ | Undefined |
| F06A0H | CAN0 message data byte 01 register 10 | C0MDB010 | C0MDB0110 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |
| F06A1H |  | C0MDB110 |  |  |  |  |  |  |
| F06A2H | CANO message data byte 23 register 10 | C0MDB210 | C0MDB2310 | R/W | - | $\sqrt{ }$ | $\sqrt{ }$ | Undefined |
| F06A3H |  | C0MDB310 |  |  |  |  |  |  |
| F06A4H | CANO message data byte 45 register 10 | C0MDB410 | C0MDB4510 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F06A5H |  | C0MDB510 |  |  |  |  |  |  |
| F06A6H | CAN0 message data byte 67 register 10 | C0MDB610 | C0MDB6710 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |
| F06A7H |  | C0MDB710 |  |  |  |  |  |  |
| F06A8H | CAN0 message data length register 10 | C0MDLC10 |  | R/W | - | $\checkmark$ | - | 0xH |
| F06A9H | CANO message Configuration register 10 | C0MCONF10 |  | R/W | - | $\checkmark$ | - | Undefined |
| F06AAH | CAN0 message ID register 10L | C0MIDL10 |  | R/W | - | - | $\checkmark$ | Undefined |
| F06ACH | CAN0 message ID register 10H | C0MIDH10 |  | R/W | - | - | $\checkmark$ | Undefined |
| F06AEH | CAN0 message control register 10 | C0MCTRL10 |  | R/W | - | - | $\checkmark$ | Undefined |
| F06B0H | CANO message data byte 01 register 11 | C0MDB011 | C0MDB0111 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |
| F06B1H |  | C0MDB111 |  |  |  |  |  |  |
| F06B2H | CANO message data byte 23 register 11 | C0MDB211 | C0MDB2311 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |
| F06B3H |  | C0MDB311 |  |  |  |  |  |  |
| F06B4H | CAN0 message data byte 45 register 11 | C0MDB411 | C0MDB4511 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F06B5H |  | C0MDB511 |  |  |  |  |  |  |
| F06B6H | CANO message data byte 67 register 11 | C0MDB611 | C0MDB6711 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F06B7H |  | C0MDB711 |  |  |  |  |  |  |
| F06B8H | CANO message data length register 11 | C0MDLC11 |  | R/W | - | $\sqrt{ }$ | - | 0xH |
| F06B9H | CANO message Configuration register 11 | C0MCONF11 |  | R/W | - | $\checkmark$ | - | Undefined |
| F06BAH | CAN0 message ID register 11L | C0MIDL11 |  | R/W | - | - | $\checkmark$ | Undefined |
| F06BCH | CAN0 message ID register 11H | C0MIDH11 |  | R/W | - | - | $\checkmark$ | Undefined |
| F06BEH | CAN0 message control register 11 | C0MCTRL11 |  | R/W | - | - | $\checkmark$ | Undefined |
| F06C0H | CAN0 message data byte 01 register 12 | C0MDB012 | C0MDB0112 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |
| F06C1H |  | C0MDB112 |  |  |  |  |  |  |
| F06C2H | CAN0 message data byte 23 register 12 | C0MDB212 | C0MDB2312 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |
| F06C3H |  | C0MDB312 |  |  |  |  |  |  |
| F06C4H | CAN0 message data byte 45 register 12 | C0MDB412 | C0MDB4512 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F06C5H |  | C0MDB512 |  |  |  |  |  |  |

Table 3-6. Extended SFR (2nd SFR) List (21/21)

| Address | Special Function Register (SFR) Name | Symbol |  | R/W | Manipulable Bit Range |  |  | After Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1-bit | 8-bit | 16-bit |  |
| F06C6H | CANO message data byte 67 register 12 | C0MDB612 | C0MDB6712 |  | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |
| F06C7H |  | C0MDB712 |  |  |  |  |  |  |  |
| F06C8H | CANO message data length register 12 | C0MDLC12 |  | R/W | - | $\checkmark$ | - | OXH |  |
| F06C9H | CANO message Configuration register 12 | C0MCONF12 |  | R/W | - | $\checkmark$ | - | Undefined |  |
| F06CAH | CAN0 message ID register 12L | C0MIDL12 |  | R/W | - | - | $\checkmark$ | Undefined |  |
| F06CCH | CAN0 message ID register 12 H | C0MIDH12 |  | R/W | - | - | $\sqrt{ }$ | Undefined |  |
| F06CEH | CANO message control register 12 | C0MCTRL12 |  | R/W | - | - | $\sqrt{ }$ | Undefined |  |
| F06DOH | CANO message data byte 01 register 13 | C0MDB013 | C0MDB0113 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |  |
| F06D1H |  | C0MDB113 |  |  |  |  |  |  |  |
| F06D2H | CANO message data byte 23 register 13 | C0MDB213 | C0MDB2313 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |  |
| F06D3H |  | C0MDB313 |  |  |  |  |  |  |  |
| F06D4H | CANO message data byte 45 register 13 | C0MDB413 | C0MDB4513 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |  |
| F06D5H |  | C0MDB513 |  |  |  |  |  |  |  |
| F06D6H | CANO message data byte 67 register 13 | C0MDB613 | C0MDB6713 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |  |
| F06D7H |  | C0MDB713 |  |  |  |  |  |  |  |
| F06D8H | CANO message data length register 13 | C0MDLC13 |  | R/W | - | $\checkmark$ | - | OXH |  |
| F06D9H | CANO message Configuration register 13 | C0MCONF13 |  | R/W | - | $\checkmark$ | - | Undefined |  |
| F06DAH | CAN0 message ID register 13L | C0MIDL13 |  | R/W | - | - | $\sqrt{ }$ | Undefined |  |
| F06DCH | CANO message ID register 13H | C0MIDH13 |  | R/W | - | - | $\sqrt{ }$ | Undefined |  |
| F06DEH | CAN0 message control register 13 | C0MCTRL13 |  | R/W | - | - | $\sqrt{ }$ | Undefined |  |
| F06E0H | CANO message data byte 01 register 14 | C0MDB014 | C0MDB0114 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |  |
| F06E1H |  | C0MDB114 |  |  |  |  |  |  |  |
| F06E2H | CANO message data byte 23 register 14 | C0MDB214 | C0MDB2314 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |  |
| F06E3H |  | C0MDB314 |  |  |  |  |  |  |  |
| F06E4H | CANO message data byte 45 register 14 | C0MDB414 | C0MDB4514 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |  |
| F06E5H |  | C0MDB514 |  |  |  |  |  |  |  |
| F06E6H | CANO message data byte 67 register 14 | C0MDB614 | C0MDB6714 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |  |
| F06E7H |  | C0MDB714 |  |  |  |  |  |  |  |
| F06E8H | CAN0 message data length register 14 | C0MDLC14 |  | R/W | - | $\checkmark$ | - | OXH |  |
| F06E9H | CANO message Configuration register 14 | C0MCONF14 |  | R/W | - | $\checkmark$ | - | Undefined |  |
| F06EAH | CAN0 message ID register 14L | C0MIDL14 |  | R/W | - | - | $\sqrt{ }$ | Undefined |  |
| F06ECH | CAN0 message ID register 14H | C0MIDH14 |  | R/W | - | - | $\sqrt{ }$ | Undefined |  |
| F06EEH | CAN0 message control register 14 | C0MCTRL14 |  | R/W | - | - | $\checkmark$ | Undefined |  |
| F06F0H | CAN0 message data byte 01 register 15 | C0MDB015 | C0MDB0115 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |  |
| F06F1H |  | C0MDB115 |  |  |  |  |  |  |  |
| F06F2H | CANO message data byte 23 register 15 | C0MDB215 | C0MDB2315 | R/W | - | $\checkmark$ | $\sqrt{ }$ | Undefined |  |
| F06F3H |  | C0MDB315 |  |  |  |  |  |  |  |
| F06F4H | CANO message data byte 45 register 15 | C0MDB415 | COMDB4515 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |  |
| F06F5H |  | C0MDB515 |  |  |  |  |  |  |  |
| F06F6H | CANO message data byte 67 register 15 | C0MDB615 | C0MDB6715 | R/W | - | $\checkmark$ | $\checkmark$ | Undefined |  |
| F06F7H |  | C0MDB715 |  |  |  |  |  |  |  |
| F06F8H | CANO message data length register 15 | C0MDLC15 |  | R/W | - | $\checkmark$ | - | 0xH |  |
| F06F9H | CANO message Configuration register 15 | C0MCONF15 |  | R/W | - | $\checkmark$ | - | Undefined |  |
| F06FAH | CAN0 message ID register 15L | C0MIDL15 |  | R/W | - | - | $\sqrt{ }$ | Undefined |  |
| F06FCH | CAN0 message ID register 15H | C0MIDH15 |  | R/W | - | - | $\sqrt{ }$ | Undefined |  |
| F06FEH | CANO message control register 15 | C0MCTRL15 |  | R/W | - | - | $\sqrt{ }$ | Undefined |  |

### 3.3 Instruction Address Addressing

### 3.3.1 Relative addressing

## [Function]

Relative addressing stores in the program counter (PC) the result of adding a displacement value included in the instruction word (signed complement data: -128 to +127 or -32768 to +32767 ) to the program counter (PC)'s value (the start address of the next instruction), and specifies the program address to be used as the branch destination. Relative addressing is applied only to branch instructions.

Figure 3-26. Outline of Relative Addressing


### 3.3.2 Immediate addressing

## [Function]

Immediate addressing stores immediate data of the instruction word in the program counter, and specifies the program address to be used as the branch destination.
For immediate addressing, CALL !!addr20 or BR !!addr20 is used to specify 20-bit addresses and CALL !addr16 or BR !addr16 is used to specify 16 -bit addresses. 0000 is set to the higher 4 bits when specifying 16 -bit addresses.

Figure 3-27. Example of CALL !!addr20/BR !!addr20


Figure 3-28. Example of CALL !addr16/BR !addr16


### 3.3.3 Table indirect addressing

## [Function]

Table indirect addressing specifies a table address in the CALLT table area ( 0080 H to 00 BFH ) with the 5 -bit immediate data in the instruction word, stores the contents at that table address and the next address in the program counter (PC) as 16 -bit data, and specifies the program address. Table indirect addressing is applied only for CALLT instructions.

In the RL78 microcontrollers, branching is enabled only to the 64 KB space from 00000H to 0FFFFH.

Figure 3-29. Outline of Table Indirect Addressing


### 3.3.4 Register direct addressing

## [Function]

Register direct addressing stores in the program counter (PC) the contents of a general-purpose register pair ( $\mathrm{AX} / \mathrm{BC} / \mathrm{DE} / \mathrm{HL}$ ) and CS register of the current register bank specified with the instruction word as 20-bit data, and specifies the program address. Register direct addressing can be applied only to the CALL AX, BC, DE, HL, and BR AX instructions.

Figure 3-30. Outline of Register Direct Addressing


### 3.4 Addressing for Processing Data Addresses

### 3.4.1 Implied addressing

## [Function]

Instructions for accessing registers (such as accumulators) that have special functions are directly specified with the instruction word, without using any register specification field in the instruction word.

## [Operand format]

Because implied addressing can be automatically employed with an instruction, no particular operand format is necessary.
Implied addressing can be applied only to MULU X.

Figure 3-31. Outline of Implied Addressing


### 3.4.2 Register addressing

## [Function]

Register addressing accesses a general-purpose register as an operand. The instruction word of 3-bit long is used to select an 8-bit register and the instruction word of 2-bit long is used to select a 16-bit register.

## [Operand format]

| Identifier | Description |
| :---: | :--- |
| $r$ | $X, A, C, B, E, D, L, H$ |
| $r p$ | $A X, B C, D E, H L$ |

Figure 3-32. Outline of Register Addressing


### 3.4.3 Direct addressing

## [Function]

Direct addressing uses immediate data in the instruction word as an operand address to directly specify the target address.

## [Operand format]

| Identifier | Description |
| :---: | :--- |
| ADDR16 | Label or 16-bit immediate data (only the space from F0000H to FFFFFH is specifiable) |
| ES: ADDR16 | Label or 16-bit immediate data (higher 4-bit addresses are specified by the ES register) |

Figure 3-33. Example of ADDR16


Figure 3-34. Example of ES:ADDR16


### 3.4.4 Short direct addressing

## [Function]

Short direct addressing directly specifies the target addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFE20H to FFF1FH.

## [Operand format]

| Identifier | Description |
| :---: | :--- |
| SADDR | Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data <br> (only the space from FFE20H to FFF1FH is specifiable) |
| SADDRP | Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data (even address only) <br> (only the space from FFE20H to FFF1FH is specifiable) |

Figure 3-35. Outline of Short Direct Addressing


Remark SADDR and SADDRP are used to describe the values of addresses FE20H to FF1FH with 16 -bit immediate data (higher 4 bits of actual address are omitted), and the values of addresses FFE20H to FFF1FH with 20bit immediate data.

Regardless of whether SADDR or SADDRP is used, addresses within the space from FFE20H to FFF1FH are specified for the memory

### 3.4.5 SFR addressing

## [Function]

SFR addressing directly specifies the target SFR addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFFOOH to FFFFFH.

## [Operand format]

| Identifier | Description |
| :---: | :--- |
| SFR | SFR name |
| SFRP | 16-bit-manipulatable SFR name (even address only) |

Figure 3-36. Outline of SFR Addressing


Memory

### 3.4.6 Register indirect addressing

## [Function]

Register indirect addressing directly specifies the target addresses using the contents of the register pair specified with the instruction word as an operand address.

## [Operand format]

| Identifier | Description |
| :---: | :---: |
| - | $[\mathrm{DE}],[\mathrm{HL}]$ (only the space from F0000H to FFFFFH is specifiable) |
| - | ES:[DE], ES:[HL] (higher 4-bit addresses are specified by the ES register) |

Figure 3-37. Example of [DE], [HL]


Figure 3-38. Example of ES:[DE], ES:[HL]
 the address range.

- Either pair of registers <2> and the ES register < $1>$ specify the target location in the area from X0000H to XFFFFH.


### 3.4.7 Based addressing

## [Function]

Based addressing uses the contents of a register pair specified with the instruction word or 16 -bit immediate data as a base address, and 8 -bit immediate data or 16 -bit immediate data as offset data. The sum of these values is used to specify the target address.

## [Operand format]

| Identifier |  |
| :---: | :--- |
| - | $[\mathrm{HL}+$ byte], [DE + byte], [SP + byte] (only the space from F0000H to FFFFFFH is specifiable) |
| - | word[B], word[C] (only the space from F0000H to FFFFFFH is specifiable) |
| - | word[BC] (only the space from F0000H to FFFFFFH is specifiable) |
| - | ES:[HL + byte], ES:[DE + byte] (higher 4-bit addresses are specified by the ES register) |
| - | ES:word[B], ES:word[C] (higher 4-bit addresses are specified by the ES register) |
| - | ES:word[BC] (higher 4-bit addresses are specified by the ES register) |

Figure 3-39. Example of [SP+byte]


Figure 3-40. Example of [HL + byte], [DE + byte]


Figure 3-41. Example of word[B], word[C]


Figure 3-42. Example of word[BC]
word [BC]
<1> <2>

- A pair of registers <2> specifies an offset within the array to the target location in memory.

Memory

Figure 3-43. Example of ES:[HL + byte], ES:[DE + byte]


- Either pair of registers <2> specifies the address where the target array of data starts in the 64-Kbyte area specified in the ES register < $1>$.
- "byte" $<3>$ specifies an offset within the array to the target location in memory.

Figure 3-44. Example of ES:word[B], ES:word[C]

ES: word [B], ES: word [C]
<1> <2> <3> <1> <2> <3>
 1-Mbyte space as the four higher-order bits, X , of the address range.

- "word" <2> specifies the address where the target array of word-sizeddata starts in the 64-Kbyte area specified in the ES register <1>.
- Either register <3> specifies an offset within the array to the target location in memory.

Figure 3-45. Example of ES:word[BC]
 the address range.

Memory

- "word" <2> specifies the address where the target array of word-sized data starts in the 64-Kbyte area specified in the ES register <1>.
- A pair of registers <3> specifies an offset within the array to the target location in memory.


### 3.4.8 Based indexed addressing

## [Function]

Based indexed addressing uses the contents of a register pair specified with the instruction word as the base address, and the content of the B register or C register similarly specified with the instruction word as offset address. The sum of these values is used to specify the target address.

## [Operand format]

| Identifier | Description |
| :---: | :---: |
| - | $[\mathrm{HL}+\mathrm{B}],[\mathrm{HL}+\mathrm{C}]$ (only the space from F0000H to FFFFFH is specifiable) |
| - | $\mathrm{ES}:[\mathrm{HL}+\mathrm{B}], \mathrm{ES}:[\mathrm{HL}+\mathrm{C}]$ (higher 4-bit addresses are specified by the ES register) |

Figure 3-46. Example of [HL+B], [HL+C]


Figure 3-47. Example of ES:[HL+B], ES:[HL+C]
ES: [HL +B], ES: [HL +C]


- A pair of registers <2> specifies the address where the target array of data starts in the 64-Kbyte area specified in the ES register < 1 >.
- Either register <3> specifies an offset within the array to the target location in memory.


### 3.4.9 Stack addressing

## [Function]

The stack area is indirectly addressed with the stack pointer (SP) contents. This addressing is automatically employed when the PUSH, POP, subroutine call, and return instructions are executed or the register is saved/restored upon generation of an interrupt request.
Stack addressing is applied only to the internal RAM area.

## [Operand format]

| Identifier | Description |
| :--- | :--- |
| - | PUSH AX/BC/DE/HL |
|  | POP AX/BC/DE/HL |
|  | CALL/CALLT |
|  | RET |
|  | BRK |
|  | RETB |
|  | (Interrupt request generated) |
|  | RETI |

Each stack operation saves or restores data as shown in Figures 3-48 to 3-53.

Figure 3-48. Example of PUSH rp


Figure 3-49. Example of POP


- The value of $S P<3>$ is increased by two (if $r p$ is the program status word (PSW), the content of address SP +1 is stored in the PSW).

Figure 3-50. Example of CALL, CALLT
 following the CALL instruction.

- The values of PC bits 19 to 16,15 to 8 , and 7 to 0 are stored in addresses SP-2, SP - 3, and SP-4, respectively <2>.
- The value of the $\mathrm{SP}<3>$ is decreased by 4 .

Figure 3-51. Example of RET


- The value of $S P<3>$ is increased by four.

Figure 3-52. Example of Interrupt, BRK


Figure 3-53. Example of RETI, RETB


## CHAPTER 4 PORT FUNCTIONS

### 4.1 Port Functions

The RL78/D1A microcontrollers are provided with digital I/O ports, which enable variety of control operations.
In addition to the function as digital I/O ports, these ports have several alternate functions. For details of the alternate functions, see CHAPTER 2 PIN FUNCTIONS.

## <R> 4.2 Port Configuration

Ports include the following hardware.
Table 4-1. Port Configuration

| Item | Configuration |
| :---: | :---: |
| Control registers | Port mode registers (PM0 to PM15) <br> Port registers (P0 to P15) <br> Pull-up resistor option registers (PU0, PU1, PU3 to PU14) <br> Port input mode registers (PIM0, PIM1, PIM3, PIM5 to PIM7, PIM11, PIM13) <br> Port output mode registers (POM) <br> LCD port function register <br> (LCDPF0, LCDPF1, LCDPF3 to LCDPF5, LCDPF7 to LCDPF13) <br> A/D port configuration register (ADPC) <br> Stepper motor port control register (SMPC) |
| Port | - 48-pin products <br> Total: 38 (CMOS I/O: 35 (LED direct drive: 9, N-ch open drain selectable: 4), CMOS input: 3) <br> -64-pin products <br> Total: 54 (CMOS I/O: 49(LED direct drive: 13, N-ch open drain selectable: 4), CMOS input: 5) <br> - 80-pin products <br> Total: 68 (CMOS I/O: 63(LED direct drive: 16 , N-ch open drain selectable: 4), CMOS input: 5) <br> - 100-pin products <br> Total: 84 (CMOS I/O: 78(LED direct drive: 16, N-ch open drain selectable:6), CMOS input: 5, CMOS output: 1) <br> -128-pin products <br> Total: 112 (CMOS I/O: 106(LED direct drive: 16, N-ch open drain selectable:6), CMOS input: 5, CMOS output: 1) |
| Pull-up resistor | -48-pin products Total: 30 <br> -64-pin products Total: 44 <br> -80-pin products Total: 55 <br> -100-pin products Total: 69 <br> -128-pin products Total: 95 |

### 4.2.1 Port 0

48-pin products:
64-pin products:
80-pin products:
100-pin products:
P00 to P01 function as a 2-bit I/O port. P00 to P05 and P07 function as a 7-bit I/O port. P00 to P07 function as an 8-bit I/O port. P00 to P07 function as an 8-bit I/O port. P00 to P07 function as an 8-bit I/O port.

Port 0 is an 8 -bit or a 7 -bit, or a 2-bit I/O port with an output latch. Port 0 can be set to the input mode or output mode in 1-bit units using port mode register 0 (PMO). When the P00 to P07 pins are used as an input port, use of an on-chip pullup resistor can be specified in 1-bit units by pull-up resistor option register 0 (PU0).

Input to the P01 pin can be specified through a normal Schmitt3 input buffer or a Schmitt1 input buffer using port input mode register 0 (PIMO).

These pins also function as timer I/O, serial interface data I/O, and segment signal outputs for the LCD controller/driver. To use P00 to P07 as the port function, refer Table 4-2.

Table 4-2. Setting of P00 to P07 Pins to port function

| P00 to P07 Pins |  | LCDPFO <br> Register | Alternate function |  | PMO <br> Register | PIMO <br> Register | POM <br> Register | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| port | function |  | Timer | Serial |  |  |  |  |
| P00 | Input port | Digital I/O selection | - | - | Input mode | N/A | N/A |  |
|  | Output port |  | 0 | 1 | Output mode |  |  |  |
| P01 | Input port | Digital I/O selection | - | N/A | Input mode | 0 | N/A | Schmitt1 input |
|  |  |  |  |  |  | 1 |  | Schmitt3 input |
|  | Output port |  | 0 |  | Output mode | - |  |  |
| P02 | Input port | Digital I/O selection | - | - | Input mode | N/A | N/A |  |
|  | Output port |  | 0 | 1 | Output mode |  |  |  |
| P03 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P04 | Input port | Digital I/O selection | - | - | Input mode | N/A | N/A |  |
|  | Output port |  | 0 | 1 | Output mode |  |  |  |
| P05 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P06 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P07 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| - | - | LCD segment output selection | - | - | - | - | - | LCD segment output |

Reset signal generation sets port 0 to input mode.
Figures 4-1 to 4-6 show block diagrams of port 0 .

Figure 4-1. Block Diagram of P00


Caution When using the alternate function TOOO, set the port latch to 0 .
When using the alternate function CTxD0, set the port latch to 1 .
When using P00 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1).

Figure 4-2. Block Diagram of P01


## Caution When using the alternate function TO01, set the port latch to 0.

When using P01 as a general-purpose port, specify the port settings so that the alternate function output is fixed to 0 .

Figure 4-3. Block Diagram of P02


Caution When using the alternate function TOO2 or TO12, set the port latch to 0 .
When using the alternate function SOOO, set the port latch to 1 .
When using P02 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1).

Figure 4-4. Block Diagram of P03


Caution When using the alternate function TOO3 or TO13, set the port latch to 0 .
When using P03 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed 0 .

Figure 4-5. Block Diagram of P04


Caution When using the alternate function TOO4 or TO14, set the port latch to 0 .
When using the alternate function SCK00, set the port latch to 1 .
When using P04 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1).

Figure 4-6. Block Diagram of P05 to P07


Caution When using the alternate function TO05 to TO07 or TO15 to TO17, set the port latch to 0 .
When using P05 to P07 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed 0 .

### 4.2.2 Port 1

48-pin products:
64-pin products:
80-pin products:
100-pin products:
128-pin products:

P10 to P14 function as a 5-bit I/O port. P10 to P15 and P17 function as a 7-bit I/O port. P10 to P17 function as an 8-bit I/O port. P10 to P17 function as an 8-bit I/O port. P10 to P17 function as an 8-bit I/O port.

Port 1 is an 8 -bit or a 7 -bit, or a 5 -bit I/O port with an output latch. Port 1 can be set to the input mode or output mode in 1-bit units using port mode register 1 (PM1). When the P10 to P17 pins are used as an input port, use of an on-chip pullup resistor can be specified in 1-bit units by pull-up resistor option register 1 (PU1).

Input to the P10, P11, and P17 pins can be specified through a normal Schmitt3 input buffer or a Schmitt1 input buffer using port input mode register 1 (PIM1).

These pins also function as serial interface data I/O, timer I/O, clock I/O, external interrupt request input and segment signal outputs for the LCD controller/driver.

To use P10 to P17 as the port function, refer Table 4-3.

Table 4-3. Setting of P10 to P17 Pins to port function

| P10 to P17 Pins |  | LCDPF1 <br> Register | Alternate function |  | PM1 <br> Register | PIM1 <br> Register | POM <br> Register | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| port | function |  | Timer | Serial |  |  |  |  |
| P10 | Input port | Digital I/O selection | - | - | Input mode | 0 | N/A | Schmitt1 input |
|  |  |  |  |  |  | 1 |  | Schmitt3 input |
|  | Output port |  | 0 | 1 | Output mode |  |  |  |
| P11 | Input port | Digital I/O selection | - | N/A | Input mode | 0 | N/A | Schmitt1 input |
|  |  |  |  |  |  | 1 |  | Schmitt3 input |
|  | Output port |  | 0 |  | Output mode | - |  |  |
| P12 | Input port | Digital I/O selection | - | - | Input mode | N/A | N/A |  |
|  | Output port |  | 0 | 1 | Output mode |  |  |  |
| P13 | Input port | Digital I/O selection | - | - | Input mode | N/A | N/A |  |
|  | Output port |  | 0 | 1 | Output mode |  |  |  |
| P14 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P15 | Input port | Digital I/O selection | - | - | Input mode | N/A | N/A |  |
|  | Output port |  | 0 | 1 | Output mode |  |  |  |
| P16 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P17 | Input port | Digital I/O selection | - | N/A | Input mode | 0 | N/A | Schmitt1 input |
|  |  |  |  |  |  | 1 |  | Schmitt3 input |
|  | Output port |  | 0 |  | Output mode | - |  |  |
| - | - | LCD segment output selection | - | - | - | - | - | LCD segment output |

Reset signal generation sets port 1 to input mode.
Figures 4-7 to 4-11 show block diagrams of port 1 .

Figure 4-7. Block Diagram of P10


Caution When using the alternate function TO10, set the port latch to 0 .
When using the alternate function LTXD1 or SCK00, set the port latch to 1.
When using P10 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1).

Figure 4-8. Block Diagram of P11, P17


P1: $\quad$ Port register 1
PU1: Pull-up resistor option register 1
PM1: $\quad$ Port mode register 1
PIM1: $\quad$ Port Input mode register 1
LCDPF1: LCD port function registers 1
RD: Read signal
WRxx: Write signal

## Caution When using the alternate function TO11 or TO17, set the port latch to 0.

When using P11 or P17 as a general-purpose port, specify the port settings so that the alternate function output is fixed to 0 .

Figure 4-9. Block Diagram of P12, P13


Caution When using the alternate function $\mathbf{T O 1 2}$ or TO13, set the port latch to 0.
When using the alternate function SOOO or SOO1, set the port latch to 1.
When using P12 or P13 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1).

Figure 4-10. Block Diagram of P14, P16


## Caution When using the alternate function TO14 or TO16, set the port latch to 0.

When using P14 or P16 as a general-purpose port, specify the port settings so that the alternate function output is fixed 0 .

Figure 4-11. Block Diagram of P15


Caution When using the alternate function TO15, set the port latch to 0 .
When using the alternate function LTxD0, set the port latch to 1 .
When using P15 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1).

### 4.2.3 Port 2

48-pin products:
P20 to P23 and P27 function as a 5-bit I/O.
64-pin products:
80-pin products:
100-pin products: P 20 to P 23 and P 27 function as a 5-bit I/O. P20 to P 27 function as an 8-bit I/O port. P20 to P27 function as an 8-bit I/O port P20 to P27 function as an 8-bit I/O port

Port 2 is an 8 -bit or a 5 -bit I/O port with an output latch. Port 2 can be set to the input mode or output mode in 1-bit units using port mode register 2 (PM2).

This port can also be used for A/D converter analog input and reference voltage input.
To use P20/ANIO to P27/ANI7 as digital input pins, set them in the digital I/O mode by using the A/D port configuration register (ADPC) and in the input mode by using the PM2 register. Use these pins starting from the upper bit.

To use P20/ANIO to P27/ANI7 as digital output pins, set them in the digital I/O mode by using the ADPC register and in the output mode by using the PM2 register. Use these pins starting from the upper bit.

To use P20/ANIO to P27/ANI7 as analog input pins, set them in the analog input mode by using the A/D port configuration register (ADPC) and in the input mode by using the PM2 register. Use these pins starting from the lower bit.

Table 4-4. Setting Functions of P20 to P27 Pins

| P20 to P27 Pins |  | ADPC <br> Register | PM2 <br> Register | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| port | function |  |  |  |
| P20 | Input port | 0001 | Input mode |  |
|  | Output port |  | Output mode |  |
| P21 | Input port | 0001 or 0010 | Input mode |  |
|  | Output port |  | Output mode |  |
| P22 | Input port | 0001 to 0011 | Input mode |  |
|  | Output port |  | Output mode |  |
| P23 | Input port | 0001 to 0100 | Input mode |  |
|  | Output port |  | Output mode |  |
| P24 | Input port | 0001 to 0101 | Input mode |  |
|  | Output port |  | Output mode |  |
| P25 | Input port | 0001 to 0110 | Input mode |  |
|  | Output port |  | Output mode |  |
| P26 | Input port | 0001 to 0111 | Input mode |  |
|  | Output port |  | Output mode |  |
| P27 | Input port | 0001 to 1000 | Input mode |  |
|  | Output port |  | Output mode |  |

All P20/ANIO/AVREFP to P27/ANI7 are set in the analog input mode when the reset signal is generated.
Figures 4-12 shows block diagram of port 2.

Figure 4-12. Block Diagram of P20 to P27


### 4.2.4 Port 3

Port 3 is an 8-bit I/O port with an output latch. Port 3 can be set to the input mode or output mode in 1-bit units using port mode register 3 (PM3). When the P30 to P37 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 3 (PU3).

Input to the P31 pin can be specified through a normal Schmitt3 input buffer or a Schmitt1 input buffer using port input mode register 3 (PIM3).

Output from the P30 and P31 pins can be specified as normal CMOS output or N-ch open-drain output (VDD tolerance) in 1-bit units, using port output mode register (POM).

These pins also function as timer I/O, serial interface data I/O, and segment signal outputs for the LCD controller/driver.

To use P30 to P37 as the port function, refer Table 4-5.

Table 4-5. Setting of P30 to P37 Pins to port function

| P30 to P37 Pins |  | LCDPF3 <br> Register | Alternate function |  | PM3 <br> Register | PIM3 <br> Register | POMRegister | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| port | function |  | Timer | Serial |  |  |  |  |
| P30 | Input port | Digital I/O selection | - | - | Input mode | N/A | - |  |
|  | Output port |  | 0 | 1 | Output mode |  | 0 | CMOS output |
|  |  |  |  |  |  |  | 1 | N-ch OD output |
| P31 | Input port | Digital I/O selection | - | - | Input mode | 0 |  | Schmitt1 input |
|  |  |  |  |  |  | 1 |  | Schmitt3 input |
|  | Output port |  | 0 | 1 | Output mode | - | 0 | CMOS output |
|  |  |  |  |  |  |  | 1 | N-ch OD output |
| P32 | Input port | Digital I/O selection | - | - | Input mode | N/A | N/A |  |
|  | Output port |  | 0 | 1 | Output mode |  |  |  |
| P33 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P34 | Input port | Digital I/O selection | - | - | Input mode | N/A | N/A |  |
|  | Output port |  | 0 | 1 | Output mode |  |  |  |
| P35 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P36 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P37 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| - | - | LCD <br> Segment <br> output <br> selection | - | - | - | - | - | LCD segment output |

Reset signal generation sets port 3 to input mode.
Figures 4-13 to 4-16 show block diagrams of port3.

Figure 4-13. Block Diagram of P30


Caution When using the alternate function TO20, set the port latch to 0 .
When using the alternate function SCL11, set the port latch to 1.
When using P30 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1).

Figure 4-14. Block Diagram of P31


## Caution When using the alternate function TO21, set the port latch to 0.

When using the alternate function SDA11, set the port latch to 1.
When using P31 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1 ).

Figure 4-15. Block Diagram of P32, P34


Caution When using the alternate function TO22 or TO24, set the port latch to 0 .
When using the alternate function SOOO or SCKOO, set the port latch to 1.
When using P32 or P34 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1 ).

Figure 4-16. Block Diagram of P33, P35 to P37


## Caution When using the alternate function TO23 or TO25 to TO27, set the port latch to 0 .

When using P33 or P35 to P37 as a general-purpose port, specify the port settings so that the alternate function output is fixed to 0 .

48-pin products:
64-pin products:
80-pin products:
100-pin products:
128-pin products:

P40 function as a 1-bit I/O.
P40 function as a 1-bit I/O.
P40 function as a 1-bit I/O.
P40 function as a 1-bit I/O.
P40 to P47 function as an 8-bit I/O port

Port 4 is a 1-bit or a 8-bit I/O port with an output latch. Port 4 can be set to the input mode or output mode in 1-bit units using port mode register 4 (PM4). When the P40 pin is used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 4 (PU4).

To use P40 to P47 as the port function, refer Table 4-6.

Table 4-6. Setting of P40 to P47 Pins to port function

| P40 to P47 Pins |  | LCDPF4 <br> Register | Alternate function |  | PM4 <br> Register | PIM4Register | POM <br> Register | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| port | function |  | Timer | Serial |  |  |  |  |
| P40 | Input port | Digital I/O selection | N/A | N/A | Input mode | N/A | N/A |  |
|  | Output port |  |  |  | Output mode |  |  |  |
| P41 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P42 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P43 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P44 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P45 | Input port | Digital I/O selection | N/A | N/A | Input mode | N/A | N/A |  |
|  | Output port |  |  |  | Output mode |  |  |  |
| P46 | Input port | Digital I/O selection | N/A | N/A | Input mode | N/A | N/A |  |
|  | Output port |  |  |  | Output mode |  |  |  |
| P47 | Input port | Digital I/O selection | N/A | N/A | Input mode | N/A | N/A |  |
|  | Output port |  |  |  | Output mode |  |  |  |
| - | - | LCD <br> Segment <br> output <br> selection | - | - | - | - | - | LCD segment output |

Reset signal generation sets port 0 to input mode.
Figures 4-17 to 4-20 show block diagrams of port 4.

Figure 4-17. Block Diagram of P40


Figure 4-18. Block Diagram of P41-P44


Caution When using the alternate function TO04, TO10, TO22, TO23, set the port latch to 0 .
When using P41 to P44 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed to 0 .

Figure 4-19. Block Diagram of P45



Caution When using the alternate function $\overline{\text { DBWR }}$ or $\overline{\text { DBRD, set the port latch to } 1 .}$
When using P46 or P47 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed to 1 .

### 4.2.6 Port 5

48-pin products:
P54 to P57 function as a 4-bit I/O port.
64-pin products:
P54 to P57 function as a 4-bit I/O port.
80-pin products:
P54 to P57 function as a 4-bit I/O port.
100-pin products: P50 to P57 function as an 8-bit I/O port.
128-pin products: P50 to P57 function as an 8-bit I/O port.

Port 5 is an 8 -bit or a 4-bit I/O port with an output latch. Port 5 can be set to the input mode or output mode in 1-bit units using port mode register 5 (PM5). When the P50 to P57 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 5 (PU5).

Input to the P50 to P52 and P55 to P57 pins can be specified through a normal Schmitt3 input buffer or a Schmitt1 input buffer using port input mode register 5 (PIM5).

Output from the P50 pin can be specified as normal CMOS output or N-ch open-drain output (VDD tolerance), using port output mode register (POM).

These pins also function as timer I/O, serial interface data I/O, and segment signal outputs for the LCD controller/driver. To use P50 to P57 as the port function, refer Table 4-7.

Table 4-7. Setting of P50 to P57 Pins to port function

| P50 to P57 Pins |  | LCDPF5 <br> Register | Alternate function |  | PM5 <br> Register | PIM5 <br> Register | POM <br> Register | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| port | function |  | Timer | Serial |  |  |  |  |
| P50 | Input port | Digital I/O selection | - | - | Input mode | 0 | - | Schmitt1 input |
|  |  |  |  |  |  | 1 |  | Schmitt3 input |
|  | Output port |  | 0 | 1 | Output mode | - | 0 | CMOS output |
|  |  |  |  |  |  |  | 1 | N-ch OD output |
| P51 | Input port | Digital I/O selection | - | - | Input mode | 0 | N/A | Schmitt1 input |
|  |  |  |  |  |  | 1 |  | Schmitt3 input |
|  | Output port |  | 0 | 1 | Output mode | - |  |  |
| P52 | Input port | Digital I/O selection | - | N/A | Input mode | 0 | N/A | Schmitt1 input |
|  |  |  |  |  |  | 1 |  | Schmitt3 input |
|  | Output port |  | 0 |  | Output mode | - |  |  |
| P53 | Input port | Digital I/O selection | - | - | Input mode | N/A | N/A |  |
|  | Output port |  | 0 | 1 | Output mode |  |  |  |
| P54 | Input port | Digital I/O selection | - | - | Input mode | N/A | N/A |  |
|  | Output port |  | 0 | 1 | Output mode |  |  |  |
| P55 | Input port | Digital I/O selection | - | N/A | Input mode | 0 | N/A | Schmitt1 input |
|  |  |  |  |  |  | 1 |  | Schmitt3 input |
|  | Output port |  | 0 |  | Output mode | - |  |  |
| P56 | Input port | Digital I/O selection | - | - | Input mode | 0 | N/A | Schmitt1 input |
|  |  |  |  |  |  | 1 |  | Schmitt3 input |
|  | Output port |  | 0 | 1 | Output mode | - |  |  |
| P57 | Input port | Digital I/O selection | - | N/A | Input mode | 0 | N/A | Schmitt1 input |
|  |  |  |  |  |  | 1 |  | Schmitt3 input |
|  | Output port |  | 0 |  | Output mode | - |  |  |
| - | - | LCD <br> Segment output selection | - | - | - | - | - | LCD segment output |

Reset signal generation sets port 5 to input mode.
Figures 4-21 to 4-24 show block diagrams of port5.

Figure 4-21. Block Diagram of P50


## Caution When using the alternate function TO02, set the port latch to 0.

When using the alternate function SDA11, set the port latch to 1.
When using P50 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1 ).

Figure 4-22. Block Diagram of P51, P56


Caution When using the alternate function TO04 or TO16, set the port latch to 0 .
When using the alternate function SCK10 or SCK01, set the port latch to 1.
When using P51 or P56 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1 ).

Figure 4-23. Block Diagram of P52, P55, P57


## Caution

When using the alternate function TO06, TO15, or TO17, set the port latch to 0.
When using P52, P55, or P57 as a general-purpose port, specify the port settings so that the alternate function output is fixed to 0 .

Figure 4-24. Block Diagram of P53, P54


Caution When using the alternate function TO13 or TO14, set the port latch to 0 .
When using the alternate function SO10 or SO01, set the port latch to 1.
When using P53 or P54 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1 ).

### 4.2.7 Port 6

48-pin products:
P60 and P61 function as a 2-bit I/O port.
64-pin products:
80-pin products:
100-pin products: P60 and P61 function as a 2-bit I/O port. P60, 61, 65, and P66 function as a 4-bit I/O port. P60 to P66 function as a 7-bit I/O port. P60 to P66 function as a 7-bit I/O port.
128-pin products:

Port 6 is a 7-bit, a 4-bit, or 2-bit I/O port with an output latch. Port 6 can be set to the input mode or output mode in 1-bit units using port mode register 6 (PM6). When the P60 to P66 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 6 (PU6).

Input to the P61 and P63 pins can be specified through a normal Schmitt3 input buffer or a Schmitt1 input buffer using port input mode register 5 (PIM5).

Output from the P60 and P61 pins can be specified as normal CMOS output or N-ch open-drain output (VDD tolerance), using port output mode register (POM).

These pins also function as serial interface data I/O, timer I/O, real-time clock correction clock output, clock / buzzer output, and external interrupt request input.

To use P60 to P66 as the port function, refer Table 4-8.

Table 4-8. Setting of P60 to P66 Pins to port function

| P60 to P66 Pins |  | Alternate function |  | PM6 <br> Register | PIM6 <br> Register | POM <br> Register | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| port | function | Timer | Serial |  |  |  |  |
| P60 | Input port | - | - | Input mode | N/A | - |  |
|  | Output port | 0 | 1 | Output mode |  | 0 | CMOS output |
|  |  |  |  |  |  | 1 | N-ch OD output |
| P61 | Input port | - | - | Input mode | 0 | - | Schmitt1 input |
|  |  |  |  |  | 1 |  | Schmitt3 input |
|  | Output port | 0 | 1 | Output mode | - | 0 | CMOS output |
|  |  |  |  |  |  | 1 | N-ch OD output |
| P62 | Input port | - | - | Input mode | N/A | N/A |  |
|  | Output port | 0 | 1 | Output mode |  |  |  |
| P63 | Input port | - | N/A | Input mode | 0 | N/A | Schmitt1 input |
|  |  |  |  |  | 1 |  | Schmitt3 input |
|  | Output port | 0 |  | Output mode | - |  |  |
| P64 | Input port | - | N/A | Input mode | N/A | N/A |  |
|  | Output port | 0 |  | Output mode |  |  |  |
| P65 | Input port | - | N/A | Input mode | N/A | N/A |  |
|  | Output port | 0 |  | Output mode |  |  |  |
| P66 | Input port | - | N/A | Input mode | N/A | N/A |  |
|  | Output port | 0 |  | Output mode |  |  |  |

Reset signal generation sets port 6 to input mode.
Figures 4-25 to 4-30 show block diagrams of port6.

Figure 4-25. Block Diagram of P60


Caution When using the alternate function TO20, set the port latch to 0.
When using the alternate function SCL11, set the port latch to 1.
When using P60 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1).

Figure 4-26. Block Diagram of P61


Caution When using the alternate function T TO21, set the port latch to 0.
When using the alternate function SDA11, set the port latch to 1.
When using P61 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1 ).

Figure 4-27. Block Diagram of P62


P6: Port register 6
PU6: Pull-up resistor option register 6
PM6: Port mode register 6
RD: Read signal
WRxx: Write signal
Caution When using the alternate function TO27, set the port latch to 0.
When using the alternate function CTxD1, set the port latch to 1.
When using P62 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1).

Figure 4-28. Block Diagram of P63


## Caution When using the alternate function TO26, set the port latch to 0.

When using P63 as a general-purpose port, specify the port settings so that the alternate function output is fixed to 0 .

Figure 4-29. Block Diagram of P64, P66


Caution When using the alternate function RTC1HZ, TO24, TO11, or PCL, set the port latch to 0 .
When using P64 or P66 as a general-purpose port, specify the port settings so that the alternate function output is fixed to 0 .

Figure 4-30. Block Diagram of P65


Caution When using the alternate function TO25, set the port latch to 0.
When using P65 as a general-purpose port, specify the port settings so that the alternate function output is fixed to 0 .

### 4.2.8 Port 7

Port 7 is a 6 -bit I/O port with an output latch. Port 7 can be set to the input mode or output mode in 1-bit units using port mode register 7 (PM7). When the P70 to P75 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 7 (PU7).

Input to the P70 pin can be specified through a normal Schmitt3 input buffer or a Schmitt1 input buffer using port input mode register 7 (PIM7).

These pins also function as A/D conversion start trigger input, output pins for the sound generator, serial interface data I/O, timer I/O, clock / buzzer output, flash memory programming I/O, external interrupt request input, and segment signal outputs for the LCD controller/driver.

To use P70 to P75 as the port function, refer Table 4-9.

Table 4-9. Setting of P70 to P75 Pins to port function

| P70 to P75 Pins |  | LCDPF7 <br> Register | Alternate function |  | PM7 <br> Register | PIM7 <br> Register | POM <br> Register | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| port | function |  | Timer/ SGO | Serial |  |  |  |  |
| P70 | Input port | N/A | - | N/A | Input mode | 0 | N/A | Schmitt1 input |
|  |  |  |  |  |  | 1 |  | Schmitt3 input |
|  | Output port |  | 0 |  | Output mode | - |  |  |
| P71 | Input port | N/A | N/A | - | Input mode | N/A | N/A |  |
|  | Output port |  |  | 1 | Output mode |  |  |  |
| P72 | Input port | Digital I/O selection | - | N/A | Input mode |  | N/A |  |
|  | Output port |  | 0 |  | Output mode | - |  |  |
| P73 | Input port | Digital I/O selection | - | N/A | Input mode | - | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P74 | Input port | Digital I/O selection | - | - | Input mode | N/A | N/A |  |
|  | Output port |  | 0 | 1 | Output mode |  |  |  |
| P75 | Input port | Digital I/O selection | - | N/A | Input mode | - | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| - | - | LCD <br> Segment output selection | - | - | - | - | - | LCD segment output |

Reset signal generation sets port 7 to input mode.
Figures 4-31 to 4-35 show block diagrams of port 7 .

Figure 4-31. Block Diagram of P70


## Caution When using the alternate function TO03, set the port latch to 0.

When using P70 as a general-purpose port, specify the port settings so that the alternate function output is fixed to 0 .

Figure 4-32. Block Diagram of P71


Caution When using the alternate function CTxD0, LTxD0, TOOLTxD, set the port latch to1.
When using P71 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed to 1 .

Figure 4-33. Block Diagram of P72, P73


Caution When using the alternate function SGOA, SGOISGOF, or TO22, set the port latch to 0 .
When using P72 or P73 as a general-purpose port, specify the port settings so that the alternate function output is fixed to 0 .

Figure 4-34. Block Diagram of P74


## Caution When using the alternate function TO23, set the port latch to 0 .

When using the alternate function SCK01, set the port latch to 1.
When using P74 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1).

Figure 4-35. Block Diagram of P75


Caution When using the alternate function PCL or TO22, set the port latch to 0 .
When using P75 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed 0 .

### 4.2.9 Port 8

Port 8 is an 8 -bit I/O port with an output latch and LED direct drive capability. Port 8 can be set to the input mode or output mode in 1-bit units using port mode register 8 (PM8). When the P80 to P87 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 8(PU8)

These pins also function as timer I/O, stepper motor controller/driver outputs/inputs, and segment signal outputs for the LCD controller/driver.

To use P80 to P87 as the port function, refer Table 4-10.

Table 4-10. Setting of P80 to P87 Pins to port function

| P80 to P87 Pins |  | LCDPF8 <br> Register | Alternate function |  |  |  | PM8 <br> Register | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| port | function |  | Timer | Serial | SMPC <br> Register | ZPDS0 <br> Register |  |  |
| P80 | Input port | Digital I/O selection | - | N/A | - | N/A | Input mode |  |
|  | Output port |  | 0 |  | Port mode ${ }^{\text {Note1 }}$ |  | Output mode |  |
| P81 | Input port | Digital I/O selection | - | N/A | - | N/A | Input mode |  |
|  | Output port |  | 0 |  | Port mode ${ }^{\text {Note2 }}$ |  | Output mode |  |
| P82 | Input port | Digital I/O selection | - | N/A | - | N/A | Input mode |  |
|  | Output port |  | 0 |  | Port mode ${ }^{\text {Note3 }}$ |  | Output mode |  |
| P83 | Input port | Digital I/O selection | - | N/A | - | ZPD1PC=0 | Input mode |  |
|  | Output port |  | 0 |  | Port mode ${ }^{\text {Note4 }}$ |  | Output mode |  |
| P84 | Input port | Digital I/O selection | - | N/A | - | N/A | Input mode |  |
|  | Output port |  | 0 |  | Port mode ${ }^{\text {Note1 }}$ |  | Output mode |  |
| P85 | Input port | Digital I/O selection | - | N/A | - | N/A | Input mode |  |
|  | Output port |  | 0 |  | Port mode ${ }^{\text {Note2 }}$ |  | Output mode |  |
| P86 | Input port | Digital I/O selection | - | N/A | - | N/A | Input mode |  |
|  | Output port |  | 0 |  | Port mode ${ }^{\text {Note3 }}$ |  | Output mode |  |
| P87 | Input port | Digital I/O selection | - | N/A | - | ZPD2PC=0 | Input mode |  |
|  | Output port |  | 0 |  | Port mode ${ }^{\text {Note4 }}$ |  | Output mode |  |
| - | - | LCD <br> Segment output selection | - |  | - | - | - | LCD segment output |

Note1. ENk $=0$ or (ENk, MODk, DIRk1, DIRk0) $=1110$ or 1111
2. $\mathrm{ENk}=0$ or $(E N k, M O D k$, DIRk1, DIRk0 $)=1100$ or 1101
3. $E N k=0$ or $(E N k, M O D k$, DIRk1, DIRk0) $=1101$ or 1110
4. $\mathrm{ENk}=0$ or $(E N k, M O D k$, DIRk1, DIRk0 $)=1100$ or 1111
( $k=0,1$ )

Reset signal generation sets port 8 to input mode.
Figure 4-36 and 4-37 show block diagrams of port 8 .

Figure 4-36. Block Diagram of P80 to P82 and P84 to P86


Caution When using the alternate function SM11 to SM13, SM21 to SM23, TO01, TO03, TO05, TO11, TO13, or TO15, set the port latch to 0 .
When using P80 to P82 or P84 to P86 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed 0 .

Figure 4-37. Block Diagram of P83, P87


Caution When using the alternate function SM14, SM18, TO07, or TO17 set the port latch to 0 .
When using P83 or P87 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed 0 .

### 4.2.10 Port 9

48-pin products:
64-pin products:
80-pin products:
100-pin products:
128-pin products:

P90 to P94 function as a 5-bit I/O port. P90 to P94 function as a 5-bit I/O port. P90 to P97 function as an 8-bit I/O port. P90 to P97 function as an 8-bit I/O port. P90 to P97 function as an 8-bit I/O port.

Port 9 is an 8 -bit or a 5 -bit I/O port with an output latch and LED direct drive capability. Port 9 can be set to the input mode or output mode in 1-bit units using port mode register 9 (PM9). When the P90 to P97 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 9(PU9)

These pins also function as timer I/O, stepper motor controller/driver outputs/inputs, and segment signal outputs for the LCD controller/driver.

To use P90 to P97 as the port function, refer Table 4-11.

Table 4-11. Setting of P90 to P97 Pins to port function

| P90 to P97 Pins |  | LCDPF9 <br> Register | Alternate function |  |  |  | PM9 <br> Register | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| port | function |  | Timer /SGO | Serial | SMPC <br> Register | ZPDS1 <br> Register |  |  |
| P90 | Input port | Digital I/O selection | - | N/A | - | N/A | Input mode |  |
|  | Output port |  | 0 |  | Port mode ${ }^{\text {Note1 }}$ |  | Output mode |  |
| P91 | Input port | Digital I/O selection | - | N/A | - | N/A | Input mode |  |
|  | Output port |  | 0 |  | Port mode ${ }^{\text {Note2 }}$ |  | Output mode |  |
| P92 | Input port | Digital I/O selection | - | N/A | - | N/A | Input mode |  |
|  | Output port |  | 0 |  | Port mode ${ }^{\text {Note3 }}$ |  | Output mode |  |
| P93 | Input port | Digital I/O selection | - | N/A | - | ZPD3PC $=0$ | Input mode |  |
|  | Output port |  | 0 |  | Port mode ${ }^{\text {Note4 }}$ |  | Output mode |  |
| P94 | Input port | Digital I/O selection | - | N/A | - | N/A | Input mode |  |
|  | Output port |  | 0 |  | Port mode ${ }^{\text {Note1 }}$ |  | Output mode |  |
| P95 | Input port | Digital I/O selection | - | N/A | - | N/A | Input mode |  |
|  | Output port |  | 0 |  | Port mode ${ }^{\text {Note2 }}$ |  | Output mode |  |
| P96 | Input port | Digital I/O selection | - | N/A | - | N/A | Input mode |  |
|  | Output port |  | 0 |  | Port mode ${ }^{\text {Note3 }}$ |  | Output mode |  |
| P97 | Input port | Digital I/O selection | - | N/A | - | ZPD4PC = 0 | Input mode |  |
|  | Output port |  | 0 |  | Port mode ${ }^{\text {Note4 }}$ |  | Output mode |  |
| - | - | LCD segment output selection | - |  | - | - | - | LCD <br> segment <br> output |

Note1. ENk = 0 or (ENk, MODk, DIRk1, DIRk0)=1110 or 1111
2. $\mathrm{ENk}=0$ or $(E N k, M O D k$, DIRk1, DIRkO $)=1100$ or 1101
3. $\mathrm{ENk}=0$ or (ENk, MODk, DIRk1, DIRkO) $=1101$ or 1110
4. ENk $=0$ or (ENk, MODk, DIRk1, DIRk0)=1100 or 1111
( $\mathrm{k}=0,1$ )

Reset signal generation sets port 9 to input mode.
Figures 4-38 to 4-41show block diagrams of port 9 .

Figure 4-38. Block Diagram of P90, P91, P95, and P96


Caution When using the alternate function SM31, SM32, SM42, SM43, TO21, TO23, TO03, or TO05, set the port latch to 0 .
When using P90, P91, P95, or P96 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed 0 .

Figure 4-39. Block Diagram of P92, P94


Caution When using the alternate function SM33, SM41, TO25, TO01, SGOA, or RTC1HZ, set the port latch to 0.

When using P92 or P94 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed 0 .

Figure 4-40. Block Diagram of P93


Caution When using the alternate function SM34, TO27 or SGOISGOF, set the port latch to 0.
When using P93 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed 0 .

Figure 4-41. Block Diagram of P97


Caution When using the alternate function SM44 or TO07 set the port latch to 0.
When using P97 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed 0 .
<R> 4.2.11 Port 10

48-pin products:
64-pin products:
80-pin products:
100-pin products:
128-pin products:

Not provided
Not provided
Not provided
Not provided
P100 to P107 function as an 8-bit I/O port.

Port 10 is an 8 -bit l/O port with an output latch. Port 10 can be set to the input mode or output mode in 1-bit units using port mode register 10 (PM10). When the P100 to P107 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 10(PU10)

These pins also function as timer I/O and segment signal outputs for the LCD controller/driver.

To use P100 to P107 as the port function, refer Table 4-12.

Table 4-12. Setting of P100 to P107 Pins to port function

| P100 to P107 Pins |  | LCDPF10 <br> Register | Alternate function |  | PM10 <br> Register | $\begin{gathered} \text { PIM10 } \\ \text { Register } \end{gathered}$ | POMRegister | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| port | function |  | Timer | Serial |  |  |  |  |
| P100 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P101 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P102 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P103 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P104 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P105 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P106 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P107 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| - | - | LCD <br> Segment output selection | - | - | - | - | - | LCD segment output |

Reset signal generation sets port 10 to input mode.
Figure 4-42 shows a block diagram of port 10.

Figure 4-42. Block Diagram of P100 to P107


Caution When using the alternate function TO01, TO02, TO05, TO06, or TO24 to TO27, set the port latch to 0 . When using P100 to P107 as general-purpose ports, specify the port settings so that the alternate function output is fixed 0 .

48-pin products:
64-pin products:
80-pin products:
100-pin products:
128-pin products:

Not provided
Not provided
Not provided
Not provided
P110 to P117 function as an 8-bit I/O port.

Port 11 is an 8 -bit l/O port with an output latch. Port 11 can be set to the input mode or output mode in 1-bit units using port mode register 11 (PM11). When the P110 to P117 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 11(PU11)

Input to the P110 to P117 pins can be specified through a normal Schmitt3 input buffer or a Schmitt1 input buffer, using port input mode register 11 (PIM11).

These pins also function as timer I/O, serial interface data I/O, clock I/O, LCD bus interface data I/O, and segment signal outputs for the LCD controller/driver.

To use P110 to P117 as the port function, refer Table 4-13.

Table 4-13. Setting of P110 to P117 Pins to port function

| P110 to P117 Pins |  | LCDPF11 <br> Register | Alternate function |  | PM11 <br> Register | PIM11 <br> Register | POM <br> Register | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| port | function |  | Timer | Serial |  |  |  |  |
| P110 | Input port | Digital I/O selection | - | - | Input mode | 0 | N/A | Schmitt1 input |
|  | Output port |  | 0 | 1 | Output mode | 1 |  | Schmitt3 input |
| P111 | Input port | Digital I/O selection | - | N/A | Input mode | 0 | N/A | Schmitt1 input |
|  | Output port |  | 0 |  | Output mode | 1 |  | Schmitt3 input |
| P112 | Input port | Digital I/O selection | - | - | Input mode | 0 | N/A | Schmitt1 input |
|  | Output port |  | 0 | 1 | Output mode | 1 |  | Schmitt3 input |
| P113 | Input port | Digital I/O selection | - | N/A | Input mode | 0 | N/A | Schmitt1 input |
|  | Output port |  | 0 |  | Output mode | 1 |  | Schmitt3 input |
| P114 | Input port | Digital I/O selection | - | N/A | Input mode | 0 | N/A | Schmitt1 input |
|  | Output port |  | 0 |  | Output mode | 1 |  | Schmitt3 input |
| P115 | Input port | Digital I/O selection | - | N/A | Input mode | 0 | N/A | Schmitt1 input |
|  | Output port |  | 0 |  | Output mode | 1 |  | Schmitt3 input |
| P116 | Input port | Digital I/O selection | - | N/A | Input mode | 0 | N/A | Schmitt1 input |
|  | Output port |  | 0 |  | Output mode | 1 |  | Schmitt3 input |
| P117 | Input port | Digital I/O selection | - | N/A | Input mode | 0 | N/A | Schmitt1 input |
|  | Output port |  | 0 |  | Output mode | 1 |  | Schmitt3 input |
| - | - | LCD <br> Segment output selection | - | - | - | - | - | LCD segment output |

Reset signal generation sets port 11 to input mode.
Figures 4-43 and 4-44 show block diagrams of port 11.

Figure 4-43. Block Diagram of P110 and P112


P11: Port register 11
PU11: Pull-up resistor option register 11
PM11: Port mode register 11
PIM11: Port Input mode register 11
LCDPF11: LCD port function registers 11
RD: Read signal
WRxx: Write signal

Caution When using the alternate function TOOO or TOO4, set the port latch to 0.
When using the alternate function SCK00, SOOO, or TxDO, set the port latch to 1.
When using the alternate function DBDO or DBD2, set the port latch to 0 and the port mode register to 1 (input mode).
When using P110 or P112 as a general-purpose port, specify the port settings so that the alternate function output is fixed (Timer to 0 and Serial to 1 ).

Figure 4-44. Block Diagram of P111, P113 to P117


| P11: | Port register 11 |
| :--- | :--- |
| PU11: | Pull-up resistor option register 11 |
| PM11: | Port mode register 11 |
| PIM11: | Port Input mode register 11 |
| LCDPF11: | LCD port function registers 11 |
| RD: | Read signal |
| WRxx: | Write signal |

Caution When using the alternate function TO02, TO06, TO07, TO10, TO12 or TO20, set the port latch to 0 .
When using the alternate function DBD1 or DBD3 to DBD7, set the port latch to 0 and the port mode register to 1 (input mode).
When using P111 or P113 to P117 as a general-purpose port, specify the port settings so that the alternate function output is fixed 0 .

### 4.2.13 Port 12

48-pin products:
64-pin products:
80-pin products:
100-pin products:
128-pin products:

P121 to P124 function as a 4-bit Input port. P121 to P124 function as a 4-bit Input port. P121 to P124 function as a 4-bit Input port. P121 to P124 function as a 4-bit Input port. P121 to P124 function as a 4-bit Input port, P125 to P127 function as a 3-bit I/O port.

P 121 to P 124 is a 4-bit Input port.
P125 to P127 is a 3-bit I/O port with an output latch. P125 to P127 can be set to the input mode or output mode in 1-bit units using port mode register 12 (PM12). When the P 125 to P 127 pins are used as an input port, use of an on-chip pullup resistor can be specified in 1-bit units by pull-up resistor option register 12 (PU12).

P121 to P124 pins also function as external clock input for main system clock, external clock input for subsystem clock.
P 125 to P 127 pins also function as timer I/O and segment signal outputs for the LCD controller/driver.

To use P121 to P127 as the port function, refer Table 4-14 and 4-15.

Table 4-14. Setting of P121 to P124 Pins to port function

| P121 to P124 Pins |  | CMC Register |  |  | Remarks |
| :--- | :--- | :--- | :--- | :--- | :--- |
| port |  | function | EXCLK | OSCSEL |  |

Table 4-15. Setting of P125 to P127 Pins to port function

| P125 to P127 Pins |  | LCDPF12 <br> Register | Alternate function |  | PM12 <br> Register | PIM12 <br> Register | POM <br> Register | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| port | function |  | Timer | Serial |  |  |  |  |
| P125 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P126 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P127 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| - | - | LCD <br> Segment output selection | - | - | - | - | - | LCD segment output |

Reset signal generation sets port 12 to input mode.
Figure 4-45 and 4-47 show block diagrams of port 12.

Figure 4-45. Block Diagram of P121, P122


Figure 4-46. Block Diagram of P123, P124


Figure 4-47. Block Diagram of P125 to P127


Caution When using the alternate function TO12, TO14, or TO16, set the port latch to 0 .
When using P125 to P127 as general-purpose ports, specify the port settings so that the alternate function output is fixed 0 .

### 4.2.14 Port 13

48-pin products:
64-pin products:
80-pin products:
100-pin products:

128-pin products:

P137 functions as a 1-bit Input port. P137 functions as a 1-bit Input port. P137 functions as a 1-bit Input port. P130 functions as a 1-bit Output port, P131 to P136 function as a 6-bit I/O port, and P137 functions as a 1-bit Input port.
P130 functions as a 1-bit Output port, P131 to P136 function as a 6-bit I/O port, and P137 functions as a 1-bit Input port.

P 130 is a 1-bit output-only port with an output latch.
P131 to P136 is a 6-bit I/O port with an output latch. P131 to P136 can be set to the input mode or output mode in 1-bit units using port mode register 13 (PM13). When the P131 to P136 pins are used as an input port, use of an on-chip pullup resistor can be specified in 1-bit units by pull-up resistor option register 13 (PU13).

P 137 is a 1-bit input-only port.
Input to the P135 pin can be specified through a normal Schmitt3 input buffer or a Schmitt1 input buffer, using port input mode register 13 (PIM13).

Output from the P136 pin can be specified as normal CMOS output or N-ch open-drain output (VDD tolerance), using port output mode register (POM).

These pins also function as timer I/O, output pins for the sound generator, serial interface data I/O ,and segment signal outputs for the LCD controller/driver.

To use P131 to P136 as the port function, refer Table 4-16.

Table 4-16. Setting of P131 to P136 Pins to port function

| P131 to P136 Pins |  | LCDPF13 <br> Register | Alternate function |  | PM13 <br> Register | $\begin{gathered} \text { PIM13 } \\ \text { Register } \end{gathered}$ | POM <br> Register | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| port | function |  | Timer/SGO | Serial |  |  |  |  |
| P131 | Input port | N/A | - | - | Input mode | N/A | N/A |  |
|  | Output port |  | 0 | 1 | Output mode |  |  |  |
| P132 | Input port | N/A | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |
| P133 | Input port | N/A | - | - | Input mode | N/A | N/A |  |
|  | Output port |  | 0 | 1 | Output mode |  |  |  |
| P134 | Input port | N/A | - | - | Input mode | N/A | N/A |  |
|  | Output port |  | 0 | 1 | Output mode |  |  |  |
| P135 | Input port | N/A | - | N/A | Input mode | 0 | N/A | Schmitt1 input |
|  | Output port |  | 0 |  | Output mode | 1 |  | Schmitt3 input |
| P136 | Input port | Digital I/O selection | - | N/A | Input mode | N/A | 0 | CMOS output |
|  | Output port |  | 0 |  | Output mode |  | 1 | N-ch OD output |
|  | - | LCD segment output selection | - | - | - | - | - | LCD segment output |

Reset signal generation sets port 13 to input mode.
Figures 4-48 to 4-55 show block diagrams of port 13.

Figure 4-48. Block Diagram of P130


Remark When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.


Figure 4-49. Block Diagram of P131


P13: Port register 13
PU13: Pull-up resistor option register 13
PM13: Port mode register 13
RD: Read signal
WRxx: Write signal
Caution When using the alternate function TO21, set the port latch to 0.
When using the alternate function SO10 or LTxD1, set the port latch to 1.
When using P131 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1).

Figure 4-50. Block Diagram of P132


Caution When using the alternate function TO20, set the port latch to 0 .
When using P132 as a general-purpose port, specify the port settings so that the alternate function output is fixed to 0 .

Figure 4-51. Block Diagram of P133


Caution When using the alternate function TO22, set the port latch to 0 .
When using the alternate function SCK10, set the port latch to 1.
When using P133 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to $\mathbf{1}$ ).

Figure 4-52. Block Diagram of P134


Caution When using the alternate function TO24, set the port latch to 0 .
When using the alternate function CTxD1, set the port latch to 1 .
When using P134 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1).

Figure 4-53. Block Diagram of P135


P13: Port register 13
PU13: Pull-up resistor option register 13
PM13: Port mode register 13
RD: Read signal
WRxx: Write signal
Caution When using the alternate function SGOISGOF or TO26, set the port latch to 0 .
When using P135 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed to 0 .

Figure 4-54. Block Diagram of P136


Caution When using the alternate function TOOO, set the port latch to 0 .
When using the alternate function SCL11, set the port latch to 1 .
When using P136 as a general-purpose port, specify the port settings so that the alternate function outputs are fixed (Timer to 0 and Serial to 1).

Figure 4-55. Block Diagram of P137


### 4.2.15 Port 14

| $<R>$ | 48-pin products: | Not provided |
| :--- | :--- | :--- |
|  | 64-pin products: | Not provided |
|  | 80-pin products: | Not provided |
|  | 100-pin products: | P140 functions as a 1-bit I/O port. |
|  | 128-pin products: | P140 functions as a 1-bit I/O port. |

P140 is a 1-bit I/O port with an output latch. P140 can be set to the input mode or output mode using port mode register 14 (PM14). When the P140 pin is used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 14 (PU14).

This pin also functions as timer I/O.

To use P140 as the port function, refer Table 4-17.

Table 4-17. Setting of P140 Pin to port function

| P140 Pin |  | LCDPF14 Register | Alternate function |  | PM14 Register | PIM Register | POM Register | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| port | function |  | Timer | Serial |  |  |  |  |
| P140 | Input port | N/A | - | N/A | Input mode | N/A | N/A |  |
|  | Output port |  | 0 |  | Output mode |  |  |  |

Reset signal generation sets port 14 to input mode.
Figure 4-56 shows block diagram of port 14 .

Figure 4-56. Block Diagram of P140


Caution When using the alternate function TO11, set the port latch to 0.
When using P140 as a general-purpose port, specify the port settings so that the alternate function output is fixed to 0 .
<R> 4.2.16 Port 15

| 48-pin products: | Not provided |
| :--- | :--- |
| 64-pin products: | Not provided |
| 80-pin products: | Not provided |
| 100-pin products: | P150 functions as a 1-bit I/O port. |
| 128-pin products: | P150 to P152 function as a 3-bit I/O port |

Port 15 is a 3-bit port with an output latch. Port 15 can be set to the input mode or output mode in 1-bit units using port mode register 15 (PM15).

This port can also be used for A/D converter analog input.
To use P150/ANI8 to P152/ANI10 as digital input pins, set them in the digital I/O mode by using the A/D port configuration register (ADPC) and in the input mode by using the PM15 register. Use these pins starting from the upper bit.

To use P150/ANI8 to P152/ANI10 as digital output pins, set them in the digital I/O mode by using the ADPC register and in the output mode by using the PM15 register. Use these pins starting from the upper bit.

To use P150/ANI8 to P152/ANI10 as analog input pins, set them in the analog input mode by using the A/D port configuration register (ADPC) and in the input mode by using the PM15 register. Use these pins starting from the lower bit.

Table 4-18. Setting of P150 to P152 Pins

| P150 Pin |  | ADPC <br> Register | PM2 <br> Register | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| port | function |  |  |  |
| P150 | Input port | 0001 to 1001 | Input mode |  |
|  | Output port |  | Output mode |  |
| P151 | Input port | 0001 to 1010 | Input mode |  |
|  | Output port |  | Output mode |  |
| P152 | Input port | 0001 to 1011 | Input mode |  |
|  | Output port |  | Output mode |  |

All P150/ANI8 to P152/ANI10 are set in the analog input mode when the reset signal is generated.
Figure 4-57 shows block diagram of port 15 .

Figure 4-57. Block Diagram of P150 to P152


P15:
Port register 15
PM15: Port mode register 15
ADPC: A/D port configuration register
RD: Read signal
WRxx: Write signal

### 4.3 Registers Controlling Port Function

Port functions are controlled by the following registers.

- Port mode registers (PMxx)
- Port registers (Pxx)
- Pull-up resistor option registers (PUxx)
- Port input mode registers (PIMxx)
- Port output mode registers (POM)
- LCD port function register (LCDPFxx)
- A/D port configuration register (ADPC)
- Stepper motor control register (SMPC)

Caution The undefined bits in each register vary by product and must be used with their initial value.
$<R>\quad$ Table 4-19. Pxx, PMxx, PUxx, PIMxx, POM, LCDPFxx registers and the bits mounted on each products (1/4)

| Port |  | Bit name |  |  |  |  |  | 128-pin | 100-pin | 80-pin | 64-pin | 48-pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { Pxx } \\ \text { register } \end{gathered}$ | PMxx register | PUxx register | PIMxx register | $\begin{aligned} & \text { POM } \\ & \text { register } \end{aligned}$ | LCDPFxx register |  |  |  |  |  |
| Port 0 | 0 | $\checkmark$ | PM00 | PU00 | N/A | N/A | LCDPF00 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
|  | 1 | $\checkmark$ | PM01 | PU01 | PIM01 |  | LCDPF01 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
|  | 2 | $\checkmark$ | PM02 | PU02 | N/A |  | LCDPF02 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | N/A |
|  | 3 | $\checkmark$ | PM03 | PU03 |  |  | LCDPF03 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | N/A |
|  | 4 | $\checkmark$ | PM04 | PU04 |  |  | LCDPF04 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | N/A |
|  | 5 | $\checkmark$ | PM05 | PU05 |  |  | LCDPF05 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | N/A |
|  | 6 | $\checkmark$ | PM06 | PU06 |  |  | LCDPF06 | $\checkmark$ | $\checkmark$ | $\checkmark$ | N/A | N/A |
|  | 7 | $\checkmark$ | PM07 | PU07 |  |  | LCDPF07 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | N/A |
| Port 1 | 0 | $\checkmark$ | PM10 | PU10 | PIM10 | N/A | LCDPF10 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
|  | 1 | $\checkmark$ | PM11 | PU11 | PIM11 |  | LCDPF11 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
|  | 2 | $\checkmark$ | PM12 | PU12 | N/A |  | LCDPF12 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
|  | 3 | $\checkmark$ | PM13 | PU13 |  |  | LCDPF13 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
|  | 4 | $\checkmark$ | PM14 | PU14 |  |  | LCDPF14 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
|  | 5 | $\checkmark$ | PM15 | PU15 |  |  | LCDPF15 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | N/A |
|  | 6 | $\checkmark$ | PM16 | PU16 |  |  | LCDPF16 | $\checkmark$ | $\checkmark$ | $\checkmark$ | N/A | N/A |
|  | 7 | $\checkmark$ | PM17 | PU17 | PIM17 |  | LCDPF17 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | N/A |
| Port 2 | 0 | $\checkmark$ | PM20 | N/A | N/A | N/A | N/A | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
|  | 1 | $\checkmark$ | PM21 |  |  |  |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
|  | 2 | $\checkmark$ | PM22 |  |  |  |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
|  | 3 | $\checkmark$ | PM23 |  |  |  |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
|  | 4 | $\checkmark$ | PM24 |  |  |  |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | N/A | N/A |
|  | 5 | $\checkmark$ | PM25 |  |  |  |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | N/A | N/A |
|  | 6 | $\checkmark$ | PM26 |  |  |  |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | N/A | N/A |
|  | 7 | $\checkmark$ | PM27 |  |  |  |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |

$<R>\quad$ Table 4-19. Pxx, PMxx, PUxx, PIMxx, POM, LCDPFxx registers and the bits mounted on each products (2/4)

| Port |  | Bit name |  |  |  |  |  | 128-pin | 100-pin | 80-pin | 64-pin | 48-pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Pxx register | PMxx register | PUxx register | PIMxx register | POM register | LCDPFxx register |  |  |  |  |  |
| Port 3 | 0 | P30 | PM30 | PU30 | N/A | POM2 | LCDPF30 | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |
|  | 1 | P31 | PM31 | PU31 | PIM31 | POM3 | LCDPF31 | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
|  | 2 | P32 | PM32 | PU32 | N/A | N/A | LCDPF32 | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | N/A |
|  | 3 | P33 | PM33 | PU33 |  |  | LCDPF33 | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |
|  | 4 | P34 | PM34 | PU34 |  |  | LCDPF34 | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | N/A | N/A |
|  | 5 | P35 | PM35 | PU35 |  |  | LCDPF35 | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | N/A | N/A |
|  | 6 | P36 | PM36 | PU36 |  |  | LCDPF36 | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | N/A | N/A |
|  | 7 | P37 | PM37 | PU37 |  |  | LCDPF37 | $\checkmark$ | $\checkmark$ | $\checkmark$ | N/A | N/A |
| Port 4 | 0 | P40 | PM40 | PU40 | N/A | N/A | N/A | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
|  | 1 | P41 | PM41 | PU41 |  |  | N/A | $\sqrt{ }$ | N/A | N/A | N/A | N/A |
|  | 2 | P42 | PM42 | PU42 |  |  | LCDPF42 | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 3 | P43 | PM43 | PU43 |  |  | LCDPF43 | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 4 | P44 | PM44 | PU44 |  |  | LCDPF44 | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 5 | P45 | PM45 | PU45 |  |  | LCDPF45 | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 6 | P46 | PM46 | PU46 |  |  | LCDPF46 | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 7 | P47 | PM47 | PU47 |  |  | LCDPF47 | $\checkmark$ | N/A | N/A | N/A | N/A |
| Port 5 | 0 | P50 | PM50 | PU50 | PIM50 | POM5 | LCDPF50 | $\checkmark$ | $\checkmark$ | N/A | N/A | N/A |
|  | 1 | P51 | PM51 | PU51 | PIM51 | N/A | LCDPF51 | $\checkmark$ | $\sqrt{ }$ | N/A | N/A | N/A |
|  | 2 | P52 | PM52 | PU52 | PIM52 |  | LCDPF52 | $\checkmark$ | $\checkmark$ | N/A | N/A | N/A |
|  | 3 | P53 | PM53 | PU53 | N/A |  | LCDPF53 | $\checkmark$ | $\checkmark$ | N/A | N/A | N/A |
|  | 4 | P54 | PM54 | PU54 |  |  | LCDPF54 | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |
|  | 5 | P55 | PM55 | PU55 | PIM55 |  | LCDPF55 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ |
|  | 6 | P56 | PM56 | PU56 | PIM56 |  | LCDPF56 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ |
|  | 7 | P57 | PM57 | PU57 | PIM57 |  | LCDPF57 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ |
| Port 6 | 0 | P60 | PM60 | PU60 | N/A | POMO | N/A | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
|  | 1 | P61 | PM61 | PU61 | PIM61 | POM1 |  | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |
|  | 2 | P62 | PM62 | PU62 | N/A | N/A |  | $\checkmark$ | $\sqrt{ }$ | N/A | N/A | N/A |
|  | 3 | P63 | PM63 | PU63 | PIM63 |  |  | $\checkmark$ | $\checkmark$ | N/A | N/A | N/A |
|  | 4 | P64 | PM64 | PU64 | N/A |  |  | $\checkmark$ | $\checkmark$ | N/A | N/A | N/A |
|  | 5 | P65 | PM65 | PU65 |  |  |  | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | N/A | N/A |
|  | 6 | P66 | PM66 | PU66 |  |  |  | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | N/A | N/A |
| Port 7 | 0 | P70 | PM70 | PU70 | PIM70 | N/A | N/A | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ | N/A |
|  | 1 | P71 | PM71 | PU71 | N/A |  |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | N/A |
|  | 2 | P72 | PM72 | PU72 |  |  | LCDPF72 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
|  | 3 | P73 | PM73 | PU73 |  |  | LCDPF73 | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
|  | 4 | P74 | PM74 | PU74 |  |  | LCDPF74 | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |
|  | 5 | P75 | PM75 | PU75 |  |  | LCDPF75 | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ |

<R> Table 4-19. Pxx, PMxx, PUxx, PIMxx, POM, LCDPFxx registers and the bits mounted on each products (3/4)

| Port |  | Bit name |  |  |  |  |  | 128-pin | 100-pin | 80-pin | 64-pin | 48-pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { Pxx } \\ & \text { register } \end{aligned}$ | PMxx register | PUxx register | PIMxx register | POM register | LCDPFxx register |  |  |  |  |  |
| Port 8 | 0 | P80 | PM80 | PU80 | N/A | N/A | LCDPF80 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ |
|  | 1 | P81 | PM81 | PU81 |  |  | LCDPF81 | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ |
|  | 2 | P82 | PM82 | PU82 |  |  | LCDPF82 | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
|  | 3 | P83 | PM83 | PU83 |  |  | LCDPF83 | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ |
|  | 4 | P84 | PM84 | PU84 |  |  | LCDPF84 | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | N/A |
|  | 5 | P85 | PM85 | PU85 |  |  | LCDPF85 | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | N/A |
|  | 6 | P86 | PM86 | PU86 |  |  | LCDPF86 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | N/A |
|  | 7 | P87 | PM87 | PU87 |  |  | LCDPF87 | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ | N/A |
| Port 9 | 0 | P90 | PM90 | PU90 | N/A | N/A | LCDPF90 | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
|  | 1 | P91 | PM91 | PU91 |  |  | LCDPF91 | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |
|  | 2 | P92 | PM92 | PU92 |  |  | LCDPF92 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ |
|  | 3 | P93 | PM93 | PU93 |  |  | LCDPF93 | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
|  | 4 | P94 | PM94 | PU94 |  |  | LCDPF94 | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |
|  | 5 | P95 | PM95 | PU95 |  |  | LCDPF95 | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | N/A | N/A |
|  | 6 | P96 | PM96 | PU96 |  |  | LCDPF96 | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | N/A | N/A |
|  | 7 | P97 | PM97 | PU97 |  |  | LCDPF97 | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | N/A | N/A |
| Port 10 | 0 | P100 | PM100 | PU100 | N/A | N/A | LCDPF100 | $\sqrt{ }$ | N/A | N/A | N/A | N/A |
|  | 1 | P101 | PM101 | PU101 |  |  | LCDPF101 | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 2 | P102 | PM102 | PU102 |  |  | LCDPF102 | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 3 | P103 | PM103 | PU103 |  |  | LCDPF103 | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 4 | P104 | PM104 | PU104 |  |  | LCDPF104 | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 5 | P105 | PM105 | PU105 |  |  | LCDPF105 | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 6 | P106 | PM106 | PU106 |  |  | LCDPF106 | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 7 | P107 | PM107 | PU107 |  |  | LCDPF107 | $\checkmark$ | N/A | N/A | N/A | N/A |
| Port 11 | 0 | P110 | PM110 | PU110 | N/A | N/A | LCDPF110 | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 1 | P111 | PM111 | PU111 |  |  | LCDPF111 | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 2 | P112 | PM112 | PU112 |  |  | LCDPF112 | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 3 | P113 | PM113 | PU113 |  |  | LCDPF113 | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 4 | P114 | PM114 | PU114 |  |  | LCDPF114 | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 5 | P115 | PM115 | PU115 |  |  | LCDPF115 | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 6 | P116 | PM116 | PU116 |  |  | LCDPF116 | $\sqrt{ }$ | N/A | N/A | N/A | N/A |
|  | 7 | P117 | PM117 | PU117 |  |  | LCDPF117 | $\checkmark$ | N/A | N/A | N/A | N/A |
| Port 12 | 1 | P121 | N/A | N/A | N/A | N/A | N/A | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |
|  | 2 | P122 |  |  |  |  |  | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
|  | 3 | P123 |  |  |  |  |  | $\checkmark$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ | N/A |
|  | 4 | P124 |  |  |  |  |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | N/A |

Table 4-19. Pxx, PMxx, PUxx, PIMxx, POM, LCDPFxx registers and the bits mounted on each products (4/4)

| Port |  | Bit name |  |  |  |  |  | 128-pin | 100-pin | 80-pin | 64-pin | 48-pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Pxx register | PMxx register | PUxx register | PIMxx register | POM register | LCDPFxx register |  |  |  |  |  |
| Port 13 | 0 | P130 | N/A | N/A | N/A | N/A | N/A | $\checkmark$ | $\sqrt{ }$ | N/A | N/A | N/A |
|  | 1 | P131 | PM131 | PU131 |  |  |  | $\checkmark$ | $\sqrt{ }$ | N/A | N/A | N/A |
|  | 2 | P132 | PM132 | PU132 |  |  |  | $\checkmark$ | $\sqrt{ }$ | N/A | N/A | N/A |
|  | 3 | P133 | PM133 | PU133 |  |  |  | $\checkmark$ | $\sqrt{ }$ | N/A | N/A | N/A |
|  | 4 | P134 | PM134 | PU134 |  |  |  | $\checkmark$ | $\checkmark$ | N/A | N/A | N/A |
|  | 5 | P135 | PM135 | PU135 | PIM135 |  |  | $\checkmark$ | $\sqrt{ }$ | N/A | N/A | N/A |
|  | 6 | P136 | PM136 | PU136 | N/A | POM4 | LCDPF136 | $\checkmark$ | $\sqrt{ }$ | N/A | N/A | N/A |
|  | 7 | P137 | N/A | N/A |  | N/A | N/A | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| Port 14 | 0 | P140 | PM140 | PU140 | N/A | N/A | N/A | $\checkmark$ | $\sqrt{ }$ | N/A | N/A | N/A |
| Port 15 | 0 | P150 | PM150 | N/A | N/A | N/A | N/A | $\checkmark$ | $\sqrt{ }$ | N/A | N/A | N/A |
|  | 1 | P151 | PM151 |  |  |  |  | $\checkmark$ | N/A | N/A | N/A | N/A |
|  | 2 | P152 | PM152 |  |  |  |  | $\checkmark$ | N/A | N/A | N/A | N/A |

The format of each register is described in the following pages.

## (1) Port mode registers (PM0 to PM9, PM13 to PM15)

These registers specify input or output mode for the port in 1-bit units.
These registers can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets these registers to FFH.
When port pins are used as alternate-function pins, set the port mode register by referencing 4.5 Settings of Port Mode Register, and Output Latch When Using Alternate Function.

Figure 4-58. Format of Port Mode Register (1/5)
(48-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PMO | 1 | 1 | 1 | 1 | 1 | 1 | PM01 | PM00 | FFF20 | FFH | R/W |
| PM1 | 1 | 1 | 1 | PM14 | PM13 | PM12 | PM11 | PM10 | FFF21 | FFH | R/W |
| PM2 | PM27 | 1 | 1 | 1 | PM23 | PM22 | PM21 | PM20 | FFF22 | FFH | R/W |
| PM3 | 1 | 1 | 1 | 1 | PM33 | 1 | PM31 | PM30 | FFF23 | FFH | R/W |
| PM4 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | PM40 | FFF24 | FFH | R/W |
| PM5 | PM57 | PM56 | PM55 | PM54 | 1 | 1 | 1 | 1 | FFF25 | FFH | R/W |
| PM6 | 1 | 1 | 1 | 1 | 1 | 1 | PM61 | PM60 | FFF26 | FFH | R/W |
| PM7 | 1 | 1 | PM75 | PM74 | PM73 | PM72 | 1 | 1 | FFF27 | FFH | R/W |
| PM8 | 1 | 1 | 1 | 1 | PM83 | PM82 | PM81 | PM80 | FFF28 | FFH | R/W |
| PM9 | 1 | 1 | 1 | PM94 | PM93 | PM92 | PM91 | PM90 | FFF29 | FFH | R/W |
| PM13 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | FFF2D | FEH | R/W |


| PMmn | Pmn pin I/O mode selection ( $\mathrm{m}=0$ to 9 and $13 ; \mathrm{n}=0$ to 7 ) |
| :---: | :--- |
| 0 | Output mode (output buffer on) |
| 1 | Input mode (output buffer off) |

Caution Be sure to set bits 2 to 7 of the PM0 register, bits 5 to 7 of the PM1 register, bits 4 to 6 of the PM2 register, bits 2 and 4 to 7 of the PM3 register, bits 1 to 7 of the PM4 register, bits 0 to 3 of the PM5 register, bits 2 to 7 of the PM6 register, bits 0 to 1 and 6 to 7 of the PM7 register, bits 4 to 7 of the PM8 register, bits 5 to 7 of the PM9 register and bits 0 to 7 of the PM13 register to " 1 ".

Figure 4-58. Format of Port Mode Register (2/5)
(64-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PMO | PM07 | 1 | PM05 | PM04 | PM03 | PM02 | PM01 | PM00 | FFF20 | FFH | R/W |
| PM1 | PM17 | 1 | PM15 | PM14 | PM13 | PM12 | PM11 | PM10 | FFF21 | FFH | R/W |
| PM2 | PM27 | 1 | 1 | 1 | PM23 | PM22 | PM21 | PM20 | FFF22 | FFH | R/W |
| PM3 | 1 | 1 | 1 | 1 | PM33 | PM32 | PM31 | PM30 | FFF23 | FFH | R/W |
| PM4 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | PM40 | FFF24 | FFH | R/W |
| PM5 | PM57 | PM56 | PM55 | PM54 | 1 | 1 | 1 | 1 | FFF25 | FFH | R/W |
| PM6 | 1 | 1 | 1 | 1 | 1 | 1 | PM61 | PM60 | FFF26 | FFH | R/W |
| PM7 | 1 | 1 | PM75 | PM74 | PM73 | PM72 | PM71 | PM70 | FFF27 | FFH | R/W |
| PM8 | PM87 | PM86 | PM85 | PM84 | PM83 | PM82 | PM81 | PM80 | FFF28 | FFH | R/W |
| PM9 | 1 | 1 | 1 | PM94 | PM93 | PM92 | PM91 | PM90 | FFF29 | FFH | R/W |


| PMmn |  |
| :---: | :--- |
| 0 | Output mode (output buffer on) |
| 1 | Input mode (output buffer off) |

Caution Be sure to set bits 6 of the PM0 and PM1 register, bits 4 to 6 of the PM2 register, bits 4 to 7 of the PM3 register, bits 1 to 7 of the PM4 register, bits 0 to 3 of the PM5 register, bits 2 to 7 of the PM6 register, bits 6 and 7 of the PM7 register, and bits 5 to 7 of the PM9 register to " 1 ".

Figure 4-58. Format of Port Mode Register (3/5) (80-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PMo | PM07 | PM06 | PM05 | PM04 | PM03 | PM02 | PM01 | PM00 | FFF20 | FFH | R/W |
| PM1 | PM17 | PM16 | PM15 | PM14 | PM13 | PM12 | PM11 | PM10 | FFF21 | FFH | R/W |
| PM2 | PM27 | PM26 | PM25 | PM24 | PM23 | PM22 | PM21 | PM20 | FFF22 | FFH | R/W |
| PM3 | PM37 | PM36 | PM35 | PM34 | PM33 | PM32 | PM31 | PM30 | FFF23 | FFH | R/W |
| PM4 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | PM40 | FFF24 | FFH | R/W |
| PM5 | PM57 | PM56 | PM55 | PM54 | 1 | 1 | 1 | 1 | FFF25 | FFH | R/W |
| PM6 | 1 | PM66 | PM65 | 1 | 1 | 1 | PM61 | PM60 | FFF26 | FFH | R/W |
| PM7 | 1 | 1 | PM75 | PM74 | PM73 | PM72 | PM71 | PM70 | FFF27 | FFH | R/W |
| PM8 | PM87 | PM86 | PM85 | PM84 | PM83 | PM82 | PM81 | PM80 | FFF28 | FFH | R/W |
| PM9 | PM97 | PM96 | PM95 | PM94 | PM93 | PM92 | PM91 | PM90 | FFF29 | FFH | R/W |


| PMmn | Pmn pin I/O mode selection ( $\mathrm{m}=0$ to $9 ; \mathrm{n}=0$ to 7 ) |
| :---: | :--- |
| 0 | Output mode (output buffer on) |
| 1 | Input mode (output buffer off) |

Caution Be sure to set bits 1 to 7 of the PM4 register, bits 0 to 3 of the PM5, bits 2 to 4 and 7 of the PM6 register, and bits 6 and 7 of the PM7 register to " 1 ".

Figure 4-58. Format of Port Mode Register (4/5) (100-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PMo | PM07 | PM06 | PM05 | PM04 | PM03 | PM02 | PM01 | PM00 | FFF20 | FFH | R/W |
| PM1 | PM17 | PM16 | PM15 | PM14 | PM13 | PM12 | PM11 | PM10 | FFF21 | FFH | R/W |
| PM2 | PM27 | PM26 | PM25 | PM24 | PM23 | PM22 | PM21 | PM20 | FFF22 | FFH | R/W |
| PM3 | PM37 | PM36 | PM35 | PM34 | PM33 | PM32 | PM31 | PM30 | FFF23 | FFH | R/W |
| PM4 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | PM40 | FFF24 | FFH | R/W |
| PM5 | PM57 | PM56 | PM55 | PM54 | PM53 | PM52 | PM51 | PM50 | FFF25 | FFH | R/W |
| PM6 | 1 | PM66 | PM65 | PM64 | PM63 | PM62 | PM61 | PM60 | FFF26 | FFH | R/W |
| PM7 | 1 | 1 | PM75 | PM74 | PM73 | PM72 | PM71 | PM70 | FFF27 | FFH | R/W |
| PM8 | PM87 | PM86 | PM85 | PM84 | PM83 | PM82 | PM81 | PM80 | FFF28 | FFH | R/W |
| PM9 | PM97 | PM96 | PM95 | PM94 | PM93 | PM92 | PM91 | PM90 | FFF29 | FFH | R/W |
| PM13 | 1 | PM136 | PM135 | PM134 | PM133 | PM132 | PM131 | 0 | FFF2D | FEH | R/W |
| PM14 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | PM140 | FFF2E | FFH | R/W |
| PM15 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | PM150 | FFF2F | FFH | R/W |


| PMmn | Pmn pin I/O mode selection ( $\mathrm{m}=0$ to 9 and 13 to $15 ; \mathrm{n}=0$ to 7 ) |
| :---: | :--- |
| 0 | Output mode (output buffer on) |
| 1 | Input mode (output buffer off) |

Caution Be sure to set bits 1 to 7 of the PM4 register, bits 7 of the PM6 register, bits 6 and 7 of the PM7 register, bits 7 of the PM13 register, and bits 1 to 7 of the PM14 and PM15 registers to " 1 " and bit 0 of the PM13 register to " 0 ".

Figure 4-58. Format of Port Mode Register (5/5)
(128-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PMo | PM07 | PM06 | PM05 | PM04 | PM03 | PM02 | PM01 | PM00 | FFF20 | FFH | R/W |
| PM1 | PM17 | PM16 | PM15 | PM14 | PM13 | PM12 | PM11 | PM10 | FFF21 | FFH | R/W |
| PM2 | PM27 | PM26 | PM25 | PM24 | PM23 | PM22 | PM21 | PM20 | FFF22 | FFH | R/W |
| PM3 | PM37 | PM36 | PM35 | PM34 | PM33 | PM32 | PM31 | PM30 | FFF23 | FFH | R/W |
| PM4 | PM47 | PM46 | PM45 | PM44 | PM43 | PM42 | PM41 | PM40 | FFF24 | FFH | R/W |
| PM5 | PM57 | PM56 | PM55 | PM54 | PM53 | PM52 | PM51 | PM50 | FFF25 | FFH | R/W |
| PM6 | 1 | PM66 | PM65 | PM64 | PM63 | PM62 | PM61 | PM60 | FFF26 | FFH | R/W |
| PM7 | 1 | 1 | PM75 | PM74 | PM73 | PM72 | PM71 | PM70 | FFF27 | FFH | R/W |
| PM8 | PM87 | PM86 | PM85 | PM84 | PM83 | PM82 | PM81 | PM80 | FFF28 | FFH | R/W |
| PM9 | PM97 | PM96 | PM95 | PM94 | PM93 | PM92 | PM91 | PM90 | FFF29 | FFH | R/W |
| PM10 | PM107 | PM106 | PM105 | PM104 | PM103 | PM102 | PM101 | PM100 | FFF2A | FEH | R/W |
| PM11 | PM117 | PM116 | PM115 | PM114 | PM113 | PM112 | PM111 | PM110 | FFF2B | FFH | R/W |
| PM12 | PM127 | PM126 | PM125 | 1 | 1 | 1 | 1 | 1 | FFF2C | FFH | R/W |
| PM13 | 1 | PM136P | PM135 | PM134 | PM133 | PM132 | PM131 | 0 | FFF2D | FEH | R/W |
| PM14 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | PM140 | FFF2E | FFH | R/W |
| PM15 | 1 | 1 | 1 | 1 | 1 | PM152 | PM151 | PM150 | FFF2F | FFH | R/W |


| PMmn | $\quad$ Pmn pin I/O mode selection ( $\mathrm{m}=0$ to $15 ; \mathrm{n}=0$ to 7 ) |
| :---: | :--- |
| 0 | Output mode (output buffer on) |
| 1 | Input mode (output buffer off) |

Caution Be sure to set bits 1 to 7 of the PM4 register, bits 7 of the PM6 register, bits 6 and 7 of the PM7 register, bits 0 to 4 of the PM12 register, bits 7 of the PM13 register, bits 1 to 7 of the PM14, and bits 3 to 7 of the PM15 registers to " 1 " and bit 0 of the PM13 register to " 0 ".

## <R> (2) Port registers (P0 to P15)

These registers set the output latch value of a port.
If the data is read in the input mode, the pin level is read. If it is read in the output mode, the output latch value is read ${ }^{\text {Note }}$.
These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00 H .

Note If P20 to P27 and P150 to P152 are set up as analog inputs of the A/D converter, when a port is read while in the input mode, 0 is always returned, not the pin level. And while in output mode, the output latch value is not output to port.
If P00 to P07, P10 to P17, P30 to P37, P42 to P47, P50 to P57, P72 to P75, P80 to P87, P90 to P97, P100 to P107, P110 to P117, P125 to P127, and P136 are set up as the segment outputs of LCD controller/driver, when a port is read while in the input mode, 0 is always returned, not the pin level. And while in output mode, the output latch value is not output to port.
If P83, P87, P93, and P97 are set up to ZPD input, when a port is read while in the input mode, 0 is always returned, not the pin level. And while in output mode, the output latch value is not output to port.

| Active alternate function | Port read in input mode | Port output in output mode |
| :--- | :--- | :--- |
| A/D converter input | 0 is read | output latch value is not output |
| LCD segment output | 0 is read | output latch value is not output |
| ZPD input | 0 is read | output latch value is not output |

Figure 4-59. Format of Port Register (1/5) (48-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P0 | 0 | 0 | 0 | 0 | 0 | 0 | P01 | P00 | FFF00 | 00 H | R/W |
| P1 | 0 | 0 | 0 | P14 | P13 | P12 | P11 | P10 | FFF01 | OOH | R/W |
| P2 | P27 | 0 | 0 | 0 | P23 | P22 | P21 | P20 | FFF02 | OOH | R/W |
| P3 | 0 | 0 | 0 | 0 | P33 | 0 | P31 | P30 | FFFO3 | OOH | R/W |
| P4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | P40 | FFF04 | OOH | R/W |
| P5 | P57 | P56 | P55 | P54 | 0 | 0 | 0 | 0 | FFF05 | OOH | R/W |
| P6 | 0 | 0 | 0 | 0 | 0 | 0 | P61 | P60 | FFF06 | OOH | R/W |
| P7 | 0 | 0 | P75 | P74 | P73 | P72 | 0 | 0 | FFFO7 | OOH | R/W |
| P8 | 0 | 0 | 0 | 0 | P83 | P82 | P81 | P80 | FFF08 | OOH | R/W |
| P9 | 0 | 0 | 0 | P94 | P93 | P92 | P91 | P90 | FFF09 | OOH | R/W |
| P12 | 0 | 0 | 0 | 0 | 0 | P122 | P121 | 0 | FFFOC | 00H R | Read only |
| P13 | P137 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FFFOD | OOH R | Read only |


| Pmn | Output data control (in output mode) | Input data read (in input mode) |
| :---: | :--- | :--- |
| 0 | Output 0 | Input low level |
| 1 | Output 1 | Input high level |

Remark $\mathrm{m}=0$ to 9,12 , and $13 ; \mathrm{n}=0$ to 7

Figure 4-59. Format of Port Register (2/5) (64-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset (output latch) 00 H | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P0 | P07 | 0 | P05 | P04 | P03 | P02 | P01 | P00 | FFFO0 |  | R/W |
| P1 | P17 | 0 | P15 | P14 | P13 | P12 | P11 | P10 | FFF01 | OOH | R/W |
| P2 | P27 | 0 | 0 | 0 | P23 | P22 | P21 | P20 | FFF02 | OOH | R/W |
| P3 | 0 | 0 | 0 | 0 | P33 | P32 | P31 | P30 | FFF03 | OOH | R/W |
| P4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | P40 | FFF04 | OOH | R/W |
| P5 | P57 | P56 | P55 | P54 | 0 | 0 | 0 | 0 | FFF05 | OOH | R/W |
| P6 | 0 | 0 | 0 | 0 | 0 | 0 | P61 | P60 | FFF06 | OOH | R/W |
| P7 | 0 | 0 | P75 | P74 | P73 | P72 | P71 | P70 | FFF07 | OOH | R/W |
| P8 | P87 | P86 | P85 | P84 | P83 | P82 | P81 | P80 | FFF08 | OOH | R/W |
| P9 | 0 | 0 | 0 | P94 | P93 | P92 | P91 | P90 | FFF09 | 00H | R/W |
| P12 | 0 | 0 | 0 | P124 | P123 | P122 | P121 | 0 | FFFOC | OOH R | ead only |
| P13 | P137 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FFFOD | OOH R | ead only |
| Pmn |  |  | data | trol (in | put m |  |  |  | Input da | ta read (in in | put mode) |
| 0 |  | ut 0 |  |  |  |  | Input | w lev |  |  |  |
| 1 |  | ut 1 |  |  |  |  | Inpu | gh le |  |  |  |

Remark $\mathrm{m}=0$ to 9,12 , and $13 ; \mathrm{n}=0$ to 7

Figure 4-59. Format of Port Register (3/5) (80-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P0 | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 | FFFO0 | OOH | R/W |
| P1 | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 | FFF01 | 00H | R/W |
| P2 | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 | FFF02 | 00H | R/W |
| P3 | P37 | P36 | P35 | P34 | P33 | P32 | P31 | P30 | FFF03 | 00H | R/W |
| P4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | P40 | FFF04 | 00H | R/W |
| P5 | P57 | P56 | P55 | P54 | 0 | 0 | 0 | 0 | FFF05 | OOH | R/W |
| P6 | 0 | P66 | P65 | 0 | 0 | 0 | P61 | P60 | FFF06 | 00H | R/W |
| P7 | 0 | 0 | P75 | P74 | P73 | P72 | P71 | P70 | FFFO7 | OOH | R/W |
| P8 | P87 | P86 | P85 | P84 | P83 | P82 | P81 | P80 | FFF08 | OOH | R/W |
| P9 | P97 | P96 | P95 | P94 | P93 | P92 | P91 | P90 | FFF09 | OOH | R/W |
| P12 | 0 | 0 | 0 | P124 | P123 | P122 | P121 | 0 | FFFOC | 00H R | Read only |
| P13 | P137 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FFFOD | 00H R | Read only |


| Pmn | Output data control (in output mode) | Input data read (in input mode) |
| :---: | :--- | :--- |
| 0 | Output 0 | Input low level |
| 1 | Output 1 | Input high level |

Remark $\mathrm{m}=0$ to 9,12 , and $13 ; \mathrm{n}=0$ to 7

Figure 4-59. Format of Port Register (4/5) (100-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Po | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 | FFF00 | OOH | R/W |
| P1 | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 | FFF01 | 00H | R/W |
| P2 | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 | FFF02 | 00H | R/W |
| P3 | P37 | P36 | P35 | P34 | P33 | P32 | P31 | P30 | FFF03 | OOH | R/W |
| P4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | P40 | FFF04 | OOH | R/W |
| P5 | P57 | P56 | P55 | P54 | P53 | P52 | P51 | P50 | FFF05 | OOH | R/W |
| P6 | 0 | P66 | P65 | P64 | P63 | P62 | P61 | P60 | FFF06 | OOH | R/W |
| P7 | 0 | 0 | P75 | P74 | P73 | P72 | P71 | P70 | FFF07 | OOH | R/W |
| P8 | P87 | P86 | P85 | P84 | P83 | P82 | P81 | P80 | FFF08 | OOH | R/W |
| P9 | P97 | P96 | P95 | P94 | P93 | P92 | P91 | P90 | FFF09 | OOH | R/W |
| P12 | 0 | 0 | 0 | P124 | P123 | P122 | P121 | 0 | FFFOC | OOH R | Read only |
| P13 | P137 | P136 | P135 | P134 | P133 | P132 | P131 | P130 | FFFOD | 00H | $\mathrm{R} / \mathrm{W}^{\text {Note }}$ |
| P14 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | P140 | FFFOE | OOH | R/W |
| P15 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | P150 | FFFOF | OOH | R/W |


| Pmn | $\mathrm{m}=0$ to 9 and 12 to $15 ; \mathrm{n}=0$ to 7 |  |
| :---: | :--- | :--- |
|  | Output data control (in output mode) | Input data read (in input mode) |
| 0 | Output 0 | Input low level |
| 1 | Output 1 | Input high level |

Note P137 is read only.
Remark $\mathrm{m}=0$ to 9 and 12 to $15 ; \mathrm{n}=0$ to 7

Figure 4-59. Format of Port Registers (5/5) (128-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Po | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 | FFF00 | 00 H | R/W |
| P1 | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 | FFF01 | 00H | R/W |
| P2 | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 | FFF02 | OOH | R/W |
| P3 | P37 | P36 | P35 | P34 | P33 | P32 | P31 | P30 | FFF03 | OOH | R/W |
| P4 | P47 | P46 | P45 | P44 | P43 | P42 | P41 | P40 | FFF04 | 00H | R/W |
| P5 | P57 | P56 | P55 | P54 | P53 | P52 | P51 | P50 | FFF05 | OOH | R/W |
| P6 | 0 | P66 | P65 | P64 | P63 | P62 | P61 | P60 | FFF06 | OOH | R/W |
| P7 | 0 | 0 | P75 | P74 | P73 | P72 | P71 | P70 | FFF07 | 00H | R/W |
| P8 | P87 | P86 | P85 | P84 | P83 | P82 | P81 | P80 | FFF08 | OOH | R/W |
| P9 | P97 | P96 | P95 | P94 | P93 | P92 | P91 | P90 | FFF09 | OOH | R/W |
| P10 | P107 | P106 | P105 | P104 | P103 | P102 | P101 | P100 | FFFOA | OOH | R/W |
| P11 | P117 | P116 | P115 | P114 | P113 | P112 | P111 | P110 | FFFOB | 00H | R/W |
| P12 | P127 | P126 | P125 | P124 | P123 | P122 | P121 | 0 | FFFOC | 00H R | Read only |
| P13 | P137 | P136 | P135 | P134 | P133 | P132 | P131 | P130 | FFFOD | OOH P | R/W ${ }^{\text {Note }}$ |
| P14 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | P140 | FFF0E | OOH | R/W |
| P15 | 0 | 0 | 0 | 0 | 0 | P152 | P151 | P150 | FFFOF | OOH | R/W |


| Pmn | Output data control (in output mode) | Input data read (in input mode) |
| :---: | :--- | :--- |
| 0 | Output 0 | Input low level |
| 1 | Output 1 | Input high level |

Note P137 is read only.
Remark $\mathrm{m}=0$ to 15 ; $\mathrm{n}=0$ to 7
<R> (3) Pull-up resistor option registers (PU0, PU1, PU3 to PU14)
These registers specify whether the on-chip pull-up resistors are to be used or not. On-chip pull-up resistors can be used in 1-bit units only for the bits set to input mode of the pins to which the use of an on-chip pull-up resistor has been specified in these registers. On-chip pull-up resistors cannot be connected to bits set to output mode, bits used as alternate-function output pins, bits used as alternate-function ZPD input pins, and POM is set to 1 , regardless of the settings of these registers.

Table 4-20. on-chip pull-up resistor enable condition

| operation mode |  | on-chip pull-up resistor |
| :--- | :--- | :--- |
| PM register setting | other setting |  |
| output mode | Can not be connected |  |
|  | alternate-function output mode |  |
|  | ZPD input mode |  |
|  | POM is set to 1 | usable |
| Input mode | other than those above |  |

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears these registers to 00 H (Only PU4 is set to 01 H )

Figure 4-60. Format of Pull-up resistor option Register (1/5)
(48-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PU0 | 0 | 0 | 0 | 0 | 0 | 0 | PU01 | PU00 | F0030 | 00H | R/W |
| PU1 | 0 | 0 | 0 | PU14 | PU13 | PU12 | PU11 | PU10 | F0031 | OOH | R/W |
| PU3 | 0 | 0 | 0 | 0 | PU33 | 0 | PU31 | PU30 | F0033 | 00H | R/W |
| PU4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PU40 | F0034 | 01H | R/W |
| PU5 | PU57 | PU56 | PU55 | PU54 | 0 | 0 | 0 | 0 | F0035 | OOH | R/W |
| PU6 | 0 | 0 | 0 | 0 | 0 | 0 | PU61 | PU60 | F0036 | OOH | R/W |
| PU7 | 0 | 0 | PU75 | PU74 | PU73 | PU72 | 0 | 0 | F0037 | OOH | R/W |
| PU8 | 0 | 0 | 0 | 0 | PU83 | PU82 | PU81 | PU80 | F0038 | OOH | R/W |
| PU9 | 0 | 0 | 0 | PU94 | PU93 | PU92 | PU91 | PU90 | F0039 | OOH | R/W |
| PU13 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | F003D | OOH | R/W |


| PUmn | Pmn pin on-chip pull-up resistor selection ( $\mathrm{m}=0$ to 9 , and $13 ; \mathrm{n}=0$ to 7 ) |
| :---: | :--- |
| 0 | On-chip pull-up resistor not connected |
| 1 | On-chip pull-up resistor connected |

Figure 4-60. Format of Pull-up resistor option Register (2/5) (64-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PU0 | PU07 | 0 | PU05 | PU04 | PU03 | PU02 | PU01 | PU00 | F0030 | OOH | R/W |
| PU1 | PU17 | 0 | PU15 | PU14 | PU13 | PU12 | PU11 | PU10 | F0031 | OOH | R/W |
| PU3 | 0 | 0 | 0 | 0 | PU33 | PU32 | PU31 | PU30 | F0033 | OOH | R/W |
| PU4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PU40 | F0034 | 01H | R/W |
| PU5 | PU57 | PU56 | PU55 | PU54 | 0 | 0 | 0 | 0 | F0035 | 00H | R/W |
| PU6 | 0 | 0 | 0 | 0 | 0 | 0 | PU61 | PU60 | F0036 | 00H | R/W |
| PU7 | 0 | 0 | PU75 | PU74 | PU73 | PU72 | PU71 | PU70 | F0037 | OOH | R/W |
| PU8 | PU87 | PU86 | PU85 | PU84 | PU83 | PU82 | PU81 | PU80 | F0038 | 00H | R/W |
| PU9 | 0 | 0 | 0 | PU94 | PU93 | PU92 | PU91 | PU90 | F0039 | OOH | R/W |


| PUmn | Pmn pin on-chip pull-up resistor selection ( $\mathrm{m}=0$ to $9 ; \mathrm{n}=0$ to 7 ) |
| :---: | :--- |
| 0 | On-chip pull-up resistor not connected |
| 1 | On-chip pull-up resistor connected |

Figure 4-60. Format of Pull-up resistor option Register (3/5) (80-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PU0 | PU07 | PU06 | PU05 | PU04 | PU03 | PU02 | PU01 | PU00 | F0030 | OOH | R/W |
| PU1 | PU17 | PU16 | PU15 | PU14 | PU13 | PU12 | PU11 | PU10 | F0031 | OOH | R/W |
| PU3 | PU37 | PU36 | PU35 | PU34 | PU33 | PU32 | PU31 | PU30 | F0033 | OOH | R/W |
| PU4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PU40 | F0034 | 01H | R/W |
| PU5 | PU57 | PU56 | PU55 | PU54 | 0 | 0 | 0 | 0 | F0035 | OOH | R/W |
| PU6 | 0 | PU66 | PU65 | 0 | 0 | 0 | PU61 | PU60 | F0036 | 00H | R/W |
| PU7 | 0 | 0 | PU75 | PU74 | PU73 | PU72 | PU71 | PU70 | F0037 | OOH | R/W |
| PU8 | PU87 | PU86 | PU85 | PU84 | PU83 | PU82 | PU81 | PU80 | F0038 | 00H | R/W |
| PU9 | PU97 | PU96 | PU95 | PU94 | PU93 | PU92 | PU91 | PU90 | F0039 | OOH | R/W |


| PUmn | Pmn pin on-chip pull-up resistor selection ( $\mathrm{m}=0$ to $9 ; \mathrm{n}=0$ to 7 ) |
| :---: | :--- |
| 0 | On-chip pull-up resistor not connected |
| 1 | On-chip pull-up resistor connected |

Figure 4-60. Format of Pull-up resistor option Register (4/5) (100-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PU0 | PU07 | PU06 | PU05 | PU04 | PU03 | PU02 | PU01 | PU00 | F0030 | 00H | R/W |
| PU1 | PU17 | PU16 | PU15 | PU14 | PU13 | PU12 | PU11 | PU10 | F0031 | OOH | R/W |
| PU3 | PU37 | PU36 | PU35 | PU34 | PU33 | PU32 | PU31 | PU30 | F0033 | OOH | R/W |
| PU4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PU40 | F0034 | 01H | R/W |
| PU5 | PU57 | PU56 | PU55 | PU54 | PU53 | PU52 | PU51 | PU50 | F0035 | OOH | R/W |
| PU6 | 0 | PU66 | PU65 | PU64 | PU63 | PU62 | PU61 | PU60 | F0036 | OOH | R/W |
| PU7 | 0 | 0 | PU75 | PU74 | PU73 | PU72 | PU71 | PU70 | F0037 | OOH | R/W |
| PU8 | PU87 | PU86 | PU85 | PU84 | PU83 | PU82 | PU81 | PU80 | F0038 | OOH | R/W |
| PU9 | PU97 | PU96 | PU95 | PU94 | PU93 | PU92 | PU91 | PU90 | F0039 | OOH | R/W |
| PU13 | 0 | PU136 | PU135 | PU134 | PU133 | PU132 | PU131 | 0 | F003D | 00 H | R/W |
| PU14 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PU140 | F003E | OOH | R/W |


| PUmn | Pmn pin on-chip pull-up resistor selection ( $\mathrm{m}=0$ to 9,13, and $14 ; \mathrm{n}=0$ to 7 ) |
| :---: | :--- |
| 0 | On-chip pull-up resistor not connected |
| 1 | On-chip pull-up resistor connected |

Figure 4-60. Format of Pull-up resistor option Registers (5/5) (128-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PU0 | PU07 | PU06 | PU05 | PU04 | PU03 | PU02 | PU01 | PU00 | F0030 | 00 H | R/W |
| PU1 | PU17 | PU16 | PU15 | PU14 | PU13 | PU12 | PU11 | PU10 | F0031 | OOH | R/W |
| PU3 | PU37 | PU36 | PU35 | PU34 | PU33 | PU32 | PU31 | PU30 | F0033 | OOH | R/W |
| PU4 | PU47 | PU46 | PU45 | PU44 | PU43 | PU42 | PU41 | PU40 | F0034 | 01H | R/W |
| PU5 | PU57 | PU56 | PU55 | PU54 | PU53 | PU52 | PU51 | PU50 | F0035 | OOH | R/W |
| PU6 | 0 | PU66 | PU65 | PU64 | PU63 | PU62 | PU61 | PU60 | F0036 | OOH | R/W |
| PU7 | 0 | 0 | PU75 | PU74 | PU73 | PU72 | PU71 | PU70 | F0037 | OOH | R/W |
| PU8 | PU87 | PU86 | PU85 | PU84 | PU83 | PU82 | PU81 | PU80 | F0038 | OOH | R/W |
| PU9 | PU97 | PU96 | PU95 | PU94 | PU93 | PU92 | PU91 | PU90 | F0039 | OOH | R/W |
| PU10 | PU107 | PU106 | PU105 | PU104 | PU103 | PU102 | PU101 | PU100 | F003A | OOH | R/W |
| PU11 | PU117 | PU116 | PU115 | PU114 | PU113 | PU112 | PU111 | PU110 | F003B | OOH | R/W |
| PU12 | PU127 | PU126 | PU125 | 0 | 0 | 0 | 0 | 0 | F003C | OOH | R/W |
| PU13 | 0 | PU136 | PU135 | PU134 | PU133 | PU132 | PU131 | 0 | F003D | OOH | R/W |
| PU14 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PU140 | F003E | OOH | R/W |


| PUmn | Pmn pin on-chip pull-up resistor selection $(\mathrm{m}=0,1,3$ to $14 ; \mathrm{n}=0$ to 7$)$ |
| :---: | :--- |
| 0 | On-chip pull-up resistor not connected |
| 1 | On-chip pull-up resistor connected |

<R> (4) Port input mode registers (PIM0, PIM1, PIM3, PIM5 to PIM7, PIM11, PIM13)
These registers set the input buffer of P01, P10, P11, P17, P31, P50 to P52, P55 to P57, P61, P63, P70, P110 to P117, and P135 in 1-bit units.
Schmitt1 input buffer can be selected during serial communication with an external device of the different potential. These registers can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears these registers to 00 H .

Figure 4-61. Format of Port input mode Register (1/5)
(48-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PIMO | 0 | 0 | 0 | 0 | 0 | 0 | PIM01 | 0 | F0040 | OOH | R/W |
| PIM1 | 0 | 0 | 0 | 0 | 0 | 0 | PIM11 | PIM10 | F0041 | OOH | R/W |
| PIM3 | 0 | 0 | 0 | 0 | 0 | 0 | PIM31 | 0 | F0043 | OOH | R/W |
| PIM5 | PIM57 | PIM56 | PIM55 | 0 | 0 | 0 | 0 | 0 | F0045 | OOH | R/W |
| PIM6 | 0 | 0 | 0 | 0 | 0 | 0 | PIM61 | 0 | F0046 | OOH | R/W |
| PIM7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | F0047 | OOH | R/W |
| PIM13 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | F004D | OOH | R/W |


| PIMmn | PIMmn pin input threshold selection $(m=0,1,3,5$ to 7 , and $13 ; \mathrm{n}=0$ to 7$)$ |
| :---: | :--- |
| 0 | Schmit1 input mode |
| 1 | Schmit3 input mode |

Figure 4-61. Format of Port input mode Register (2/5)
(64-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PIMO | 0 | 0 | 0 | 0 | 0 | 0 | PIM01 | 0 | F0040 | 00H | R/W |
| PIM1 | PIM17 | 0 | 0 | 0 | 0 | 0 | PIM11 | PIM10 | F0041 | OOH | R/W |
| PIM3 | 0 | 0 | 0 | 0 | 0 | 0 | PIM31 | 0 | F0043 | 00H | R/W |
| PIM5 | PIM57 | PIM56 | PIM55 | 0 | 0 | 0 | 0 | 0 | F0045 | OOH | R/W |
| PIM6 | 0 | 0 | 0 | 0 | 0 | 0 | PIM61 | 0 | F0046 | OOH | R/W |
| PIM7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PIM70 | F0047 | OOH | R/W |


| PIMmn |  | PIMmn pin input threshold selection ( $\mathrm{m}=0,1,3$, and 5 to $7 ; \mathrm{n}=0$ to 7 ) |
| :---: | :--- | :--- |
| 0 | Schmit1 input mode |  |
| 1 | Schmit3 input mode |  |

Figure 4-61. Format of Port input mode Register (3/5) (80-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PIMo | 0 | 0 | 0 | 0 | 0 | 0 | PIM01 | 0 | F0040 | OOH | R/W |
| PIM1 | PIM17 | 0 | 0 | 0 | 0 | 0 | PIM11 | PIM10 | F0041 | OOH | R/W |
| PIM3 | 0 | 0 | 0 | 0 | 0 | 0 | PIM31 | 0 | F0043 | OOH | R/W |
| PIM5 | PIM57 | PIM56 | PIM55 | 0 | 0 | 0 | 0 | 0 | F0045 | OOH | R/W |
| PIM6 | 0 | 0 | 0 | 0 | 0 | 0 | PIM61 | 0 | F0046 | 00H | R/W |
| PIM7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PIM70 | F0047 | 00H | R/W |


| PIMmn | PIMmn pin input threshold selection ( $\mathrm{m}=0,1,3$, and 5 to $7 ; \mathrm{n}=0$ to 7 ) |  |
| :---: | :--- | :--- |
| 0 | Schmit1 input mode |  |
| 1 | Schmit3 input mode |  |

Figure 4-61. Format of Port input mode Register (4/5) (100-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PIMO | 0 | 0 | 0 | 0 | 0 | 0 | PIM01 | 0 | F0040 | OOH | R/W |
| PIM1 | PIM17 | 0 | 0 | 0 | 0 | 0 | PIM11 | PIM10 | F0041 | 00H | R/W |
| PIM3 | 0 | 0 | 0 | 0 | 0 | 0 | PIM31 | 0 | F0043 | 00H | R/W |
| PIM5 | PIM57 | PIM56 | PIM55 | 0 | 0 | PIM52 | PIM51 | PIM50 | F0045 | 00H | R/W |
| PIM6 | 0 | 0 | 0 | 0 | PIM63 | 0 | PIM61 | 0 | F0046 | OOH | R/W |
| PIM7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PIM70 | F0047 | OOH | R/W |
| PIM13 | 0 | 0 | PIM135 | 0 | 0 | 0 | 0 | 0 | F004D | OOH | R/W |


| PIMmn | PIMmn pin input threshold selection (m=0,1,3,5 to 7, and $13 ; n=0$ to 7$)$ |
| :---: | :--- |
| 0 | Schmit1 input mode |
| 1 | Schmit3 input mode |


| Bit name | PIM01 | PIM17 | PIM11 | PIM10 | PIM31 | PIM57 | PIM56 | PIM55 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port input function | P01/ <br> CRxD0 | P17 | P11/ <br> LRxD1 <br> SIOO | $\begin{aligned} & \text { P10/ } \\ & \text { SCK00 } \end{aligned}$ | P31/ <br> SDA11 | P57 | P56/ SCK01 | $\begin{aligned} & \text { P55/ } \\ & \text { SIO1 } \end{aligned}$ |
| Bit name | PIM52 | PIM51 | PIM50 | PIM63 | PIM61 | PIM70 | PIM135 | - |
| Port input function | $\begin{aligned} & \text { P52/ } \\ & \text { SI10 } \end{aligned}$ | P51/ SCK10 | P50/ SDA11 | P63/ <br> CRxD1 | P61/ <br> SDA11 | P70/ <br> CRxD0 <br> LRxD0 | $\begin{aligned} & \text { P135/ } \\ & \text { CRxD1 } \end{aligned}$ | - |

Figure 4-61. Format of Port Input Mode Registers (5/5) (128-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PIMO | 0 | 0 | 0 | 0 | 0 | 0 | PIM01 | 0 | F0040 | OOH | R/W |
| PIM1 | PIM17 | 0 | 0 | 0 | 0 | 0 | PIM11 | PIM10 | F0041 | 00H | R/W |
| PIM3 | 0 | 0 | 0 | 0 | 0 | 0 | PIM31 | 0 | F0043 | OOH | R/W |
| PIM5 | PIM57 | PIM56 | PIM55 | 0 | 0 | PIM52 | PIM51 | PIM50 | F0045 | OOH | R/W |
| PIM6 | 0 | 0 | 0 | 0 | PIM63 | 0 | PIM61 | 0 | F0046 | 00H | R/W |
| PIM7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PIM70 | F0047 | 00H | R/W |
| PIM11 | PIM117 | PIM116 | PIM115 | PIM114 | PIM113 | PIM112 | PIM111 | PIM110 | F004B | OOH | R/W |
| PIM13 | 0 | 0 | PIM135 | 0 | 0 | 0 | 0 | 0 | F004D | 00H | R/W |


| PIMmn | PIMmn pin input threshold selection $(m=0,1,3,5$ to 7,11 , and $13 ; n=0$ to 7$)$ |
| :---: | :--- |
| 0 | Schmit1 input mode |
| 1 | Schmit3 input mode |

\(\left.$$
\begin{array}{|l|l|l|l|l|l|l|l|l|}\hline \text { Bit name } & \text { PIM01 } & \text { PIM17 } & \text { PIM11 } & \text { PIM10 } & \text { PIM31 } & \text { PIM57 } & \text { PIM56 } & \text { PIM55 } \\
\hline \begin{array}{l}\text { Port input } \\
\text { function }\end{array} & \begin{array}{l}\text { P01/ } \\
\text { CRxD0 }\end{array} & \text { P17 } & \begin{array}{l}\text { P11/ } \\
\text { LRxD1/ } \\
\text { SI00 }\end{array} & \begin{array}{l}\text { P10/ } \\
\text { SCK00 }\end{array} & \begin{array}{l}\text { P31/ } \\
\text { SDA11 }\end{array}
$$ \& P57 \& P56/ <br>

SCK01\end{array}\right]\)| P55/ |
| :--- |
| Bit name |
| PIM52 |

## (5) Port output mode register (POM)

This register sets the output mode of P30, P31, P50, P60, P61, P136 in 1-bit units.
N -ch open drain output (VDD tolerance) mode can be selected during serial communication with an external device of the different potential, and for the SDA11 and SCL11 pins during simplified $I^{2}$ C communication with an external device of the same potential.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 4-62. Format of Port input mode Register

## (a) 48-pin products

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POM | 0 | 0 | 0 | 0 | POM3 | POM2 | POM1 | POM0 | F006F | OOH | R/W |

## (b) 64-pin products

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POM | 0 | 0 | 0 | 0 | POM3 | POM2 | POM1 | POM0 | F006F | OOH | R/W |

(c) 80-pin products

(d) 100-pin products

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POM | 0 | 0 | POM5 | POM4 | POM3 | POM2 | POM1 | POM0 | F006F | OOH | R/W |

## (e) 128-pin products

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POM | 0 | 0 | POM5 | POM4 | POM3 | POM2 | POM1 | POM0 | F006F | 00H | R/W |


| POMn |  | Port output mode selection ( $\mathrm{n}=0$ to 5 ) |
| :---: | :--- | :--- |
| 0 | Normal output (CMOS) mode |  |
| 1 | Nch-OD output (VDD tolerance) mode |  |


| Bit name | POM5 | POM4 | POM3 | POM2 | POM1 | POM0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Port output | P50/ | P136/ | P31/ | P30/ | P61/ | P60/ |
| function | TO02/ | TO00/ | TO21/ | TO20/ | TO21/ | TO20/ |
|  | SDA11 | SCL11 | SDA11 | SCL11 | SDA11 | SCL11 |

Remark If use the alternate function of IIC, port output need to be set as Nch open-drain (Nch-OD) output. At that time, POM forces on-chip pull-up resistors should not be active (disabled by circuit).
<R> (6) LCD port function register (LCDPF0, LCDPF1, LCDPF3, LCDPF5, LCDPF7 to LCDPF13)
These registers specify the LCD segment signal output function for the port in 1-bit units.

Table 4-21. LCDPFmn register function

| LCDPFmn | PMmn |  |
| :---: | :---: | :--- |
| 0 | 0 | Output mode |
| 0 | 1 | Input mode (default) |
| 1 | 0 | Segment output mode (on-chip pull-up resistors to disabled, and port output is disabled) |
| 1 | 1 | Segment output mode (on-chip pull-up resistors to disabled, and port read forced to 0) |

Figure 4-63. Format of LCD port function Register (1/5) (48-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCDPF0 | 0 | 0 | 0 | 0 | 0 | 0 | LCDPF01 | LCDPF00 | F0050 | OOH | R/W |
| LCDPF1 | 0 | 0 | 0 | LCDPF14 | LCDPF13 | LCDPF12 | LCDPF11 | LCDPF10 | F0051 | OOH | R/W |
| LCDPF3 | 0 | 0 | 0 | 0 | LCDPF33 | 0 | LCDPF31 | LCDPF30 | F0053 | OOH | R/W |
| LCDPF5 | LCDPF57 | LCDPF56 | LCDPF55 | LCDPF54 | 0 | 0 | 0 | 0 | F0055 | OOH | R/W |
| LCDPF7 | 0 | 0 | LCDPF75 | LCDPF74 | LCDPF73 | LCDPF72 | 0 | 0 | F0057 | OOH | R/W |
| LCDPF8 | 0 | 0 | 0 | 0 | LCDPF83 | LCDPF82 | LCDPF81 | LCDPF80 | F0058 | OOH | R/W |
| LCDPF9 | 0 | 0 | 0 | LCDPF94 | LCDPF93 | LCDPF92 | LCDPF91 | LCDPF90 | F0059 | OOH | R/W |
| LCDPF13 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | F005D | OOH | R/W |


| LCDPFmn | LCDPFmn register function ( $\mathrm{m}=0,1,3,5,7$ to 9,13 ) |
| :---: | :--- |
| 0 | Used as port or alternate function other than segment output |
| 1 | Used as LCD segment signal output |

Figure 4-63. Format of LCD port function Register (2/5) (64-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCDPFO | LCDPF07 | 0 | LCDPF05 | LCDPF04 | LCDPF03 | LCDPF02 | LCDPF01 | LCDPFO0 | F0050 | OOH | R/W |
| LCDPF1 | LCDPF17 | 0 | LCDPF15 | LCDPF14 | LCDPF13 | LCDPF12 | LCDPF11 | LCDPF10 | F0051 | OOH | R/W |
| LCDPF3 | 0 | 0 | 0 | 0 | LCDPF33 | LCDPF32 | LCDPF31 | LCDPF30 | F0053 | OOH | R/W |
| LCDPF5 | LCDPF57 | LCDPF56 | LCDPF55 | LCDPF54 | 0 | 0 | 0 | 0 | F0055 | OOH | R/W |
| LCDPF7 | 0 | 0 | LCDPF75 | LCDPF74 | LCDPF73 | LCDPF72 | 0 | 0 | F0057 | 00H | R/W |
| LCDPF8 | LCDPF87 | LCDPF86 | LCDPF85 | LCDPF84 | LCDPF83 | LCDPF82 | LCDPF81 | LCDPF80 | F0058 | OOH | R/W |
| LCDPF9 | 0 | 0 | 0 | LCDPF94 | LCDPF93 | LCDPF92 | LCDPF91 | LCDPF90 | F0059 | OOH | R/W |


| LCDPFmn | LCDPFmn register function ( $\mathrm{m}=0,1,3,5,7$ to 9 ) |
| :---: | :--- |
| 0 | Used as port or alternate function other than segment output |
| 1 | Used as LCD segment signal output |

Figure 4-63. Format of LCD port function Register (3/5) (80-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCDPF0 | LCDPF07 | LCDPF06 | LCDPF05 | LCDPF04 | LCDPF03 | LCDPF02 | LCDPF01 | LCDPFO0 | F0050 | 00 H | R/W |
| LCDPF1 | LCDPF17 | LCDPF16 | LCDPF15 | LCDPF14 | LCDPF13 | LCDPF12 | LCDPF11 | LCDPF10 | F0051 | OOH | R/W |
| LCDPF3 | LCDPF37 | LCDPF36 | LCDPF35 | LCDPF34 | LCDPF33 | LCDPF32 | LCDPF31 | LCDPF30 | F0053 | OOH | R/W |
| LCDPF5 | LCDPF57 | LCDPF56 | LCDPF55 | LCDPF54 | 0 | 0 | 0 | 0 | F0055 | OOH | R/W |
| LCDPF7 | 0 | 0 | LCDPF75 | LCDPF74 | LCDPF73 | LCDPF72 | 0 | 0 | F0057 | OOH | R/W |
| LCDPF8 | LCDPF87 | LCDPF86 | LCDPF85 | LCDPF84 | LCDPF83 | LCDPF82 | LCDPF81 | LCDPF80 | F0058 | OOH | R/W |
| LCDPF9 | LCDPF97 | LCDPF96 | LCDPF95 | LCDPF94 | LCDPF93 | LCDPF92 | LCDPF91 | LCDPF90 | F0059 | OOH | R/W |


| LCDPFmn | LCDPFmn register function ( $\mathrm{m}=0,1,3,5,7$ to 9 ) |
| :---: | :--- |
| 0 | Used as port or alternate function other than segment output |
| 1 | Used as LCD segment signal output |

Figure 4-63. Format of LCD port function Register (4/5) (100-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCDPF0 | LCDPF07 | LCDPF06 | LCDPF05 | LCDPF04 | LCDPF03 | LCDPF02 | LCDPF01 | LCDPF00 | F0050 | OOH | R/W |
| LCDPF1 | LCDPF17 | LCDPF16 | LCDPF15 | LCDPF14 | LCDPF13 | LCDPF12 | LCDPF11 | LCDPF10 | F0051 | OOH | R/W |
| LCDPF3 | LCDPF37 | LCDPF36 | LCDPF35 | LCDPF34 | LCDPF33 | LCDPF32 | LCDPF31 | LCDPF30 | F0053 | OOH | R/W |
| LCDPF5 | LCDPF57 | LCDPF56 | LCDPF55 | LCDPF54 | LCDPF53 | LCDPF52 | LCDPF51 | LCDPF50 | F0055 | 00H | R/W |
| LCDPF7 | 0 | 0 | LCDPF75 | LCDPF74 | LCDPF73 | LCDPF72 | 0 | 0 | F0057 | OOH | R/W |
| LCDPF8 | LCDPF87 | LCDPF86 | LCDPF85 | LCDPF84 | LCDPF83 | LCDPF82 | LCDPF81 | LCDPF80 | F0058 | OOH | R/W |
| LCDPF9 | LCDPF97 | LCDPF96 | LCDPF95 | LCDPF94 | LCDPF93 | LCDPF92 | LCDPF91 | LCDPF90 | F0059 | OOH | R/W |
| LCDPF13 | 0 | LCDPF136 | 0 | 0 | 0 | 0 | 0 | 0 | F005D | OOH | R/W |


| LCDPFmn | LCDPFmn register function ( $\mathrm{m}=0,1,3,5,7$ to 9,13 ) |
| :---: | :--- |
| 0 | Used as port or alternate function other than segment output |
| 1 | Used as LCD segment signal output |

Figure 4-63. Format of LCD port function Register (5/5)
(128-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCDPF0 | LCDPF07 | LCDPF06 | LCDPF05 | LCDPF04 | LCDPF03 | LCDPF02 | LCDPF01 | LCDPF00 | F0050 | OOH | R/W |
| LCDPF1 | LCDPF17 | LCDPF16 | LCDPF15 | LCDPF14 | LCDPF13 | LCDPF12 | LCDPF11 | LCDPF10 | F0051 | 00H | R/W |
| LCDPF3 | LCDPF37 | LCDPF36 | LCDPF35 | LCDPF34 | LCDPF33 | LCDPF32 | LCDPF31 | LCDPF30 | F0053 | OOH | R/W |
| LCDPF4 | LCDPF47 | LCDPF46 | LCDPF45 | LCDPF44 | LCDPF43 | LCDPF42 | LCDPF41 | LCDPF40 | F0054 | OOH | R/W |
| LCDPF5 | LCDPF57 | LCDPF56 | LCDPF55 | LCDPF54 | LCDPF53 | LCDPF52 | LCDPF51 | LCDPF50 | F0055 | OOH | R/W |
| LCDPF7 | 0 | 0 | LCDPF75 | LCDPF74 | LCDPF73 | LCDPF72 | 0 | 0 | F0057 | OOH | R/W |
| LCDPF8 | LCDPF87 | LCDPF86 | LCDPF85 | LCDPF84 | LCDPF83 | LCDPF82 | LCDPF81 | LCDPF80 | F0058 | OOH | R/W |
| LCDPF9 | LCDPF97 | LCDPF96 | LCDPF95 | LCDPF94 | LCDPF93 | LCDPF92 | LCDPF91 | LCDPF90 | F0059 | OOH | R/W |
| LCDPF10 | LCDPF107 | LCDPF106 | LCDPF105 | LCDPF104 | LCDPF103 | LCDPF102 | LCDPF101 | LCDPF100 | F005A | OOH | R/W |
| LCDPF11 | LCDPF117 | LCDPF116 | LCDPF115 | LCDPF114 | LCDPF113 | LCDPF112 | LCDPF111 | LCDPF110 | F005B | OOH | R/W |
| LCDPF12 | LCDPF127 | LCDPF126 | LCDPF125 | 0 | 0 | 0 | 0 | 0 | F005C | OOH | R/W |
| LCDPF13 | 0 | LCDPF136 | 0 | 0 | 0 | 0 | 0 | 0 | F005D | OOH | R/W |


| LCDPFmn | LCDPFmn register function ( $\mathrm{m}=0,1,3$ to 5,7 to 13 ) |
| :---: | :--- |
| 0 | Used as port or alternate function other than segment output |
| 1 | Used as LCD segment signal output |

Caution For 128pin production, 24 SEGxx re-direction function by PF registers is supported. For example, SEG47 can be output from P97 if setting PF97=1 or from P107 if setting PF107=1, but do not set PF97=1 and PF107=1 at the same time otherwise both P97 and P107 can output same segment signal, because there is not exlusive-active-control-logic for PF97=1 and PF107=1 at hardware, this case is setting prohibited. See below:
<Example>

| SEG name | PF97 | PF107 | Function |
| :---: | :---: | :---: | :--- |
| SEG47 | 0 | 0 | Both Port 97 and Port 107 are not used as LCD segment |
|  | 0 | 1 | Port 107 is used as LCD segment. Port 97 is not. |
|  | 1 | 0 | Port 97 is used as LCD segment. Port 107 is not. |
|  | 1 | 1 | Setting prohibited (Both Port 97 and Port 107 can output <br> segment signal) |

About SEGxx that can be re-directed to output from two pins, see Table 4-22.

Table 4-22. SEGxx re-direction function

| SEG name | Ports |  | SEG name | Ports |  | SEG name |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SEG7 | P31 | P42 | SEG28 | P17 | P117 | SEG36 | P84 |  |
| SEG14 | P00 | P43 | SEG29 | P12 | P116 | SEG37 | P85 |  |
| SEG15 | P01 | P44 | SEG30 | P11 | P115 | SEG38 | P86 |  |
| SEG23 | P15 | P127 | SEG31 | P10 | P114 | SEG39 | P87 |  |
| SEG24 | P14 | P126 | SEG32 | P80 | P113 | SEG44 | P94 |  |
| SEG25 | P13 | P125 | SEG33 | P81 | P112 | SEG45 | P95 |  |
| SEG26 | P74 | P47 | SEG34 | P82 | P111 | SEG46 | P96 |  |
| SEG27 | P75 | P46 | SEG35 | P83 | P110 | SEG47 | P97 |  |

<R> (7) A/D port configuration register (ADPC)
This register switches the P20/ANIO/AVREFP to P27/ANI7, and P150/ANI8 to P152/ANI10 pins to digital I/O of port or analog input of $A / D$ converter.
The ADPC register can be set by an 8-bit memory manipulation instruction.
Reset signal generation sets this register to 00 H .

Figure 4-64. Format of AID port configuration Register

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADPC | 0 | 0 | 0 | 0 | ADPC3 | ADPC2 | ADPC1 | ADPC0 | F006E | OOH | R/W |


|  |  |  |  |  |  |  | alog | ut (A) | igital | (D) | tchin |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { N} \\ & 0 \\ & \text { O} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { N} \\ & \text { 0̀ } \\ & \text { O} \end{aligned}$ | $\begin{aligned} & \text { U} \\ & 0 \\ & 0 \\ & \text { Q } \end{aligned}$ | $$ | $\begin{aligned} & \text { N } \\ & \frac{1}{1} \\ & \frac{1}{2} \\ & \stackrel{1}{2} \end{aligned}$ |  |  | $$ | $\begin{aligned} & \stackrel{0}{n} \\ & \frac{n}{0} \\ & \stackrel{0}{2} \end{aligned}$ | $\begin{aligned} & \stackrel{N}{N} \\ & \frac{N}{n} \\ & \sum_{\gtrless}^{2} \end{aligned}$ |  | $\begin{aligned} & \text { N } \\ & \stackrel{n}{m} \\ & \underset{\gtrless}{2} \end{aligned}$ | $\begin{aligned} & \underset{N}{N} \\ & \stackrel{N}{N} \\ & \underset{\alpha}{N} \end{aligned}$ |  |  |
| 0 | 0 | 0 | 0 | A | A | A | A | A | A | A | A | A | A | A |
| 0 | 0 | 0 | 1 | D | D | D | D | D | D | D | D | D | D | D |
| 0 | 0 | 1 | 0 | D | D | D | D | D | D | D | D | D | D | A |
| 0 | 0 | 1 | 1 | D | D | D | D | D | D | D | D | D | A | A |
| 0 | 1 | 0 | 0 | D | D | D | D | D | D | D | D | A | A | A |
| 0 | 1 | 0 | 1 | D | D | D | D | D | D | D | A | A | A | A |
| 0 | 1 | 1 | 0 | D | D | D | D | D | D | A | A | A | A | A |
| 0 | 1 | 1 | 1 | D | D | D | D | D | A | A | A | A | A | A |
| 1 | 0 | 0 | 0 | D | D | D | D | A | A | A | A | A | A | A |
| 1 | 0 | 0 | 1 | D | D | D | A | A | A | A | A | A | A | A |
| 1 | 0 | 1 | 0 | D | D | A | A | A | A | A | A | A | A | A |
| 1 | 0 | 1 | 1 | D | A | A | A | A | A | A | A | A | A | A |
| Other than the above |  |  |  | Setting prohibited, all the channels ANI10-0 are alalog input on all hardware sepecification |  |  |  |  |  |  |  |  |  |  |
| A(Analog): Digital functions (input/output) are disabled. PMmn setting is invalid. <br> D (Digital): Digital functions (input/output) are enabled. PMmn setting is valid. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## (8) Stepper motor port control register (SMPC)

This register sets the output mode of stepper motor controller/driver.
This register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 4-65. Format of Stepper motor port control Register

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SMPC | MOD4 | MOD3 | MOD2 | MOD1 | EN4 | EN3 | EN2 | EN1 | FFF3F | OOH | R/W |


| ENk | MODk | Port mode selection $(k=1$ to 4) |
| :---: | :---: | :--- |
| 0 | - | Port mode <br> All SMkm $(m=1$ to 4) are set to port function |
| 1 | 1 | PWM full bridge mode <br> SMkm $(m=1$ to 4) set to FULL bridge output control |
| 1 | 2pin Stepper motor mode and 2pin Port Mode <br> SMkm set to PWM output control, depending on the DIRkn bit <br> SMkm, $(m=2 n-1)$ are in PWM output mode and <br> SMkm, $(m=2 n)$ are in Port mode for DIRkn = 0, <br> SMkm, $(m=2 n)$ are in PWM output mode and <br> SMkm, $(m=2 n-1)$ are in Port mode for DIRkn $=1$ |  |

An example of settings when $m=1$ is as follows:

| EN1 | MOD1 | DIR11 | DIR10 | PWM Output Pin Control |  |  |  | Output Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | SM11 <br> $(\sin +)$ | SM12 <br> $($ sin- $)$ | SM13 <br> $(\cos +)$ | SM14 <br> $(\cos -)$ |  |
| 0 | - | - | - | port | port | port | port | Port mode |
| 1 | 0 | 0 | 0 | PWM | 0 | PWM | 0 | PWM mode |
| 1 | 0 | 0 | 1 | PWM | 0 | 0 | PWM | Full bridge |
| 1 | 0 | 1 | 0 | 0 | PWM | 0 | PWM |  |
| 1 | 0 | 1 | 1 | 0 | PWM | PWM | 0 |  |
| 1 | 1 | 0 | 0 | PWM | port | PWM | port | PWM mode |
| 1 | 1 | 0 | 1 | PWM | port | port | PWM | Half bridge |
| 1 | 1 | 1 | 0 | port | PWM | port | PWM |  |
| 1 | 1 | 1 | 1 | port | PWM | PWM | port |  |

Caution Set port registers ( Pn ) and port mode registers $(\mathrm{PMn})$ to $\mathbf{0 0 H}$, whose pins are in the PWM full bridge mode.

### 4.4 Port Function Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

### 4.4.1 Writing to I/O port

(1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin.
Once data is written to the output latch, it is retained until data is written to the output latch again.
The data of the output latch is cleared when a reset signal is generated.
(2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is off, the pin status does not change.
Once data is written to the output latch, it is retained until data is written to the output latch again.
The data of the output latch is cleared when a reset signal is generated.

### 4.4.2 Reading from I/O port

(1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.
(2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

### 4.4.3 Operations on I/O port

(1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.
Once data is written to the output latch, it is retained until data is written to the output latch again.
The data of the output latch is cleared when a reset signal is generated.
(2) Input mode

The pin level is read and an operation is performed on its contents. The result of the operation is written to the output latch, but since the output buffer is off, the pin status does not change.
The data of the output latch is cleared when a reset signal is generated.

### 4.5 Settings of Registers, and Output Latch When Using Alternate Function

### 4.5.1 The relationship of alternate function and port

The alternate functions are connected to some port via selector. Figure 4-59 and 60 represent the connection of alternate function and port.

Note: Noise filters and so on are omitted in these figures.

Figure 4-66. Timer Array unit and RTC I/O connection (128-pin products) (1/3)


Figure 4-66. Timer Array unit and RTC I/O connection (128-pin products) (2/3)


Figure 4-66. Timer Array unit and RTC I/O connection (128-pin products) (3/3)


Figure 4-67. Serial unit, SG, and PCL connection (128-pin products) (1/2)


Figure 4-67. Serial unit, SG, and PCL connection (128-pin products) (2/2)


### 4.5.2 Expanded Control Register of Port Function

(1) Timer input select register (TIS00, TIS01, TIS10, TIS11, TIS20, TIS21)

These registers are used for alternate switch of TAU input pins. TIS00 ~ TIS01 is for TAU unit0, TIS10~ TIS11 for TAU unit1, TIS20~ TIS21 for TAU unit2.
<R>
Figure 4-68. Format of TISOO and TISO1 Registers (128-pin products) (1/2)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIS00 | TIS031 | TIS030 | TIS021 | TIS020 | TIS011 | TIS010 | TIS001 | TIS000 | F0070 | 00H | R/W |
| TIS01 | TIS071 | TIS070 | TIS061 | TIS060 | TIS051 | TIS050 | TIS041 | TIS040 | F0071 | 00H | R/W |


| TISO01 | TIS000 | TIOO (TAU unit0 CHO) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P00 |
| 0 | 1 | P136 |
| 1 | 0 | P110 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TIS011 | TIS010 | TIO1 (TAU unit0 CH1) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P 01 |
| 0 | 1 | P 80 |
| 1 | 0 | P 94 |
| 1 | 1 | P 104 |


| TIS021 | TIS020 | TIO2 (TAU unit0 CH 2$)$ alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P 02 |
| 0 | 1 | P 50 |
| 1 | 0 | P 105 |
| 1 | 1 | P 111 |


| TIS031 | TIS030 |  |
| :---: | :---: | :--- |
| 0 | 0 | P03 |
| 0 | 1 | P81 |
| 1 | 0 | P95 |
| 1 | 1 | P70 unit0 CH3) alternate pin selection |


| TIS041 | TIS040 | TIO4 (TAU unit0 CH4) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P04 |
| 0 | 1 | P51 |
| 1 | 0 | P112 |
| 1 | 1 | P41 |


| TIS051 | TIS050 | TIO5 (TAU unit0 CH5) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P05 |
| 0 | 1 | P82 |
| 1 | 0 | P96 |
| 1 | 1 | P106 |


| TIS061 | TIS060 | TIO6 (TAU unit0 CH6) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P06 |
| 0 | 1 | P 52 |
| 1 | 0 | P 107 |
| 1 | 1 | P 113 |

Figure 4-68. Format of TIS00 and TIS01 Registers (128-pin products) (2/2)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIS00 | TIS031 | TIS030 | TIS021 | TIS020 | TIS011 | TIS010 | TIS001 | TIS000 | F0070 | OOH | R/W |
| TIS01 | TIS071 | TIS070 | TIS061 | TIS060 | TIS051 | TIS050 | TIS041 | TIS040 | F0071 | OOH | R/W |


| TIS071 | TIS070 |  |
| :---: | :---: | :--- |
| 0 | 0 | P07 |
| 0 | 1 | P 83 |
| 1 | 0 | P 97 |
| 1 | 1 | P 114 |

Figure 4-69. Format of TIS10 and TIS11 Registers (128-pin products) (1/2)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIS10 | TIS131 | TIS130 | TIS121 | TIS120 | TIS111 | TIS110 | TIS101 | TIS100 | F0072 | OOH | R/W |
| TIS11 | TIS171 | TIS170 | TIS161 | TIS160 | TIS151 | TIS150 | TIS141 | TIS140 | F0073 | OOH | R/W |


| TIS111 | TIS110 | TI11 (TAU unit1 CH1) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P11 |
| 0 | 1 | P84 |
| 1 | 0 | P140 |
| 1 | 1 | P64 |


| TIS121 | TIS120 |  |
| :---: | :---: | :--- |
| 0 | 0 | P12 |
| 0 | 1 | P02 |
| 1 | 0 | P125 (TAU unit1 CH1) alternate pin selection |
| 1 | 1 | P116 |


| TIS131 | TIS130 | TI13 (TAU unit1 CH 3$)$ alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P13 |
| 0 | 1 | P03 |
| 1 | 0 | P53 |
| 1 | 1 | P85 |


| TIS141 | TIS140 | TI14 (TAU unit1 CH4) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P14 |
| 0 | 1 | P04 |
| 1 | 0 | P54 |
| 1 | 1 | P126 |


| TIS151 | TIS150 |  |
| :---: | :---: | :--- |
| 0 | 0 | P15 |
| 0 | 1 | P05 |
| 1 | 0 | P55 |
| 1 | 1 | P86 |


| TIS161 | TIS160 |  |
| :---: | :---: | :--- |
| 0 | 0 | P16 |
| 0 | 1 | P06 |
| 1 | 0 | P56 (TAU unit1 CH6) alternate pin selection |
| 1 | 1 | P127 |

Figure 4-69. Format of TIS10 and TIS11 Registers (128-pin products) (2/2)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIS10 | TIS131 | TIS130 | TIS121 | TIS120 | TIS111 | TIS110 | TIS101 | TIS100 | F0072 | OOH | R/W |
| TIS11 | TIS171 | TIS170 | TIS161 | TIS160 | TIS151 | TIS150 | TIS141 | TIS140 | F0073 | OOH | R/W |


| TIS171 | TIS170 | TI17 (TAU unit1 CH7) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P17 |
| 0 | 1 | P07 |
| 1 | 0 | P87 |
| 1 | 1 | P57 |

<R>
Figure 4-70. Format of TIS20 and TIS21 Registers (128-pin products) (1/2)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address After reset R/W <br> F0074 $00 H$ R/W  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIS20 | TIS231 | TIS230 | TIS221 | TIS220 | TIS211 | TIS210 | TIS201 | TIS200 |  |  |  |
| TIS21 | TIS271 | TIS270 | TIS261 | TIS260 | TIS251 | TIS250 | TIS241 | TIS240 | F0075 | OOH | R/W |


| TIS201 | TIS200 |  |
| :---: | :---: | :--- |
| 0 | 0 | P60 |
| 0 | 1 | P30 |
| 1 | 0 | P132 (TAU unit2 CH1) alternate pin selection |
| 1 | 1 | P117 |


| TIS211 | TIS210 |  |
| :---: | :---: | :--- |
| 0 | 0 | P61 |
| 0 | 1 | P31 |
| 1 | 0 | P131 |
| 1 | 1 | P90 unit2 CH1) alternate pin selection |


| TIS221 | TIS220 |  |
| :---: | :---: | :--- |
| 0 | 0 | P75 |
| 0 | 1 | P32 |
| 1 | 0 | P133 (TAU unit2 CH2) alternate pin selection |
| 1 | 1 | P43 |


| TIS231 | TIS230 |  |
| :---: | :---: | :--- |
| 0 | 0 | P74 |
| 0 | 1 | P33 |
| 1 | 0 | P91 |
| 1 | 1 | P44 |


| TIS241 | TIS240 |  |
| :---: | :---: | :--- |
| 0 | 0 | P66 |
| 0 | 1 | P34 |
| 1 | 0 | P134 (TAU unit2 CH4) alternate pin selection |
| 1 | 1 | P100 |


| TIS251 | TIS250 |  |
| :---: | :---: | :--- |
| 0 | 0 | P65 |
| 0 | 1 | P92 |
| 1 | 0 | P35 (TAU unit2 CH5) alternate pin selection |
| 1 | 1 | P101 |


| TIS261 | TIS260 | TI26 (TAU unit2 CH6) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P63 |
| 0 | 1 | P36 |
| 1 | 0 | P135 |
| 1 | 1 | P102 |

Figure 4-70. Format of TIS20 and TIS21 Registers (128-pin products) (2/2)

|  | $\begin{array}{r} \text { Symbol } \\ \text { TIS20 } \end{array}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address After reset F0074 00H |  | $\begin{aligned} & \text { R/W } \\ & \text { R/W } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TIS231 | TIS230 | TIS221 | TIS220 | TIS211 | TIS210 | TIS201 | TIS200 |  |  |  |
|  | TIS21 | TIS271 | TIS270 | TIS261 | TIS260 | TIS251 | TIS250 | TIS241 | TIS240 | F0075 | 00H | R/W |
|  | TIS271 |  | TIS270 |  |  |  | TI27 | U unit2 | CH7) alte | rnate pin | selection |  |
|  | 0 |  | 0 | P93 |  |  |  |  |  |  |  |  |
|  | 0 |  | 1 | P62 |  |  |  |  |  |  |  |  |
|  | 1 |  | 0 | P37 |  |  |  |  |  |  |  |  |
| <R> | 1 |  | 1 | P103 |  |  |  |  |  |  |  |  |

## (2) Timer output select register (TOS00, TOS01, TOS10, TOS11, TOS20, TOS21)

These registers are used for alternate switch of TAU output pins. TOS00 to TOS01 is for TAU unit0, TOS10 to TOS11 for TAU unit1, TOS20 to TOS21 for TAU unit2.

Figure 4-71. Format of TOS00 and TOSO1 Registers (128-pin products) (1/2)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOS00 | TOS031 | TOS030 | TOS021 | TOS020 | TOS011 | TOS010 | TOS001 | TOS000 | F0076 | 00H | R/W |
| TOS01 | TOS071 | TOS070 | TOS061 | TOS060 | TOS051 | TOS050 | TOS041 | TOS040 | F0077 | OOH | R/W |


| TOS001 | TIS000 | TO00 (TAU unit0 CHO) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P00 |
| 0 | 1 | P136 |
| 1 | 0 | P110 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TOS011 | TOS010 |  |
| :---: | :---: | :--- |
| 0 | 0 | P01 |
| 0 | 1 | P80 |
| 1 | 0 | P94 |
| 1 | 1 | P104 unit0 CH1) alternate pin selection |


| TOS021 | TOS020 |  |
| :---: | :---: | :--- |
| 0 | 0 | P02 |
| 0 | 1 | P 50 |
| 1 | 0 | P 105 |
| 1 | 1 | P 111 |


| TOS031 | TOS030 |  |
| :---: | :---: | :--- |
| 0 | 0 | P03 |
| 0 | 1 | P 81 |
| 1 | 0 | P 95 |
| 1 | 1 | P 70 |


| TOS041 | TOS040 | TO04 (TAU unit0 CH4) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P04 |
| 0 | 1 | P51 |
| 1 | 0 | P112 |
| 1 | 1 | P41 |


| TOS051 | TOS050 | TO05 (TAU unit0 CH5) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P05 |
| 0 | 1 | P82 |
| 1 | 0 | P96 |
| 1 | 1 | P106 |

Figure 4-71. Format of TOS00 and TOS01 Registers (128-pin products) (2/2)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOS00 | TOS031 | TOS030 | TOS021 | TOS020 | TOS011 | TOS010 | TOS001 | TOS000 | F0076 | OOH | R/W |
| TOS01 | TOS071 | TOS070 | TOS061 | TOS060 | TOS051 | TOS050 | TOS041 | TOS040 | F0077 | OOH | R/W |


| TOS061 | TOS060 |  |
| :---: | :---: | :--- |
| 0 | 0 | P 06 |
| 0 | 1 | P 52 |
| 1 | 0 | P 107 |
| 1 | 1 | P 113 |


| TOS071 | TOS070 |  |
| :---: | :---: | :--- |
| 0 | 0 | P 07 |
| 0 | 1 | P 83 |
| 1 | 0 | P 97 |
| 1 | 1 | P 114 |

Figure 4-72. Format of TOS10 and TOS11 Registers (128-pin products) (1/2)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOS10 | TOS131 | TOS130 | TOS121 | TOS120 | TOS111 | TOS110 | TOS101 | TOS100 | F0079 | 00H | R/W |
| TOS11 | TOS171 | TOS170 | TOS161 | TOS160 | TOS151 | TOS150 | TOS141 | TOS140 | F007A | OOH | R/W |


| TOS101 | TOS100 | TO10 (TAU unit1 CH0) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P10 |
| 0 | 1 | P115 |
| 1 | 0 | P42 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TOS111 | TOS110 |  |
| :---: | :---: | :--- |
| 0 | 0 | P11 |
| 0 | 1 | P84 |
| 1 | 0 | P140 |
| 1 | 1 | P64 |


| TOS121 | TOS120 |  |
| :---: | :---: | :--- |
| 0 | 0 | P12 |
| 0 | 1 | P 02 |
| 1 | 0 | P 125 |
| 1 | 1 | P 116 |


| TOS131 | TOS130 |  |
| :---: | :---: | :--- |
| 0 | 0 | P13 |
| 0 | 1 | P03 |
| 1 | 0 | P53 |
| 1 | 1 | P85 unit1 CH3) alternate pin selection |


| TOS141 | TOS140 |  |
| :---: | :---: | :--- |
| 0 | 0 | P14 |
| 0 | 1 | P 04 |
| 1 | 0 | P 54 |
| 1 | 1 | P 126 |


| TOS151 | TOS150 |  |
| :---: | :---: | :--- |
| 0 | 0 | P15 |
| 0 | 1 | P05 |
| 1 | 0 | P55 |
| 1 | 1 | P86 unit1 CH5) alternate pin selection |


| TOS161 | TOS160 |  |
| :---: | :---: | :--- |
| 0 | 0 | P16 |
| 0 | 1 | P06 |
| 1 | 0 | P56 |
| 1 | 1 | P127 |

Figure 4-72. Format of TOS10 and TOS11 Registers (128-pin products) (2/2)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOS10 | TOS131 | TOS130 | TOS121 | TOS120 | TOS111 | TOS110 | TOS101 | TOS100 | F0079 | OOH | R/W |
| TOS11 | TOS171 | TOS170 | TOS161 | TOS160 | TOS151 | TOS150 | TOS141 | TOS140 | F007A | OOH | R/W |


| TOS171 | TOS170 |  |
| :---: | :---: | :--- |
| 0 | 0 | P17 |
| 0 | 1 | P07 |
| 1 | 0 | P87 |
| 1 | 1 | P57 |

<R>
Figure 4-73. Format of TOS20 and TOS21 Registers (128-pin products) (1/2)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOS20 | TOS231 | TOS230 | TOS221 | TOS220 | TOS211 | TOS210 | TOS201 | TOS200 | F007B | OOH | R/W |
| TOS21 | TOS271 | TOS270 | TOS261 | TOS260 | TOS251 | TOS250 | TOS241 | TOS240 | F007C | OOH | R/W |


| TOS201 | TOS200 | TO20 (TAU unit2 CH0) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P60 |
| 0 | 1 | P30 |
| 1 | 0 | P132 |
| 1 | 1 | P117 |


| TOS211 | TOS210 |  |
| :---: | :---: | :--- |
| 0 | 0 | P61 |
| 0 | 1 | P31 |
| 1 | 0 | P131 (TAU unit2 CH1) alternate pin selection |
| 1 | 1 | P90 |


| TOS221 | TOS220 |  |
| :---: | :---: | :--- |
| 0 | 0 | P75 |
| 0 | 1 | P32 |
| 1 | 0 | P133 (TAU unit2 CH2) alternate pin selection |
| 1 | 1 | P43 |


| TOS231 | TOS230 | TO23 (TAU unit2 CH3) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P74 |
| 0 | 1 | P33 |
| 1 | 0 | P91 |
| 1 | 1 | P44 |


| TOS241 | TOS240 |  |
| :---: | :---: | :--- |
| 0 | 0 | P66 |
| 0 | 1 | P34 |
| 1 | 0 | P134 |
| 1 | 1 | P100 |


| TOS251 | TOS250 |  |
| :---: | :---: | :--- |
| 0 | 0 | P65 |
| 0 | 1 | P92 |
| 1 | 0 | P35 |
| 1 | 1 | P101 |


| TOS261 | TOS260 | TO26 (TAU unit2 CH6) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P36 |
| 0 | 1 | P63 |
| 1 | 0 | P135 |
| 1 | 1 | P102 |

Figure 4-73. Format of TOS20 and TOS21 Registers (128-pin products) (2/2)

| TOS271 | TOS270 |  |
| :---: | :---: | :--- |
| 0 | 0 | P93 |
| 0 | 1 | P37 |
| 1 | 0 | P62 (TAU unit2 CH7) alternate pin selection |
| 1 | 1 | P103 |

Considering direct LED driving, or other large current application, 16-bit resolution PWM outputs are also alternated to the SM pins. When configure pin function, the policy is that odd TO (ch1,3,5,7) of TAU should be output with higher priority. In addition, 4 kinds of output with different periods using different master CH's can be achieved if by this means.

## (3) Timer input select else register (TISELSE)

This register provides below selection function.
(a) TAU unit 0 channel5 input selection

The input source can be timer input signal (TIO5) from port or internal/external clock.
(b) Timer conjunction function of timer output to timer input just like 78K0/Dx2.

TAU unit0 CH 1 output can be connected to TAU unit0 CHO . This function is controlled by bit6.
TAU unit2 CH 1 output can be connected to TAU unit2 CH . This function is controlled by bit7.
This function is used for measuring speed or taco pulse. If only use timer caupture function to measure, there will be too many interrupts and increase the loading of software when input is higher (about $8 \mathrm{kHz}, 125 \mathrm{us}$ interrupt interval). So division of interrupt is necessary. At this usage, one timer is used as capture mode, its output is internally connected to another timer (operated as external event mode) to generate divided interrupt.
(Refer to TMP2 and TMP3 conjunction function of $78 \mathrm{KO} / \mathrm{Dx} 2$ )

Figure 4-74. Format of TISELSE Registers

| Address: FFF3E | After reset: 00 H |  | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TISELSE | TOTICON1 | TOTICONO | 0 | 0 | 0 | 0 | TI05SEL1 | TIO5SEL0 |


| TI05SEL1 | TI05SEL0 | TIS051 | TIS050 | TAU unit0 CH5 input alternate selection |  |  |  |
| :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | P05 |  |  |  |
| 0 | 0 | 0 | 1 | P82 |  |  |  |
| 0 | 0 | 1 | 0 | P96 |  |  |  |
| 0 | 1 | x | x | Low-speed on-chip clock (fiL) |  |  |  |
| 1 | 0 | x | x | Sub system clock (fsub) |  |  |  |
| 1 | 1 | x | x | Main external clock (fEx) |  |  |  |
| Other than the above |  |  |  |  |  |  | Setting prohibited (same as "0000" setting) |

Considering the below purposes, every peripheral clock is connected to TIO5 of TAUO

- Low-speed on-chip clock: For Frequency Detection of Safefy Function.
- Sub system clock: For the ultra accuracy trimming of high-speed on-chip oscillator ${ }^{\text {Note }}$
- External main clock: For the ultra accuracy trimming of high-speed on-chip oscillator without sub system clock ${ }^{\text {Note }}$

Note Count present operation frequency by timer. It is possible to change trimming code by access HIOTRM register.

| TOTICON0 | Timer conjunction function control |
| :---: | :---: |
| 0 | Cut off the connection of TAU unit0 CH 1 output to CHO input |
| 1 | Connect TAU unit0 CH 1 output to TAU unit0 CH0 input |


| TOTICON1 | Timer conjunction function control |
| :---: | :---: |
| 0 | Cut off the connection of TAU unit2 CH 1 output to $\mathrm{CH0}$ input |
| 1 | Connect TAU unit2 CH 1 output to TAU unit2 CH 0 input |

The connection with TOTICONn is used to count external event (pulse) input to TIO1/TI21 in long term such as 16-bit counter is overflowed. Timer array unit 0 channel $1 /$ timer array unit 2 channel 1 is worked as divider of input pulse and generates slower pulse to TO01/TO21. Timer array unit 0 channel 0/timer array unit 2 channel 0 is worked as external event counter. Its expected value should be made the calculated value according to timer array unit 0 channel $1 /$ timer array unit 2 channel 1 divider setting.

## (4) Serial communication pin select register (STSELO, STSEL1)

These registers are used for alternate switch of serial input/output pins.

Figure 4-75. Format of STSELO Register
Address: FFF3C After reset: 00 H R/W

| Symbol | 7 | <6> | 5 | <4> | <3> | <2> | <1> | <0> |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STSELO | 0 | SCSI100 | 0 | SCSIO10 | SCSIOO1 | SCSIOOO | SUARTF1 | SUARTFO |


| SUARTFO | Communication pin selection of UARTF0 |  |
| :---: | :--- | :--- |
|  | LTXD0 |  |
| LRxD0 |  |  |
| 0 | P71 | P70 |
| 1 | P15 | P14 |


| SUARTF1 | Communication pin selection of UARTF1 |  |
| :---: | :--- | :--- |
|  | LTxD1 | LRxD1 |
| 0 | P10 | P11 |
| 1 | P131 | P132 |


| SCSIOO1 | SCSIOOO | CSIOO communication pin selection |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | SCKoo | SIOO | SOOO |
| 0 | 0 | P10 | P11 | P12 |
| 0 | 1 | P04 | P03 | P02 |
| 1 | 0 | P34 | P33 | P32 |
| 1 | 0 | P110 ${ }^{\text {Note }}$ | P111 ${ }^{\text {Note }}$ | P112 ${ }^{\text {Note }}$ |

Note 128 -pin products only (same as " 00 " setting for other products).

| SCSI010 | CSIO1 communication pin selection |  |  |
| :---: | :---: | :---: | :---: |
|  | SCK01 | SIO1 | SO01 |
| 0 | P74 | P75 | P13 |
| 1 | P56 | P55 | P54 |


| SCSI100 | CSI10 communication pin selection |  |  |
| :---: | :--- | :--- | :--- |
|  | SCK10 | SI10 | SO10 |
| 0 | P133 | P132 | P131 |
| 1 | P51 | P52 | P53 |

Figure 4-76. Format of STSEL1 Register

| Address: | 3D | set: 00 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| STSEL1 | SIIC1 | SIICO | 0 | 0 | SCAN1 | SCANO | TMCAN1 | TMCANO |


| TMCAN0 | Input source switch of TAU unit1 CH4 |
| :---: | :---: |
| 0 | Input from TI14 (after selected by TIS141~0 bits) |
| 1 | TSOUT of aFCAN0 (CAN0 time stamp function) |


| TMCAN1 | Input source switch of TAU unit1 CH5 |
| :---: | :---: |
| 0 | Input from TI15 (after selected by TIS151~0 bits) |
| 1 | TSOUT of aFCAN1 (CAN1 time stamp function) |


| SCAN0 | Communication pin selection of aFCAN0 |  |
| :---: | :---: | :--- |
|  | CTxD0 |  |
| 0 | P71 | CRxD0 |
| 1 | P00 | P70 |


| SCAN1 | Communication pin selection of aFCAN1 |  |
| :---: | :--- | :--- |
|  | CTxD1 | CRxD1 |
| 0 | P62 | P63 |
| 1 | P134 | P135 |


| SIIC1 | SIIC0 | Communication pin selection of IIC11 |  |
| :---: | :---: | :--- | :--- |
|  |  | SCL11 | SDA11 |
| 0 | 0 | P60 | P61 |
| 0 | 1 | P30 | P31 |
| 1 | 0 | P136 | P50 |
|  |  |  |  |

## (5) Sound generator and PCL pin select register (SGSEL)

This register is used for alternate switch of sound generator and PCL output pins.
SGOA output can be stopped when it is not used if SGSEL_2 is set to " 1 ".

Figure 4-77. Format of SGSEL Register
Address: FFF3F After reset: 00 H R/W

| Symbol | 7 | 6 | 5 | 4 | <3> | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SGSEL | 0 | 0 | 0 | 0 | PCLSEL | SGSEL2 | SGSEL1 | SGSELO |


| SGSEL2 | SGSEL1 | SGSEL0 | Pin select of sound generator outputs |  |
| :---: | :---: | :---: | :--- | :--- |
|  |  |  | SGO/SGOF | SGOA |
| 0 | 0 | 0 | P73 | P72 |
| 0 | 0 | 1 | P93 | P92 |
| 0 | 1 | 0 | P135 | P134 |
| 0 | 1 | 1 | Setting prohibit |  |
| 1 | 0 | 0 | P73 | No port is selected |
| 1 | 0 | 1 | P93 | (output disabled) |
| 1 | 1 | 0 | P135 |  |
| 1 | 1 | 1 | Setting prohibit |  |

Note: The driving capability of SGO/SGOF alternate pin (P73, P93, P135) is larger than normal buffer.
P93 is also alternated as Stepper-Motor function, so its driving characteristics is the same as SM buffer. P73 and P135 are the same as SG buffer of 78K0/Dx2.

| PCLSEL | PCL output pin selection |
| :---: | :--- |
| 0 | P75 (default, be available for 48/64/80/100pin) |
| 1 | P66 (option for 80/100pin) |

## (6) RTC1HZ pin select register (RTCSEL)

This register includes two kinds of control function.

- Control of switching RTC1Hz output to TAU TI input.
- Control of switching RTC1Hz output to different port.

Figure 4-78. Format of RTCSEL Register

| <R> Symbol | <7> | <6> | 5 | 4 | <3> | <2> | <1> | <0> |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RTCSEL | RTCOSEL1 | RTCOSELO | 0 | 0 | RTCTIS11 | RTCTIS10 | RTCTIS01 | RTCTIS00 |


| RTCTIS00 | Switch RTC1Hz output to TAU TI06 input or not |
| :---: | :--- |
| 0 | Disconnected to TIO6 |
| 1 | Connected to TIO6 |


| RTCTIS01 | Switch RTC1Hz output to TAU TIO7 input or not |
| :---: | :--- |
| 0 | Disconnected to T107 |
| 1 | Connected to T107 |


| RTCTIS10 | Switch RTC1Hz output to TAU TI16 input or not |
| :---: | :--- |
| 0 | Disconnected to TI16 |
| 1 | Connected to TI16 |


| RTCTIS11 | Switch RTC1Hz output to TAU TI17 input or not |
| :---: | :--- |
| 0 | Disconnected to TI17 |
| 1 | Connected to TI17 |


| RTCOSEL1 | RTCOSEL0 | RTC1Hz output pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P64 |
| 0 | 1 | P15 |
| 1 | 0 | P94 |
| 1 | 1 | No port is selected (Output disabled) |

To measure 1 Hz , two channels of TAU should be used because 16 -bit counter will be overflowed if Fclk is fast frequency. A channel is operated in pulse width measurement mode. Low-level or high-level width of 1 Hz pulse is typically 500 ms . Another channel is operated in interval timer mode (start trigger is set to TIN edge) and number of overflow should be counted by software at the interrupt timing. The measurement is finished when interrupt by capture channel is occurred. The interval time can be calculated by software-overflow-counter and TDR register of capture channel.

### 4.5.3 The setting to use alternate function

To use the alternate function of a port pin, set the port mode register, output latch, port output mode register, LCD port function register, A/D port configuration register, and Stepper motor port mode control register as shown in Table 4-23.

Table 4-23. Settings of Register, and Output Latch When Using Alternate Function (1/16)
(a) Alternate function of P0 (1/2)

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P00 | TIOO | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS00. } 0=0 \\ & \text { TISELSE. } 6=0 \end{aligned}$ | - |
|  | TO00 | Output | 0 | 0 | 0 | TOS00.0 = 0 | STSEL1.2 = 0 |
|  | CTxD0 | Output | 0 | 1 | 0 | STSEL1.2 = 1 | - |
|  | SEG14 | Output | X | X | 1 | - | - |
| P01 | TIO1 | Input | 1 | X | 0 | TIS00.3,2 = 00 | - |
|  | TO01 | Output | 0 | 0 | 0 | TOS00.3,2 = 00 | - |
|  | CRxD0 | Input | 1 | X | 0 | STSEL1.2 = 1 | - |
|  | SEG15 | Output | x | X | 1 | - | - |
| P02 | TIO2 | Input | 1 | x | 0 | TIS00.4 $=0$ | - |
|  | TO02 | Output | 0 | 0 | 0 | TOS00.4 $=0$ | $\begin{aligned} & \text { STSEL0.3,2 = 00/10 } \\ & \text { TOS10.4 = } 0 \end{aligned}$ |
|  | TI12 | Input | 1 | x | 0 | TIS10.4 = 1 | - |
|  | TO12 | Output | 0 | 0 | 0 | TOS10.4 = 1 | $\begin{aligned} & \text { STSELO.3,2 = 00/10 } \\ & \text { TOSOO. } 4=0 \end{aligned}$ |
|  | SOO0 | Output | 0 | 1 | 0 | STSEL0.3,2 = 01 | - |
|  | SEG16 | Output | x | X | 1 | - | - |
| P03 | TI03 | Input | 1 | x | 0 | TIS00.7,6 = 00 | - |
|  | TO03 | Output | 0 | 0 | 0 | TOS00.7,6 = 00 | TOS10.7,6 = 00/10/11 |
|  | TI13 | Input | 1 | x | 0 | TIS10.7,6 = 01 | - |
|  | TO13 | Output | 0 | 0 | 0 | TOS10.7,6 = 01 | TOS00.7,6 = 01/10/11 |
|  | SIOO | Input | 1 | X | 0 | STSEL0.3,2 = 01 | - |
|  | SEG17 | Output | X | X | 1 | - | - |
| P04 | TIO4 | Input | 1 | x | 0 | TIS01.0 $=0$ |  |
|  | TO04 | Output | 0 | 0 | 0 | TOS01.0 $=0$ | $\begin{aligned} & \text { STSELO.3,2 = 00/10 } \\ & \text { TOS11.1,0 = 00/10 } \end{aligned}$ |
|  | TI14 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS11.1,0 }=01 \\ & \text { STSEL1.0 }=0 \end{aligned}$ | - |
|  | TO14 | Output | 0 | 0 | 0 | TOS11.1,0 = 01 | $\begin{aligned} & \text { STSELO.3,2 = 00/10 } \\ & \text { TOS01.0 = } 1 \end{aligned}$ |
|  | SCK00 | Output | 0 | 1 | 0 | STSEL0.3,2 = 01 | - |
|  |  | Input | 1 | X |  |  |  |
|  | SEG18 | Output | X | X | 1 | - | - |
| P05 | TI05 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS01.3,2 = } 00 \\ & \text { TISELSE.1,0 = } 00 \end{aligned}$ | - |
|  | TO05 | Output | 0 | 0 | 0 | TOS01.3,2 = 00 | TOS11.3,2 = 00/10/11 |
|  | TI15 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS11.3,2 = } 01 \\ & \text { STSEL1.1 }=0 \end{aligned}$ | - |
|  | TO15 | Output | 0 | 0 | 0 | TOS11.3,2 = 01 | TOS01.3,2 = 01/10 |
|  | SEG19 | Output | X | X | 1 | - | - |

Table 4-23. Settings of Register, and Output Latch When Using Alternate Function (2/16)
(a) Alternate function of P0 (2/2)

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P06 | TIO6 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS01. } 4=0 \\ & \text { RTCSEL. } 0=0 \end{aligned}$ | - |
|  | TO06 | Output | 0 | 0 | 0 | TOS01.4 $=0$ | TOS11.5,4 = 00/10 |
|  | TI16 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS11.5,4 = } 01 \\ & \text { RTCSEL. } 2=0 \end{aligned}$ | - |
|  | TO16 | Output | 0 | 0 | 0 | TOS11.5,4 = 01 | TOS01.4 = 1 |
|  | SEG20 | Output | X | X | 1 | - | - |
| P07 | TIO7 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS01.7,6 = } 00 \\ & \text { RTCSEL. } 1=0 \end{aligned}$ | - |
|  | TO07 | Output | 0 | 0 | 0 | TOS01.7,6 = 00 | TOS11.7,6 = 00/10/11 |
|  | TI17 | Input | 1 | X | 0 | TIS11.7,6 = 01 <br> RTCSEL. $3=0$ | - |
|  | TO17 | Output | 0 | 0 | 0 | TOS11.7,6 = 01 | TOS01.7,6 = 01/10 |
|  | SEG21 | Output | x | x | 1 | - | - |

Table 4-23. Settings of Register, and Output Latch When Using Alternate Function (3/16)
(b) Alternate function of P1 (1/2)

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P10 | INTP4 | Input | 1 | x | 0 | - | - |
|  | TI10 | Input | 1 | x | 0 | - | - |
|  | TO10 | Output | 0 | 0 | 0 | - | $\begin{aligned} & \hline \text { STSELO.1 = } 1 \\ & \text { STSELO.3,2 = 01/10 } \end{aligned}$ |
|  | LTxD1 | Output | 0 | 1 | 0 | STSEL0.1 = 0 | STSEL0.3,2 = 01/10 |
|  | SCK00 | Output | 0 | 1 | 0 | STSEL0.3,2 = 00 | STSEL0.1 = 1 |
|  |  | Input | 1 | x |  |  | - |
|  | SEG31 | Output | X | X | 1 | - | - |
| P11 | INTPLR1 | Input | 1 | X | 0 | STSEL0.1 = 0 | - |
|  | TI11 | Input | 1 | x | 0 | TIS10.3,2 = 00 | - |
|  | TO11 | Output | 0 | 0 | 0 | TOS10.3,2 = 00 | - |
|  | LRxD1 | Input | 1 | x | 0 | STSEL0.1 $=0$ | - |
|  | SIOO | Input | 1 | x | 0 | STSEL0.3,2 = 00 | - |
|  | SEG30 | Output | X | x | 1 | - | - |
| P12 | INTP2 | Input | 1 | X | 0 | - | - |
|  | TI12 | Input | 1 | x | 0 | TIS10.4 $=0$ | - |
|  | TO12 | Output | 0 | 0 | 0 | TOS10.4 $=0$ | STSEL0.3,2 = 01/10 |
|  | SO00 | Output | 0 | 1 | 0 | STSEL0.3,2 = 00 | TOS10.4 = 1 |
|  | SEG29 | Output | x | x | 1 | - | - |
| P13 | TI13 | Input | 1 | x | 0 | TIS10.7,6 = 00 | - |
|  | TO13 | Output | 0 | 0 | 0 | TOS10.7,6 = 00 | STSEL0.4 = 1 |
|  | SO01 | Output | 0 | 1 | 0 | STSEL0.4 = 0 | TOS10.7,6 = 01/10/11 |
|  | SEG25 | Output | x | X | 1 | - | - |
| P14 | INTPLR0 | Input | 1 | x | 0 | STSELO.0 = 1 | - |
|  | TI14 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS11.1,0 }=00 \\ & \text { STSEL1.0 }=0 \end{aligned}$ | - |
|  | TO14 | Output | 0 | 0 | 0 | TOS11.1,0 = 00 | - |
|  | LRxD0 | Input | 1 | x | 0 | STSEL0.0 = 1 | - |
|  | SEG24 | Output | x | x | 1 | - | - |
| P15 | TI15 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS11.3,2 }=00 \\ & \text { STSEL1.1 }=0 \end{aligned}$ | - |
|  | TO15 | Output | 0 | 0 | 0 | TOS11.3,2 = 00 | $\begin{aligned} & \text { RTCSEL. } 7,6=00 / 10 / 11 \\ & \text { STSEL0. } 0=0 \end{aligned}$ |
|  | RTC1HZ | Output | 0 | 0 | 0 | RTCSEL.7,6 = 01 | $\begin{aligned} & \text { TOS11.3,2 = 01/10/11 } \\ & \text { STSELO. } 0=0 \end{aligned}$ |
|  | LTxD0 | Output | 0 | 1 | 0 | STSEL0.0 = 1 | $\begin{aligned} & \text { TOS11.3,2 = 01/10/11 } \\ & \text { RTCSEL. } 7,6=00 / 10 / 11 \end{aligned}$ |
|  | SEG23 | Output | x | x | 1 | - | - |
| P16 | TI16 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS11.5,4 = } 00 \\ & \text { RTCSEL. } 2=0 \end{aligned}$ | - |
|  | TO16 | Output | 0 | 0 | 0 | TOS11.5,4 = 00 | - |
|  | SEG22 | Output | X | X | 1 | - | - |

Table 4-23. Settings of Register, and Output Latch When Using Alternate Function (4/16)
(b) Alternate function of P1 (2/2)

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P17 | INTP0 | Input | 1 | X | 0 | - | - |
|  | TI17 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS11.7,6 = } 00 \\ & \text { RTCSEL. } 3=0 \end{aligned}$ | - |
|  | TO17 | Output | 0 | 0 | 0 | TOS11.7,6 $=00$ | STSELO.3,2 = 01/10 |
|  | SEG28 | Output | x | x | 1 | - | - |

(c) Alternate function of P2

| port | Alternate function |  | PMxx | Pxx | $\begin{aligned} & \text { ADPC } \\ & \text { (bit } 3 \text { to } 0 \text { ) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  |
| P20 | AVREFP | Input | - | - | 0000/0010 to 1001 |
|  | ANIO | Input | - | - |  |
| P21 | AVREFM | Input | - | - | 0000/0011 to 1001 |
|  | ANI1 | Input | - | - |  |
| P22 | ANI2 | Input | - | - | 0000/0100 to 1001 |
| P23 | ANI3 | Input | - | - | 0000/0101 to 1001 |
| P24 | ANI4 | Input | - | - | 0000/0110 to 1001 |
| P25 | ANI5 | Input | - | - | 0000/0111 to 1001 |
| P26 | ANI6 | Input | - | - | 0000/1000/1001 |
| P27 | ANI7 | Input | - | - | 0000/1001 |

Table 4-23. Settings of Register, and Output Latch When Using Alternate Function (5/16)
(d) Alternate function of P3


Table 4-23. Settings of Register, and Output Latch When Using Alternate Function (6/16)
<R>
(e) Alternate function of P4

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P41 | TIO4 | Input | 1 | x | 0 | TIS01.1,0 = 11 | - |
|  | TO04 | Output | 0 | 0 | 0 | TOS01.1,0 = 11 | - |
|  | STOPST | Output | 0 | 0 | 0 | - | - |
| P42 | TI10 | Input | 1 | x | 0 | TIS10.1,0 = 10 | - |
|  | TO10 | Output | 0 | 0 | 0 | TOS10.1,0 $=10$ | - |
|  | SEG7 | Output | x | x | 1 | - | - |
| P43 | TI22 | Input | 1 | x | 0 | TIS20.5,4 = 11 | - |
|  | TO22 | Output | 0 | 0 | 0 | TOS20.5,4 = 11 | - |
|  | SEG14 | Output | x | x | 1 | - | - |
| P44 | TI23 | Input | 1 | x | 0 | TIS20.7,6 = 11 | - |
|  | TO23 | Output | 0 | 0 | 0 | TOS20.7,6 = 11 | - |
|  | SEG15 | Output | x | x | 1 | - | - |
| P45 | SEG53 | Output | x | x | 1 | - | - |
| P46 | $\overline{\text { DBWR }}$ | Output | 0 | 1 | 0 | - | - |
|  | SEG27 | Output | x | x | 1 | - | - |
| P47 | $\overline{\text { DBRD }}$ | Input | 0 | 1 | 0 | - | - |
|  | SEG26 | Output | x | x | 1 | - | - |

Table 4-23. Settings of Register, and Output Latch When Using Alternate Function (7/16)
(f) Alternate function of P5

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P50 | TIO2 | Input | 1 | x | 0 | TIS00.4 = 1 | - |
|  | TO02 | Output | 0 | 0 | 0 | TOS00.4 = 1 | STSEL1.7,6 = 00/01 |
|  | SDA11 | I/O | 0 | 1 | 0 | STSEL1.7,6 = 10 | TOS00.4 $=0$ |
|  | SEG49 | Output | X | x | 1 | - | - |
| P51 | TIO4 | Input | 1 | x | 0 | TIS01.0 = 1 | - |
|  | TO04 | Output | 0 | 0 | 0 | TOS01.0 = 1 | STSEL0.6 = 0 |
|  | SCK10 | Output | 0 | 1 | 0 | STSEL0.6 = 1 | TOS01.0 $=0$ |
|  |  | Input | 1 | x |  |  | - |
|  | SEG50 | Output | X | x | 1 | - | - |
| P52 | TI06 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS01. } 4=1 \\ & \text { RTCSEL. } 0=0 \end{aligned}$ | - |
|  | TO06 | Output | 0 | 0 | 0 | TOS01.4 = 1 | - |
|  | SI10 | Input | 1 | x | 0 | STSEL0.6 = 1 | - |
|  | SEG51 | Output | x | x | 1 | - | - |
| P53 | TI13 | Input | 1 | x | 0 | TIS10.7,6 = 10 | - |
|  | TO13 | Output | 0 | 0 | 0 | TOS10.7,6 = 10 | STSEL0.6 = 0 |
|  | SO10 | Output | 0 | 1 | 0 | STSEL0.6 = 1 | TOS10.7,6 = 00/01/11 |
|  | SEG52 | Output | x | x | 1 | - | - |
| P54 | TI14 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS11.1,0 = } 10 \\ & \text { STSEL1.0 }=0 \end{aligned}$ | - |
|  | TO14 | Output | 0 | 0 | 0 | TOS11.1,0 = 10 |  |
|  | SO01 | Output | 0 | 1 | 0 | STSEL0.4 = 1 |  |
|  | SEG2 | Output | X | X | 1 | - | - |
| P55 | TI15 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS11.3,2 = } 10 \\ & \text { STSEL1.1 = } 0 \end{aligned}$ | - |
|  | TO15 | Output | 0 | 0 | 0 | TOS11.3,2 = 10 |  |
|  | SIO1 | Input | 1 | $x$ | 0 | STSEL0.4 = 1 | - |
|  | SEG3 | Output | x | x | 1 | - | - |
| P56 | TI16 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS11.5,4 = } 10 \\ & \text { RTCSEL. } 2=0 \end{aligned}$ | - |
|  | TO16 | Output | 0 | 0 | 0 | TOS11.5,4 = 10 | STSEL0.4 = 0 |
|  | SCK01 | Output | 0 | 1 | 0 | STSEL0.4 = 1 | TOS11.5,4 = 00/01 |
|  |  | Input | 1 | x |  |  | - |
|  | SEG4 | Output | x | x | 1 | - | - |
| P57 | TI17 | Input | 1 | x | 0 | TIS11.7,6 = 11 <br> RTCSEL. 3 = 0 | - |
|  | TO17 | Output | 0 | 0 | 0 | TOS11.7,6 = 11 | - |
|  | SEG5 | Output | X | x | 1 | - | - |

Table 4-23. Settings of Register, and Output Latch When Using Alternate Function (8/16)
(g) Alternate function of P6

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P60 | INTP1 | Input | 1 | x | N/A | - | - |
|  | TI20 | Input | 1 | x |  | $\begin{aligned} & \text { TIS20.1,0 = } 00 \\ & \text { TISELSE. } 7=0 \end{aligned}$ | - |
|  | TO20 | Output | 0 | 0 |  | TOS20.1,0 $=00$ | STSEL1.7,6 = 01/10 |
|  | SCL11 | Output | 0 | 1 |  | STSEL1.7,6 = 00 | TOS20.1,0 = 01/10 |
| P61 | INTP3 | Input | 1 | x | N/A | - | - |
|  | TI21 | Input | 1 | x |  | TIS20.3,2 $=00$ | - |
|  | TO21 | Output | 0 | 0 |  | TOS20.3,2 $=00$ | STSEL1.7,6 = 01/10 |
|  | SDA11 | I/O | 0 | 1 |  | STSEL1.7,6 = 00 | TOS20.3,2 = 01/10/11 |
| P62 | TI27 | Input | 1 | x | N/A | TIS21.7,6 = 01 | - |
|  | TO27 | Output | 1 | 0 |  | TOS21.7,6 = 10 | STSEL1.3 = 1 |
|  | CTxD1 | Output | 0 | 1 |  | STSEL1.3 = 0 | TOS21.7,6 = 00/01 |
| P63 | TI26 | Input | 1 | x | N/A | TIS21.5,4 = 00 | - |
|  | TO26 | Output | 0 | 0 |  | TOS21.5,4 = 01 | - |
|  | CRxD1 | Input | 1 | X |  | STSEL1.3 = 0 | - |
| P64 | TI11 | Input | 1 | x | N/A | TIS10.3,2 = 11 | - |
|  | TO11 | Output | 0 | 0 |  | TOS10.3,2 = 11 | RTCSEL. $7,6=01 / 10 / 11$ |
|  | RTC1HZ | Output | 0 | 0 |  | RTCSEL.7,6 = 00 | TOS10.3,2 = 00/01/10 |
| P65 | TI25 | Input | 1 | x | N/A | TIS21.3,2 $=00$ | - |
|  | TO25 | Output | 0 | 0 |  | TOS21.3,2 = 00 | - |
| P66 | TI24 | Input | 1 | x | N/A | TIS21.1,0 = 00 | - |
|  | TO24 | Output | 0 | 0 |  | TOS21.1,0 = 00 | SGSEL. 3 = 0 |
|  | PCL | Output | 0 | 0 |  | SGSEL. 3 = 1 | TOS21.1,0 $=01 / 10$ |

Table 4-23. Settings of Register, and Output Latch When Using Alternate Function (9/16)
(h) Alternate function of P7

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P70 | INTPLR0 | Input | 1 | X | N/A | STSELO.0 $=0$ | - |
|  | TIO3 | Input | 1 | X |  | TIS00.7,6 = 11 | - |
|  | TO03 | Output | 0 | 0 |  | TOS00.7,6 = 11 | - |
|  | CRxD0 | Input | 1 | x |  | STSEL1.2 $=0$ | - |
|  | LRxD0 | Input | 1 | x |  | STSELO.0 = 0 | - |
| P71 | CTxD0 | Output | 0 | 1 | N/A | STSEL1.2 $=0$ | STSEL0.0 = 1 |
|  | LTxD0 | Output | 0 | 1 |  | STSELO.0 $=0$ | STSEL1.3 = 1 |
| P72 | ADTRG | Input | 1 | x | 0 | - | - |
|  | SGOA | Output | 0 | 0 | 0 | SGSEL.2-0 = 000 | - |
|  | SEG1 | Output | x | x | 1 | - | - |
| P73 | SGO/SGOF | Output | 0 | 0 | 0 | SGSEL.2-0 = 000 | - |
|  | SEG0 | Output | x | X | 1 | - | - |
| P74 | TI23 | Input | 1 | x | 0 | TIS20.7,6 $=00$ | - |
|  | TO23 | Output | 0 | 0 | 0 | TOS20.7,6 = 00 | STSEL0.4 = 1 |
|  | SCK01 | Output | 0 | 1 | 0 | STSELO.4 = 0 | TOS20.7,6 = 01/10 |
|  |  | Input | 1 | X |  |  | - |
|  | SEG26 | Output | x | x | 1 | - | - |
| P75 | TI22 | Input | 1 | x | 0 | TIS20.5,4 $=00$ | - |
|  | TO22 | Output | 0 | 0 | 0 | TOS20.5,4 = 00 | SGSEL. 3 = 1 |
|  | PCL | Output | 0 | 0 | 0 | SGSEL. $3=0$ | TOS20.5,4 = 01/10 |
|  | SIO1 | Input | 1 | x | 0 | STSEL0.4 = 0 | - |
|  | SEG27 | Output | x | X | 1 | - | - |

Table 4-23. Settings of Register, and Output Latch When Using Alternate Function (10/16)
(i) Alternate function of P8

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | 1/O |  |  |  | Enable function | Disable other function |
| P80 | TIO1 | Input | 1 | x | 0 | TIS00.3,2 $=01$ | - |
|  | TO01 | Output | 0 | 0 | 0 | TOS00.3,2 = 01 | SMPC. $0=0$ |
|  | SM11 | Output | 0 | 0 | 0 | SMPC. $0=1$ | TOS00.3,2 $=00 / 10$ |
|  | SEG32 | Output | X | X | 1 | - | - |
| P81 | TIO3 | Input | 1 | x | 0 | TIS00.7,6 = 01 | - |
|  | TO03 | Output | 0 | 0 | 0 | TOS00.7,6 = 01 | SMPC. $0=0$ |
|  | SM12 | Output | 0 | 0 | 0 | SMPC. $0=1$ | TOS00.7,6 = 00/10/11 |
|  | SEG33 | Output | x | x | 1 | - | - |
| P82 | TIO5 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS01.3,2 = } 01 \\ & \text { TISELSE.1,0 = } 00 \end{aligned}$ | - |
|  | TO05 | Output | 0 | 0 | 0 | TOS01.3,2 = 01 | SMPC. $0=0$ |
|  | SM13 | Output | 0 | 0 | 0 | SMPC. $0=1$ | TOS01.3,2 = 00/10 |
|  | SEG34 | Output | X | x | 1 | - | - |
| P83 | TIO7 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS01.7,6 = } 01 \\ & \text { RTCSEL. } 1=0 \end{aligned}$ | - |
|  | TO07 | Output | 0 | 0 | 0 | TOS01.7,6 = 01 | SMPC. $0=0$ |
|  | SM14 | Output | 0 | 0 | 0 | SMPC. $0=1$ | TOS01.7,6 = 00/10 |
|  | ZPD14 | Input | X | X | 0 | ZPDS0.3 = 1 | - |
|  | SEG35 | Output | x | x | 1 | - | - |
| P84 | TI11 | Input | 1 | x | 0 | TIS10.3,2 = 01 | - |
|  | TO11 | Output | 0 | 0 | 0 | TOS10.3,2 = 01 | SMPC. $1=0$ |
|  | SM21 | Output | 0 | 0 | 0 | SMPC. 1 = 1 | TOS10.3,2 = 00/10/11 |
|  | SEG36 | Output | X | x | 1 | - | - |
| P85 | TI13 | Input | 1 | X | 0 | TIS10.7,6 = 11 | - |
|  | TO13 | Output | 0 | 0 | 0 | TOS10.7,6 = 11 | SMPC. $1=0$ |
|  | SM22 | Output | 0 | 0 | 0 | SMPC. 1 = 1 | TOS10.7,6 = 00/01/10 |
|  | SEG37 | Output | X | x | 1 | - | - |
| P86 | TI15 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS11.3,2 }=11 \\ & \text { STSEL1.1 }=0 \end{aligned}$ | - |
|  | TO15 | Output | 0 | 0 | 0 | TOS11.3,2 = 11 | SMPC. $1=0$ |
|  | SM23 | Output | 0 | 0 | 0 | SMPC. 1 = 1 | TOS11.3,2 = 00/01/10 |
|  | SEG38 | Output | X | x | 1 | - | - |
| P87 | TI17 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS11.7,6 = } 10 \\ & \text { RTCSEL. } 3=0 \end{aligned}$ | - |
|  | TO17 | Output | 0 | 0 | 0 | TOS11.7,6 = 10 | SMPC. 1 = 0 |
|  | SM24 | Output | 0 | 0 | 0 | SMPC. 1 = 1 | TOS11.7,6 = 00/01/11 |
|  | ZPD24 | Input | X | X | 0 | ZPDS0.7 = 1 | - |
|  | SEG39 | Output | X | X | 1 | - | - |

Table 4-23. Settings of Register, and Output Latch When Using Alternate Function (11/16)
(j) Alternate function of P9(1/2)

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P90 | TI21 | Input | 1 | x | 0 | TIS20.3,2 = 11 | - |
|  | TO21 | Output | 0 | 0 | 0 | TOS20.3,2 = 11 | SMPC. $2=0$ |
|  | SM31 | Output | 0 | 0 | 0 | SMPC. $2=1$ | TOS20.3,2 $=00 / 01 / 10$ |
|  | SEG40 | Output | x | x | 1 | - | - |
| P91 | TI23 | Input | 1 | x | 0 | TIS20.7,6 = 10 | - |
|  | TO23 | Output | 0 | 0 | 0 | TOS20.7,6 = 10 | SMPC. $2=0$ |
|  | SM32 | Output | 0 | 0 | 0 | SMPC. $2=1$ | TOS20.7,6 = 00/01 |
|  | SEG41 | Output | x | x | 1 | - | - |
| P92 | TI25 | Input | 1 | x | 0 | TIS21.3,2 $=01$ | - |
|  | TO25 | Output | 0 | 0 | 0 | TOS21.3,2 $=01$ | $\begin{aligned} & \text { SMPC. } 2=0 \\ & \text { SGSEL. } 2-0=000 / 010 / 100 \text { to } 110 \end{aligned}$ |
|  | SM33 | Output | 0 | 0 | 0 | SMPC. $2=1$ | $\begin{aligned} & \text { TOS21.3,2 }=00 / 10 \\ & \text { SGSEL.2-0 }=000 / 010 / 100 \text { to } 110 \end{aligned}$ |
|  | SGOA | Output | 0 | 0 | 0 | SGSEL.2-0 = 001 | $\begin{aligned} & \text { SMPC. } 2=0 \\ & \text { TOS21.3,2 }=00 / 10 \end{aligned}$ |
|  | SEG42 | Output | x | x | 1 | - | - |
| P93 | TI27 | Input | 1 | x | 0 | TIS21.7,6 = 00 | - |
|  | TO27 | Output | 0 | 0 | 0 | TOS21.7,6 $=00$ | $\begin{aligned} & \hline \text { SMPC. } 2=0 \\ & \text { SGSEL. } 1,0=00 / 10 \end{aligned}$ |
|  | SM34 | Output | 0 | 0 | 0 | SMPC. $2=1$ | $\begin{aligned} & \text { TOS21.7,6 }=01 / 10 \\ & \text { SGSEL.1,0 }=00 / 10 \end{aligned}$ |
|  | ZPD34 | Input | x | x | 0 | ZPDS1.3 $=1$ | - |
|  | SGO/SGOF | Output | 0 | 0 | 0 | SGSEL.1,0 $=01$ | $\begin{aligned} & \text { TOS21.7,6 = 01/10 } \\ & \text { SMPC. } 2=0 \end{aligned}$ |
|  | SEG43 | Output | x | x | 1 | - | - |
| P94 | TIO1 | Input | 1 | x | 0 | TIS00.3,2 $=10$ | - |
|  | TO01 | Output | 0 | 0 | 0 | TOS00.3,2 $=10$ | $\begin{aligned} & \hline \text { SMPC. } 3=0 \\ & \text { RTCSEL.7,6 }=00 / 01 \end{aligned}$ |
|  | RTC1HZ | Output | 0 | 0 | 0 | RTCSEL.7,6 = 10 | $\begin{aligned} & \text { TOS00.3.2 = 00/01 } \\ & \text { SMPC. } 3=0 \end{aligned}$ |
|  | SM41 | Output | 0 | 0 | 0 | SMPC. $3=1$ | $\begin{aligned} & \hline \text { TOS00.3,2 }=00 / 01 \\ & \text { RTCSEL.7,6 }=00 / 01 \end{aligned}$ |
|  | SEG44 | Output | x | x | 1 | - | - |
| P95 | TIO3 | Input | 1 | x | 0 | TIS00.7,6 = 10 | - |
|  | TO03 | Output | 0 | 0 | 0 | TOS00.7,6 = 10 | SMPC. 3 = 0 |
|  | SM42 | Output | 0 | 0 | 0 | SMPC. 3 = 1 | TOS00.7,6 = 00/01/11 |
|  | SEG45 | Output | x | x | 1 | - | - |
| P96 | TI05 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS01.3,2 = } 10 \\ & \text { TISELSE.1,0 = } 00 \end{aligned}$ | - |
|  | TO05 | Output | 0 | 0 | 0 | TOS01.3,2 = 10 | SMPC. 3 = 0 |
|  | SM43 | Output | 0 | 0 | 0 | SMPC. 3 = 1 | TOS01.3,2 = 00/01 |
|  | SEG46 | Output | x | x | 1 | - | - |

Table 4-23. Settings of Register, and Output Latch When Using Alternate Function (12/16)
(j) Alternate function of P9 (2/2)

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P97 | TIO7 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS01.7,6 = } 10 \\ & \text { RTCSEL. } 1=0 \end{aligned}$ | - |
|  | TO07 | Output | 0 | 0 | 0 | TOS01.7,6 = 10 | SMPC. $3=0$ |
|  | SM44 | Output | 0 | 0 | 0 | SMPC. $3=1$ | TOS01.7,6 = 00/01 |
|  | ZPD44 | Input | x | x | 0 | ZPDS1.7 = 1 | - |
|  | SEG47 | Output | x | x | 1 | - | - |

<R>
(k) Alternate function of P10

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P100 | TI24 | Input | 1 | x | 0 | TIS21.1,0 = 11 | - |
|  | TO24 | Output | 0 | 0 | 0 | TOS21.1,0 = 11 | - |
|  | SEG36 | Output | x | $x$ | 1 | - | - |
| P101 | T125 | Input | 1 | x | 0 | TIS21.3,2 $=11$ | - |
|  | TO25 | Output | 0 | 0 | 0 | TOS21.3,2 $=11$ | - |
|  | SEG37 | Output | x | x | 1 | - | - |
| P102 | TI26 | Input | 1 | x | 0 | TIS21.5,4 = 11 | - |
|  | TO26 | Output | 0 | 0 | 0 | TOS21.5,4 = 11 | - |
|  | SEG38 | Output | x | x | 1 | - | - |
| P103 | TI27 | Input | 1 | $\times$ | 0 | TIS21.7,6 = 11 | - |
|  | TO27 | Output | 0 | 0 | 0 | TOS21.7,6 = 11 | - |
|  | SEG39 | Output | x | x | 1 | - | - |
| P104 | TIO1 | Input | 1 | x | 0 | TIS00.3,2 = 11 | - |
|  | TO01 | Output | 0 | 0 | 0 | TOS00.3,2 $=11$ | - |
|  | SEG44 | Output | x | x | 1 | - | - |
| P105 | TIO2 | Input | 1 | x | 0 | TIS00.5,4 = 11 | - |
|  | TO02 | Output | 0 | 0 | 0 | TOSO0.5,4 = 11 | - |
|  | SEG45 | Output | x | x | 1 | - | - |
| P106 | TIO5 | Input | 1 | x | 0 | TIS01.3,2 $=11$ | - |
|  | TO05 | Output | 0 | 0 | 0 | TIS01.3,2 $=11$ | - |
|  | SEG46 | Output | x | x | 1 | - | - |
| P107 | TIO6 | Input | 1 | x | 0 | TIS01.5,4 = 10 | - |
|  | TO06 | Output | 0 | 0 | 0 | TIS01.5,4 = 10 | - |
|  | SEG47 | Output | x | x | 1 | - | - |

Table 4-23. Settings of Register, and Output Latch When Using Alternate Function (13/16)
<R>

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | 1/O |  |  |  | Enable function | Disable other function |
| P110 | TIOO | Input | 1 | x | 0 | TIS00.1,0 = 00 | - |
|  | TOOO | Output | 0 | 0 | 0 | TOS00.1,0 $=00$ | STSEL0.3,2 = 00/01/10 |
|  | SCK00 | Output | 0 | 1 | 0 | STSELO.3,2 = 11 | TOS00.1,0 = 01/10 |
|  |  | Input | 1 | x |  |  | - |
|  | DBD0 | I/O | 1 | 0 | 0 | - | - |
|  | SEG35 | Output | x | x | 1 | - | - |
| P111 | TIO2 | Input | 1 | x | 0 | TIS00.5,4 = 11 | - |
|  | TO02 | Output | 0 | 0 | 0 | TOS00.5,4 = 11 | - |
|  | SIOO | Input | 1 | X | 0 | STSEL0.3,2 = 11 | - |
|  | RxD0 | Input | 1 | x | 0 | STSEL0.3,2 = 11 | - |
|  | DBD1 | I/O | 1 | 0 | 0 | - | - |
|  | SEG34 | Output | x | x | 1 | - | - |
| P112 | TIO4 | Input | 1 | x | 0 | TIS01.1,0 = 10 | - |
|  | TO04 | Output | 0 | 0 | 0 | TOS01.1,0 = 10 | STSEL0.3,2 = 00/01/10 |
|  | SO00 | Output | 0 | 1 | 0 | STSEL0.3,2 = 11 | TOS01.1,0 = 00/01/11 |
|  | TxD0 | Output | 0 | 1 | 0 | STSEL0.3,2 = 11 | TOS01.1,0 = 00/01/11 |
|  | DBD2 | I/O | 1 | 0 | 0 | - | - |
|  | SEG33 | Output | x | x | 1 | - | - |
| P113 | TI06 | Input | 1 | x | 0 | TIS01.5,4 = 11 | - |
|  | TO06 | Output | 0 | 0 | 0 | TOS01.5,4 = 11 | - |
|  | DBD3 | I/O | 1 | 0 | 0 | - | - |
|  | SEG32 | Output | x | x | 1 | - | - |
| P114 | TIO7 | Input | 1 | x | 0 | TIS01.7,6 = 11 | - |
|  | TO07 | Output | 0 | 0 | 0 | TOS01.7,6 = 11 | - |
|  | DBD4 | I/O | 1 | 0 | 0 | - | - |
|  | SEG31 | Output | X | X | 1 | - | - |
| P115 | TI10 | Input | 1 | x | 0 | TIS10.1,0 = 01 | - |
|  | TO10 | Output | 0 | 0 | 0 | TOS10.1,0 = 01 | - |
|  | DBD5 | I/O | 1 | 0 | 0 | - | - |
|  | SEG30 | Output | X | x | 1 | - | - |
| P116 | TI12 | Input | 1 | x | 0 | TIS10.5,4 = 11 | - |
|  | TO12 | Output | 0 | 0 | 0 | TOS10.5,4 = 11 | - |
|  | DBD6 | I/O | 1 | 0 | 0 | - | - |
|  | SEG29 | Output | X | X | 1 | - | - |
| P117 | TI20 | Input | 1 | x | 0 | TIS20.1,0 = 11 | - |
|  | TO20 | Output | 0 | 0 | 0 | TOS20.1,0 = 11 | - |
|  | DBD7 | I/O | 1 | 0 | 0 | - | - |
|  | SEG28 | Output | x | X | 1 | - | - |

Table 4-23. Settings of Register, and Output Latch When Using Alternate Function (14/16)
(m) Alternate function of P12

| port | Alternate function |  | CMC |
| :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |
| P121 | X1 | - | CMC. $7,6=01$ |
| P122 | X2 | - |  |
|  | EXCLK | Input | CMC.7,6 $=11$ |
| P123 | XT1 | - |  |
| P124 | XT2 | - |  |

<R>
(n) Alternate function of P12

| Port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P125 | TI12 | Input | 1 | x | 0 | TIS10.5,4 = 10 | - |
|  | TO12 | Output | 0 | 0 | 0 | TOS10.5,4 = 10 | - |
|  | SEG25 | Output | X | X | 1 | - | - |
| P126 | TI14 | Input | 1 | X | 0 | TIS11.1,0 = 11 | - |
|  | TO14 | Output | 0 | 0 | 0 | TOS11.1,0 = 11 | - |
|  | SEG24 | Output | x | x | 1 | - | - |
| P127 | TI16 | Input | 1 | x | 0 | TIS11.5,4 = 11 | - |
|  | TO16 | Output | 0 | 0 | 0 | TOS11.5,4 = 11 | - |
|  | SEG23 | Output | X | X | 1 | - | - |

Table 4-23. Settings of Register, and Output Latch When Using Alternate Function (15/16)
(o) Alternate function of P13

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P131 | TI21 | Input | 1 | X | N/A | TIS20.3,2 = 10 | - |
|  | TO21 | Output | 0 | 0 |  | TOS20.3,2 $=10$ | $\begin{aligned} & \text { STSELO. } 6=1 \\ & \text { STSEL0.1 }=0 \end{aligned}$ |
|  | SO10 | Output | 0 | 1 |  | STSELO.6 $=0$ | $\begin{aligned} & \text { TOS20.3,2 }=00 / 01 / 11 \\ & \text { STSEL0.1 }=0 \end{aligned}$ |
|  | LTxD1 | Output | 0 | 1 |  | STSELO.1 = 1 | $\begin{aligned} & \text { TOS20.3,2 = 00/01/11 } \\ & \text { STSEL0.6 }=1 \end{aligned}$ |
| P132 | INTPLR1 | Input | 1 | x | N/A | STSEL0.1 = 1 | - |
|  | TI20 | Input | 1 | X |  | $\begin{aligned} & \text { TIS20.1,0 = } 10 \\ & \text { TISELSE. } 7=0 \end{aligned}$ | - |
|  | TO20 | Output | 0 | 0 |  | TOS20.1,0 = 10 | - |
|  | SI10 | Input | 1 | X |  | STSEL0.6 $=0$ | - |
|  | LRxD1 | Input | 1 | x |  | STSEL0.1 = 1 | - |
| P133 | TI22 | Input | 1 | x | N/A | TIS20.5,4 = 10 | - |
|  | TO22 | Output | 0 | 0 |  | TOS20.5,4 = 10 | STSEL0.6 = 1 |
|  | SCK10 | Output | 0 | 1 |  | STSEL0.6 $=0$ | TOS20.5,4 = 00/01 |
|  |  | Input | 1 | X |  |  | - |
| P134 | TI24 | Input | 1 | x | N/A | TIS21.1,0 = 10 | - |
|  | TO24 | Output | 0 | 0 |  | TOS21.1,0 = 10 | $\begin{aligned} & \text { SGSEL.2-0 = 000/001/100 to } 110 \\ & \text { STSEL1. } 3=0 \end{aligned}$ |
|  | SGOA | Output | 0 | 0 |  | SGSEL.2-0 $=010$ | $\begin{aligned} & \text { TOS21.1,0 }=00 / 01 \\ & \text { STSEL1.3 }=0 \end{aligned}$ |
|  | CTxD1 | Output | 0 | 1 |  | STSEL1.3 = 1 | $\begin{aligned} & \text { TOS21.1,0 = 00/01 } \\ & \text { SGSEL. } 2-0=000 / 001 / 100 \text { to } 110 \end{aligned}$ |
| P135 | TI26 | Input | 1 | X | N/A | TIS21.5,4 = 10 | - |
|  | TO26 | Output | 0 | 0 |  | TOS21.5,4 = 10 | SGSEL.1, $0=00 / 01$ |
|  | SGO/SGOF | Output | 0 | 0 |  | SGSEL.1,0 = 10 | TOS21.5,4 = 00/01 |
|  | CRxD1 | Input | 1 | X |  | STSEL1.3 = 1 | - |
| P136 | TIOO | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS00. } 0=1 \\ & \text { TISELSE. } 6=0 \end{aligned}$ | - |
|  | TO00 | Output | 0 | 0 | 0 | TOS00.0 = 1 | STSEL1.7,6 = 00/01 |
|  | SCL11 | Output | 0 | 1 | 0 | STSEL1.7,6 = 10 | TOS00.0 $=0$ |
|  | SEG48 | Output | x | X | 1 | - | - |

Table 4-23. Settings of Register, and Output Latch When Using Alternate Function (16/16)
(p) Alternate function of P14

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P14 | TI11 | Input | 1 | x | N/A | TIS10.3,2 = 10 | - |
|  | TO11 | Output | 0 | 0 |  | TOS10.3,2 = 10 | - |

(q) Alternate function of 15

|  | port | Alternate function |  | PMxx | Pxx | $\begin{aligned} & \text { ADPC } \\ & \text { (bit } 3 \text { to } 0 \text { ) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Function name | I/O |  |  |  |
|  | P150 | ANI8 | Input | X | X | 0000 |
| <R> | P151 | ANI9 | Input | X | X | 0000/1011 |
| <R> | P152 | ANI10 | Input | x | x | 0000 |

### 4.6 Cautions on 1-Bit Manipulation Instruction for Port Register $\mathbf{n}$ (Pn)

When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the output latch value of an input port that is not subject to manipulation may be written in addition to the targeted bit.

Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.
<Example> When P10 is an output port, P11 to P17 are input ports (all pin statuses are high level), and the port latch value of port 1 is 00 H , if the output of output port P10 is changed from low level to high level via a 1-bit manipulation instruction, the output latch value of port 1 is FFH.
Explanation: The targets of writing to and reading from the Pn register of a port whose PMnm bit is 1 are the output latch and pin status, respectively.
A 1-bit manipulation instruction is executed in the following order in the RL78/D1A.
$<1>$ The Pn register is read in 8-bit units.
<2> The targeted one bit is manipulated.
$<3>$ The Pn register is written in 8-bit units.

In step $<1\rangle$, the output latch value ( 0 ) of P10, which is an output port, is read, while the pin statuses of P11 to P17, which are input ports, are read. If the pin statuses of P11 to P17 are high level at this time, the read value is FEH.
The value is changed to FFH by the manipulation in <2>.
FFH is written to the output latch by the manipulation in $<3>$.

Figure 4-79. Bit Manipulation Instruction (P10)


## CHAPTER 5 CLOCK GENERATOR

The presence or absence of connecting resonator pin for main system clock, connecting resonator pin for subsystem clock, external clock input pin for main system clock, and external clock input pin for subsystem clock, depends on the product.

| Output pin | 128-pin | 100-pin | 80-pin | 64-pin | 48-pin |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X1, X2 pins | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| EXCLK pin | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| XT1, XT2 pins | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | N/A |

### 5.1 Functions of Clock Generator

The clock generator generates the clock to be supplied to the CPU and peripheral hardware.
The following three kinds of system clocks and clock oscillators are selectable.
(1) Main system clock
<1> X1 oscillator
This circuit oscillates a clock of $\mathrm{fx}=1$ to 20 MHz by connecting a resonator to X 1 and X 2 .
Oscillation can be stopped by executing the STOP instruction or setting of the MSTOP bit (bit 7 of the clock operation status control register (CSC)).
<2> High-speed on-chip oscillator
The frequency at which to oscillate can be selected from among fiH $=32,24,16,8$, or 4 MHz (typ.) by using the option byte $(000 \mathrm{C} 2 \mathrm{H})$. After a reset release, the CPU always starts operating with this High-speed onchip oscillator clock. Oscillation can be stopped by executing the STOP instruction or setting the HIOSTOP bit (bit 0 of the CSC register).

An external main system clock (fEx $=1$ to 20 MHz ) can also be supplied from the EXCLK/X2/P122 pin. An external main system clock input can be disabled by executing the STOP instruction or setting of the MSTOP bit.
As the main system clock, a high-speed system clock (X1 clock or external main system clock) or high-speed onchip oscillator clock can be selected by setting of the MCM0 bit (bit 4 of the system clock control register (CKC)).
(2) PLL clock

A clock that is the main system clock multiplied by 1,6 or 8 can be oscillated. Oscillation can be stopped by executing a STOP instruction or by setting PLLON (bit 0 of PLLCTL) to 0 .
(3) Subsystem clock

- XT1 clock oscillator

This circuit oscillates a clock of $\mathrm{fxT}=32.768 \mathrm{kHz}$ by connecting a 32.768 kHz resonator to XT 1 and $\mathrm{XT2}$. Oscillation can be stopped by setting the XTSTOP bit (bit 6 of the clock operation status control register (CSC)).
(4) Low-speed on-chip oscillator clock

This circuit oscillates a clock of fil $=15 \mathrm{kHz}$ (TYP.).
The low-speed on-chip oscillator clock cannot be used as the CPU clock.
Only the following peripheral hardware runs on the low-speed on-chip oscillator clock.

- Watchdog timer
- Real-time clock
- Interval timer
- LCD controller/driver

This clock operates when bit 4 (WDTON) of the option byte $(000 \mathrm{COH})$, bit 4 (WUTMMCKO) of the operation speed mode control register (OSMC), or both are set to 1 .
However, when WDTON $=1$, WUTMMCKO $=0$, and bit $0(W D S T B Y O N)$ of the option byte $(000 C O H)$ is 0 , oscillation of the low-speed on-chip oscillator stops if the HALT or STOP instruction is executed.

Caution The low-speed on-chip oscillator clock (fil) can only be selected as the real-time clock operation clock when the fixed-cycle interrupt function is used.

Remark fx: X1 clock oscillation frequency
fiн: High-speed on-chip oscillator clock frequency
fex: External main system clock frequency
fxT: XT1 clock oscillation frequency
fiL: Low-speed on-chip oscillator clock frequency
$\mathrm{f}_{\mathrm{LL}}$ itself is controlled by the combination of WDT option bytes and OSMC register and CPU status as shown below. It is not controlled by CLKMB option byte. The other clocks are the same situation. Clock operation control is separated from clock enable settings for peripherals.
$f_{I L}$ can operate continuously and independently of the CPU status and WDT operation. In order to use $f_{I L}$ as continuous clock source for the peripheral hardware, WUTTMCK0 should be set to 1 .

| CPU status | WDTON (option byte) | WDTSTBYON (option byte) | WUTMMCK0 (OSMC register) | fil operation |
| :---: | :---: | :---: | :---: | :---: |
| RUN | 0 | 0 | 0 | Stopped |
| RUN | 0 | 0 | 1 | Operated |
| RUN | 0 | 1 | 0 | Stopped |
| RUN | 0 | 1 | 1 | Operated |
| RUN | 1 | 0 | 0 | Operated |
| RUN | 1 | 0 | 1 | Operated |
| RUN | 1 | 1 | 0 | Operated |
| RUN | 1 | 1 | 1 | Operated |
| HALT/STOP/SNOOZE | 0 | 0 | 0 | Stopped |
| HALT/STOP/SNOOZE | 0 | 0 | 1 | Operated |
| HALT/STOP/SNOOZE | 0 | 1 | 0 | Stopped |
| HALT/STOP/SNOOZE | 0 | 1 | 1 | Operated |
| HALT/STOP/SNOOZE | 1 | 0 | 0 | Stopped |
| HALT/STOP/SNOOZE | 1 | 0 | 1 | Operated |
| HALT/STOP/SNOOZE | 1 | 1 | 0 | Operated |
| HALT/STOP/SNOOZE | 1 | 1 | 1 | Operated |

### 5.2 Configuration of Clock Generator

The clock generator includes the following hardware.

Table 5-1. Configuration of Clock Generator

| Item | Configuration |
| :---: | :---: |
| Control registers | Clock operation mode control register (CMC) <br> System clock control register (CKC) <br> Clock operation status control register (CSC) <br> Oscillation stabilization time counter status register (OSTC) <br> Oscillation stabilization time select register (OSTS) <br> Peripheral enable registers 0, 1 (PER0, PER1) <br> Peripheral clock select register(PCKSEL) <br> Operation speed mode control register (OSMC) <br> High-speed on-chip oscillator trimming register (HIOTRM) <br> PLL control register (PLLCTL) <br> PLL status register (PLLSTS) <br> FMP clock division selection register (MDIV) |
| Oscillators | X1 oscillator <br> XT1 oscillator <br> High-speed on-chip oscillator <br> Low-speed on-chip oscillator |

Figure 5-1. Block Diagram of Clock Generator

(Remark is listed on the next page after next.)

Remark fx: X1 clock oscillation frequency
fiн: High-speed on-chip oscillator clock frequency
fex: External main system clock frequency
fmx: High-speed system clock frequency
fmain: Main system clock frequency
$\mathrm{f}_{\mathrm{x}}$ : XT1 clock oscillation frequency
fsub: Subsystem clock frequency
fclk: CPU/peripheral hardware clock frequency
fil: Low-speed on-chip oscillator clock frequency

Figure 5-2. Block Diagram of PLL Circuit


### 5.3 Registers Controlling Clock Generator

The following nine registers are used to control the clock generator.

- Clock operation mode control register (CMC)
- System clock control register (CKC)
- Clock operation status control register (CSC)
- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)
- Peripheral enable registers 0, 1 (PER0, PER1)
- Operation speed mode control register (OSMC)
- High-speed on-chip oscillator trimming register (HIOTRM)
- PLL control register (PLLCTL)
- PLL status register (PLLSTS)
- Peripheral clock select register(PCKSEL)
- FMP clock division selection register (MDIV)
(1) Clock operation mode control register (CMC)

This register is used to set the operation mode of the X1/P121, X2/EXCLK/P122, XT1/P123, and XT2/P124 pins, and to select a gain of the oscillator.
The CMC register can be written only once by an 8 -bit memory manipulation instruction after reset release. This register can be read by a 1-bit or 8 -bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 5-3. Format of Clock Operation Mode Control Register (CMC)

| Address: FFFAOH After reset: 00 H |  |  | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMC | EXCLK | OSCSEL | 0 | OSCSELS | 0 | AMPHS1 | AMPHS0 | AMPH |
|  | EXCLK | OSCSEL | High-speed system clock pin operation mode |  | X1/P121 pin |  | X2/EXCLK/P122 pin |  |
|  | 0 | 0 | Input port mode |  | Input port |  |  |  |
|  | 0 | 1 | X1 oscillation mode |  | Crystal/ceramic resonator connection |  |  |  |
|  | 1 | 0 | Input port mode |  | Input port |  |  |  |
|  | 1 | 1 | External clock input mode |  | Input port |  | External clock input |  |
|  |  | OSCSELS | Subsystem clock pin operation mode |  | XT1/P123 pin |  | XT2/P124 pin |  |
|  |  | 0 | Input port mode |  | Input port |  |  |  |
|  |  | 1 | XT1 oscillation mode |  | Crystal/ceramic resonator connection |  |  |  |
|  | AMPHS1 | AMPHS0 | XT1 oscillator oscillation mode selection |  |  |  |  |  |
|  | 0 | 0 | Low power consumption oscillation (default) |  |  |  |  |  |
|  | 0 | 1 | Normal oscillation |  |  |  |  |  |
|  | 1 | 0 | Ultra-low power consumption oscillation |  |  |  |  |  |
|  | 1 | 1 | Setting prohibited |  |  |  |  |  |
|  | AMPH | Control of X1 clock oscillation frequency |  |  |  |  |  |  |
|  | 0 | $1 \mathrm{MHz} \leq \mathrm{fx} \leq 10 \mathrm{MHz}$ |  |  |  |  |  |  |
|  | 1 | $10 \mathrm{MHz}<\mathrm{fx} \leq 20 \mathrm{MHz}$ |  |  |  |  |  |  |

Cautions 1. The CMC register can be written only once after reset release, by an 8 -bit memory manipulation instruction. When using the CMC register with its initial value $(00 \mathrm{H})$, be sure to set the register to 00 H after a reset ends in order to prevent malfunction due to a program loop. Such a malfunction becomes unrecoverable when a value other than 00 H is mistakenly written.
2. After reset release, set the CMC register before X1 or XT1 oscillation is started as set by the clock operation status control register (CSC).
3. Be sure to set the AMPH bit to $\mathbf{1}$ if the X1 clock oscillation frequency exceeds 10 MHz.
4. Specify the settings for the AMPH, AMPHS1 and AMPHSO bits while $f_{\mid H}$ is selected as $f_{c L k}$ after a reset ends (before $f_{c L k}$ is switched to $f_{m x}$ ).
5. Oscillation stabilization time of $\mathrm{f}_{\mathrm{XT}}$, counting on the software.
6. Although the maximum system clock frequency is 32 MHz , the maximum frequency of the X 1 oscillator is $\mathbf{2 0} \mathbf{~ M H z}$.
(Cautions and Remark are given on the next page.)
7. The XT1 oscillator is a circuit with low amplification in order to achieve lowpower consumption. Note the following points when designing the circuit.

- Pins and circuit boards include parasitic capacitance. Therefore, perform oscillation evaluation using a circuit board to be actually used and confirm that there are no problems.
- Make the wiring between the XT1 and XT2 pins and the resonators as short as possible, and minimize the parasitic capacitance and wiring resistance. Note this particularly when the ultra-low power consumption oscillation (AMPHS1, AMPHSO = 1, 0 ) is selected.
- Configure the circuit of the circuit board, using material with little wiring resistance.
- Place a ground pattern that has the same potential as Vss as much as possible near the XT1 oscillator.
- Be sure that the signal lines between the XT1 and XT2 pins, and the resonators do not cross with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- The impedance between the XT1 and XT2 pins may drop and oscillation may be disturbed due to moisture absorption of the circuit board in a high-humidity environment or dew condensation on the board. When using the circuit board in such an environment, take measures to damp-proof the circuit board, such as by coating.
- When coating the circuit board, use material that does not cause capacitance or leakage between the XT1 and XT2 pins.

[^0](2) System clock control register (CKC)

This register is used to select a CPU/peripheral hardware clock and a main system clock. The CKC register can be set by a 1-bit or 8 -bit memory manipulation instruction.
Reset signal generation sets this register to 00 H .

Figure 5-4. Format of System Clock Control Register (CKC)

| Address: | H | et: 0 | $N^{\text {Note }}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | <7> | <6> | <5> | <4> | 3 | 2 | 1 | 0 |
| CKC | CLS | CSS | MCS | MCMO | 0 | 0 | 0 | 0 |


| CLS | Status of CPU/peripheral hardware clock (fcLk) |
| :---: | :--- |
| 0 | Main system clock (fmain) |
| 1 | Subsystem clock (fsub) |


| CSS | Selection of CPU/peripheral hardware clock (fcLk) |
| :---: | :--- |
| 0 | Main system clock (fmain) |
| 1 | Subsystem clock (fsub) |


| MCS | Status of Main system clock (fmain) |
| :---: | :--- |
| 0 | High-speed on-chip oscillator clock ( $\mathrm{f}_{\mathrm{IH}}$ ) |
| 1 | High-speed system clock ( fmx ) |


| MCM0 | Main system clock (fMAIN) operation control |
| :---: | :--- |
| 0 | Selects the high-speed on-chip oscillator clock (fiH) as the main system clock (f fMAIN ) |
| 1 | Selects the high-speed system clock (fMx) as the main system clock (fmAIN) |

Notes 1. Bits 7 and 5 are read-only.
2. Changing the value of the MCMO bit is prohibited while the CSS bit is set to 1 .

Remark fiH: High-speed on-chip oscillator clock frequency
fmx: High-speed system clock frequency
fmain: Main system clock frequency
fsub: Subsystem clock frequency

Cautions 1. Be sure to set bits $\mathbf{3}$ to 0 of CKC to 0 .
2. The clock set by the CSS bit is supplied to the CPU and peripheral hardware. If the CPU clock is changed, therefore, the clock supplied to peripheral hardware (except the real-time clock, interval timer, clock output/buzzer output, and watchdog timer) is also changed at the same time. Consequently, stop each peripheral function when changing the CPU/peripheral hardware clock.
3. If the subsystem clock is used as the peripheral hardware clock, the operations of the A/D converter and IICA are not guaranteed. For the operating characteristics of the peripheral hardware, refer to the chapters describing the various peripheral hardware as well as CHAPTER 32 ELECTRICAL SPECIFICATIONS (J GRADE PRODUCT) and CHAPTER 33 ELECTRICAL SPECIFICATIONS (L GRADE PRODUCT).
(3) Clock operation status control register (CSC)

This register is used to control the operations of the high-speed system clock, high-speed on-chip oscillator clock, and subsystem clock (except the low-speed on-chip oscillator clock).
The CSC register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets this register to COH .

Figure 5-5. Format of Clock Operation Status Control Register (CSC)

| Address: FFFA1H After reset: COH |  |  | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | <7> | <6> | 5 | 4 | 3 | 2 | 1 | <0> |
| CSC | MSTOP | XTSTOP | 0 | 0 | 0 | 0 | 0 | HIOSTOP |
|  | MSTOP | High-speed system clock operation control |  |  |  |  |  |  |
|  |  | X1 oscillation mode |  | External clock input mode |  |  | Input port mode |  |
|  | 0 | X1 oscillator operating |  | External clock from EXCLK pin is valid |  |  | Input port |  |
|  | 1 | X1 oscillator stopped |  | External clock from EXCLK pin is invalid |  |  |  |  |


| XTSTOP | Subsystem clock operation control |  |
| :---: | :--- | :--- |
|  | XT1 oscillation mode | Input port mode |
| 0 | XT1 oscillator operating | Input port |
| 1 | XT1 oscillator stopped |  |


| HIOSTOP | High-speed on-chip oscillator clock operation control |
| :---: | :--- |
| 0 | High-speed on-chip oscillator operating |
| 1 | High-speed on-chip oscillator stopped |

Cautions 1. After reset release, set the clock operation mode control register (CMC) before setting the CSC register.
2. Set the oscillation stabilization time select register (OSTS) before setting the MSTOP bit to 0 after releasing reset. Note that if the OSTS register is being used with its default settings, the OSTS register is not required to be set here.
3. To start X1 oscillation as set by the MSTOP bit, check the oscillation stabilization time of the X1 clock by using the oscillation stabilization time counter status register (OSTC).
4. When starting XT1 oscillation by setting the XSTOP bit to 0 , wait for oscillation of the subsystem clock to stabilize by setting a wait time using software.
5. Do not stop the clock selected for the CPU peripheral hardware clock (fcık) with the CSC register.
6. The setting of the flags of the register to stop clock oscillation (invalidate the external clock input) and the condition before clock oscillation is to be stopped are as Table 5-2.

Table 5-2. Condition Before Stopping Clock Oscillation and Flag Setting

| Clock | Condition Before Stopping Clock (Invalidating External Clock Input) | Setting of CSC Register Flags |
| :---: | :---: | :---: |
| X1 clock | CPU and peripheral hardware clocks operate with a clock other than the high-speed system clock. <br> (CLS = 0 and MCS $=0$, or CLS = 1) | MSTOP = 1 |
| External main system clock |  |  |
| XT1 clock | CPU and peripheral hardware clocks operate with a clock other than the subsystem clock. $(C L S=0)$ | XTSTOP = 1 |
| High-speed on-chip oscillator clock | CPU and peripheral hardware clocks operate with a clock other than the high-speed on-chip oscillator clock. <br> (CLS $=0$ and MCS $=1$, or CLS = 1) | HIOSTOP = 1 |

## (4) Oscillation stabilization time counter status register (OSTC)

This is the register that indicates the count status of the X1 clock oscillation stabilization time counter.
The X1 clock oscillation stabilization time can be checked in the following case,

- If the X1 clock starts oscillation while the high-speed on-chip oscillator clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock with the X1 clock oscillating.

The OSTC register can be read by a 1-bit or 8-bit memory manipulation instruction.
When reset signal is generated, the STOP instruction and MSTOP (bit 7 of clock operation status control register $(C S C))=1$ clear the OSTC register to 00 H .

Remark The oscillation stabilization time counter starts counting in the following cases.

- When oscillation of the X1 clock starts (EXCLK, OSCSEL $=0,1 \rightarrow$ MSTOP $=0$ )
- When the STOP mode is released

Figure 5-6. Format of Oscillation Stabilization Time Counter Status Register (OSTC)


Cautions 1. After the above time has elapsed, the bits are set to 1 in order from the MOST8 bit and remain 1.
2. The oscillation stabilization time counter counts up to the oscillation stabilization time set by the oscillation stabilization time select register (OSTS).
In the following cases, set the oscillation stabilization time of the OSTS register to the value greater than the count value which is to be checked by the OSTC register.

- If the X1 clock starts oscillation while the high-speed on-chip oscillator clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock with the X1 clock oscillating.
(Note, therefore, that only the status up to the oscillation stabilization time set by the OSTS register is set to the OSTC register after the STOP mode is released.)

3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).


Remark fx: X1 clock oscillation frequency
(5) Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization wait time when the STOP mode is released.
When the X1 clock is selected as the CPU clock, the operation automatically waits for the time set using the OSTS register after the STOP mode is released.
When the high-speed on-chip oscillator clock is selected as the CPU clock, confirm with the oscillation stabilization time counter status register (OSTC) that the desired oscillation stabilization time has elapsed after the STOP mode is released. The oscillation stabilization time can be checked up to the time set using the OSTC register.
The OSTS register can be set by an 8-bit memory manipulation instruction.
Reset signal generation sets the OSTS register to 07H.

Figure 5-7. Format of Oscillation Stabilization Time Select Register (OSTS)

| Address: |  | eset: 07H | R/W |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 10 |
| OSTS | 0 | 0 | 0 | 0 | 0 | OSTS2 | OSTS1 |
|  | OSTS2 | OSTS1 | OSTSO |  | ill | on stabilization ti | selection |
|  | OSTS2 | OSTS1 | OSTSO |  |  | $\mathrm{fx}_{\mathrm{x}}=10 \mathrm{MHz}$ | $\mathrm{fx}_{\mathrm{x}}=20 \mathrm{MHz}$ |
|  | 0 | 0 | 0 | $2^{8} / \mathrm{fx}$ |  | $25.6 \mu \mathrm{~s}$ | Setting prohibited |
|  | 0 | 0 | 1 | $2^{9} / \mathrm{fx}$ |  | $51.2 \mu \mathrm{~s}$ | $25.6 \mu \mathrm{~s}$ |
|  | 0 | 1 | 0 | $2^{10} / \mathrm{fx}$ |  | $102.4 \mu \mathrm{~s}$ | $51.2 \mu \mathrm{~s}$ |
|  | 0 | 1 | 1 | $2^{11} / \mathrm{fx}$ |  | $204.8 \mu \mathrm{~s}$ | $102.4 \mu \mathrm{~s}$ |
|  | 1 | 0 | 0 | $2^{13} / \mathrm{fx}$ |  | $819.2 \mu \mathrm{~s}$ | $409.6 \mu \mathrm{~s}$ |
|  | 1 | 0 | 1 | $2^{15} / \mathrm{fx}$ |  | 3.27 ms | 1.64 ms |
|  | 1 | 1 | 0 | $2^{17} / \mathrm{fx}$ |  | 13.11 ms | 6.55 ms |
|  | 1 | 1 | 1 | $2^{18} / \mathrm{fx}$ |  | 26.21 ms | 13.11 ms |

Cautions 1. To set the STOP mode when the X1 clock is used as the CPU clock, set the OSTS register before executing the STOP instruction.
2. Change the setting of the OSTS register before setting the MSTOP bit of the clock operation status control register (CSC) to 0 .
3. Do not change the value of the OSTS register during the X1 clock oscillation stabilization time.
4. The oscillation stabilization time counter counts up to the oscillation stabilization time set by the OSTS register.
In the following cases, set the oscillation stabilization time of the OSTS register to the value greater than the count value which is to be checked by the OSTC register after the oscillation starts.

- If the X1 clock starts oscillation while the high-speed on-chip oscillator clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock with the X1 clock oscillating. (Note, therefore, that only the status up to the oscillation stabilization time set by the OSTS register is set to the OSTC register after the STOP mode is released.)

5. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).


Remark fx: X1 clock oscillation frequency
(6) Peripheral enable registers 0, 1 (PER0, PER1)

These registers are used to enable or disable supplying the clock to the peripheral hardware. Clock supply to the hardware that is not used is also stopped so as to decrease the power consumption and noise.
To use the peripheral functions below, which are controlled by this register, set (1) the bit corresponding to each function before specifying the initial settings of the peripheral functions.

- Real-time clock, interval timer
- LIN-UART1
- LIN-UARTO
- Serial array unit 1
- Serial array unit 0
- Timer array unit 2
- Timer array unit 1
- Timer array unit 0
- A/D converter
- Sound generator
- Stepper motor controller/driver
- LCD bus controller (128-pin products only)

The PER0 and PER1 registers can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears these registers to 00 H .

Figure 5-8. Format of Peripheral Enable Registers 0, 1 (PERO, PER1) (1/3)

| Address: F00FOH After reset: 00 H |  |  | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> |
| PER0 | RTCEN | LIN1EN | LIN0EN | SAU1EN | SAU0EN | TAU2EN | TAU1EN | TAU0EN |

Address: F00F1H After reset: 00 H R/W: Bits 0 to 3 and 6 (Read Only)


| RTCEN | Control of real-time clock (RTC) and interval timer input clock supply |
| :---: | :--- |
| 0 | Stops input clock supply. <br> - SFR used by the real-time clock (RTC) and interval timer cannot be written. <br> - The real-time clock (RTC) and interval timer are in the reset status. |
| 1 | Enables input clock supply. <br> - SFR used by the real-time clock (RTC) and interval timer can be read and written. |


| LIN1EN | Control of serial interface LIN-UART1 input clock supply |
| :---: | :--- |
| 0 | Stops input clock supply. <br> • SFR used by LIN-UART1 cannot be written. <br> • LIN-UART1 is in the reset status. |
| 1 | Supplies input clock. <br> - SFR used by LIN-UART1 can be read and written. |

Figure 5-8. Format of Peripheral Enable Registers 0, 1 (PER0, PER1) (2/3)

| Address: | H Af | et: 00 H | W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> |
| PER0 | RTCEN | LIN1EN | LIN0EN | SAU1EN | SAU0EN | TAU2EN | TAU1EN | TAU0EN |

Address: F00F1H After reset: 00 H R/W: Bits 0 to 3 and 6 (Read Only)

| Symbol | $<7>$ |  | $<6>$ | $<5>$ | $<4>$ | $<3>$ | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PER1 | ADCEN | 0 | MTRCEN | SGEN | LBEN | 0 | 0 | 0 |  |
|  |  |  |  |  |  |  |  |  |  |


| LINOEN | Control of LIN-UARTO converter input clock supply |
| :---: | :--- |
| 0 | Stops input clock supply. <br> • SFR used by LIN-UART0 cannot be written. <br> $\bullet$ LIN-UARTO is in the reset status. |
| 1 | Supplies input clock. <br> • SFR used by LIN-UART0 can be read and written. |


| SAU1EN | Control of serial array unit 1 input clock supply |
| :---: | :--- |
| 0 | Stops input clock supply. <br> - SFR used by the serial array unit 1 cannot be written. <br> - The serial array unit 1 is in the reset status. |
| 1 | Enables input clock supply. <br> - SFR used by the serial array unit 1 can be read and written. |


| SAU0EN | Control of serial array unit 0 input clock supply |
| :---: | :--- |
| 0 | Stops input clock supply. <br> - SFR used by the serial array unit 0 cannot be written. <br> - The serial array unit 0 is in the reset status. |
| 1 | Enables input clock supply. <br> - SFR used by the serial array unit 0 can be read and written. |


| TAU2EN | Control of serial array unit 2 input clock supply |
| :---: | :--- |
| 0 | Stops input clock supply. <br> $\bullet$ SFR used by timer array unit 2 cannot be written. <br> $\bullet$ Timer array unit 2 is in the reset status. |
| 1 | Enables input clock supply. <br> $\bullet$ - SFR used by timer array unit 2 can be read and written. |


| TAU1EN | Control of timer array unit 1 input clock supply |
| :---: | :--- |
| 0 | Stops input clock supply. <br> - SFR used by timer array unit 1 cannot be written. <br> - Timer array unit 1 is in the reset status. |
| 1 | Enables input clock supply. <br> - SFR used by timer array unit 1 can be read and written. |

Figure 5-8. Format of Peripheral Enable Registers 0, 1 (PER0, PER1) (3/3)

| Address: F00FOH After reset: 00 H |  |  | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> |
| PER0 | RTCEN | LIN1EN | LINOEN | SAU1EN | SAU0EN | TAU2EN | TAU1EN | TAU0EN |


| Address: F00F1H After reset: 00 H |  |  | R/W (Note: Bits 0 to 3 and 6 are Read Only) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | <7> | <6> | <5> | <4> | <3> | 2 | 1 | 0 |
| PER1 | ADCEN | 0 | MTRCEN | SGEN | LBEN | 0 | 0 | 0 |


| TAU0EN | Control of timer array unit 0 input clock supply |
| :---: | :--- |
| 0 | Stops input clock supply. <br> • SFR used by timer array unit 0 cannot be written. <br> - Timer array unit 0 is in the reset status. |
| 1 | Enables input clock supply. <br> - SFR used by timer array unit 0 can be read and written. |


| ADCEN | Control of A/D converter clock supply |
| :---: | :--- |
| 0 | Stops input clock supply. <br> - SFR used by the A/D converter cannot be written. <br> - The A/D converter is in the reset status. |
| 1 | Supplies input clock. <br> - SFR used by the A/D converter can be read and written. |


| MTRCEN | Control of stepper motor controller/driver clock supply |
| :---: | :--- |
| 0 | Stops input clock supply. <br> - SFR used by the stepper motor controller/driver cannot be written. <br> - The stepper motor controller/driver is in the reset status. |
| 1 | Supplies input clock. <br> - SFR used by stepper motor controller/driver can be read and written. |


| SGEN | Control of sound generator clock supply |
| :---: | :--- |
| 0 | Stops input clock supply. <br> $\bullet$ <br> • SFR used by the sound generator cannot be written. |
| 1 | Supplies input clock. <br> - SFR used by sound generator can be read and written. |


| LBEN | Control of LCD bus controller clock supply |
| :---: | :--- |
| 0 | Stops input clock supply. <br> - SFR used by the LCD bus controller cannot be written. <br> $\bullet$ - The LCD bus controller is in the reset status. |
| 1 | Supplies input clock. <br> • SFR used by LCD bus controller can be read and written. |

## (7) Operation speed mode control register (OSMC)

This register is used to reduce power consumption by stopping unnecessary clock functions.
If the RTCLPC bit is set to 1 , power consumption can be reduced, because clock supply to the peripheral functions, except the real-time clock and interval timer, is stopped in STOP mode or HALT mode while subsystem clock is selected as CPU clock. Set bit 7 (RTCEN) of peripheral enable registers 0 (PERO) to 1 before this setting.
In addition, the OSMC register can be used to select the operation clock of the real-time clock and interval timer. The OSMC register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 5-9. Format of Operation Speed Mode Control Register (OSMC)

| Address: FOOF3H After reset: 00 H R/W |
| :--- |
| Symbol |
| S |
| O |
| OSMC | RTCLPC


| RTCLPC | Setting in STOP mode or HALT mode while subsystem clock is selected as CPU clock |
| :---: | :--- |
| 0 | Enables supply of subsystem clock to peripheral functions <br> (See Table 22-1 for peripheral functions whose operations are enabled.) |
| 1 | Stops supply of subsystem clock to peripheral functions other than real-time clock and <br> interval timer. |


| WUTMMCKO | Selection of operation clock for real-time clock and interval timer. |
| :---: | :--- |
| 0 | Other than fiL |
| 1 | Low-speed on-chip oscillator clock (fiL) |

(8) High-speed on-chip oscillator trimming register (HIOTRM)

This register is used to adjust the accuracy of the high-speed on-chip oscillator.
With self-measurement of the high-speed on-chip oscillator frequency via a timer using high-accuracy external clock input (timer array unit), and so on, the accuracy can be adjusted.
The HIOTRM register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to default value (undefined).

Cautions 1. The frequency will vary if the temperature and VDD pin voltage change after accuracy adjustment. When the temperature and VDD voltage change, accuracy adjustment must be executed regularly or before the frequency accuracy is required.
2. The optimized value is set by each chip, therefore keep this value unchanged.

Figure 5-10. Format of High-speed on-chip oscillator Trimming Register (HIOTRM)

Address: FOOAOH After reset: undefined R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIOTRM | 0 | 0 | HIOTRM5 | HIOTRM4 | HIOTRM3 | HIOTRM2 | HIOTRM1 | HIOTRM0 |
|  |  |  |  |  |  |  |  |  |


| HIOTRM5 | HIOTRM4 | HIOTRM3 | HIOTRM2 | HIOTRM1 | HIOTRM0 | High-speed on-chip <br> oscillator |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | Minimum speed |
| 0 | 0 | 0 | 0 | 0 | 1 | $\Delta$ |
| 0 | 0 | 0 | 0 | 1 | 0 |  |
| 0 | 0 | 0 | 0 | 1 | 1 |  |
| 0 | 0 | 0 | 1 | 0 | 0 |  |

## (9) PLL control register (PLLCTL)

Figure 5-11. Format of PLL Control Register (PLLCTL)

| Address: F0129H After reset: 00 |  |  | R/W (Note: Bits 1, 3 and 5 are Read Only) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | $5 \quad 4$ | 3 | 2 | 1 | 0 |
| PLLCTL | LCKSEL1 | LCKSEL0 | 0 PLLDIV0 | 0 | SELPLL | 0 | PLLON |
|  | LCKSEL1 | LCKSEL0 | Lockup wait counter setting value |  | Note |  |  |
|  | 0 | 0 | $2^{7} / f_{\text {main }}$ |  | Should be selected $40 \mu$ s or more (PLL lock time target is $40 \mu \mathrm{~s}$ ) |  |  |
|  | 0 | 1 | $2^{8} / f_{\text {main }}$ (recommended selection of 4 MHz input) |  |  |  |  |
|  | 1 | 0 | $2^{9} /$ f.maln $^{\text {mecommended selection of } 8 \mathrm{MHz}}$ input) |  |  |  |  |
|  | 1 | 1 | Setting prohibited |  |  |  |  |


| PLLDIV0 |  | PLL output clock (fpLo) division selection |
| :---: | :--- | :--- |
| 0 | When $f_{\text {MAIN }}=4 \mathrm{MHz}$ |  |
| 1 | When $\mathrm{f}_{\text {MAIN }}=8 \mathrm{MHz}$ |  |


| SELPLL |  | Clock mode selection |
| :---: | :--- | :--- |
| 0 | Clock through mode (f $\left.\mathrm{f}_{\text {мА }}\right)$ |  |
| 1 | PLL Clock select mode $\left(\mathrm{f}_{\text {PLL }}\right)$ |  |


| PLLON | PLL operation control |
| :---: | :--- |
| 0 | Stop PLL |
| 1 | Operates PLL (A lockup wait time is required after the PLL starts operating, so that the <br> frequency stabilizes.) |

Note SELPLL setting is only possible when PLLON $=1$ and LOCK $=1$. SELPLL is cleared when either PLLON or LOCK is " 0 ". When PLLON $=1$, changing of PLLDIVO is prohibited. When PLLON = 1 , changing of fMAIN is prohibited.

Table 5-3. PLL Input/Output Clock Control

| Option byte | PLL control register | User input frequency | SELPLLS = 1 <br> frequency selection | PLL |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPTPLL | PLLDIVO |  |  | Multiplication ratio(nr/pr) | Generate frequency |
| 0 | 0 | 4 MHz | 32 MHz | 8 | 32 MHz |
| 1 | 0 | 4 MHz | 24 MHz | 6 | 24 MHz |
| 0 | 1 | 8 MHz | 32 MHz | 4 | 32 MHz |
| 1 | 1 | 8 MHz | 24 MHz | 3 | 24 MHz |

Setting value of PLLDIV0 must be related with input frequency. See above table.
The PLL multiplication number ( x 12 or x 16 ) is set by using bit 5 (OPTPLL) of the option byte ( 000 C 2 H ). See CHAPTER 28
OPTION BYTE for details.

## (10) PLL status register (PLLSTS)

Figure 5-12. Format of PLL Status Register (PLLSTS)

## Address: F0128H After reset: 00H R

| Symbol <br> PLLSTS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LOCK | 0 | 0 | 0 | SELPLLS | 0 | 0 | 0 |


| LOCK $^{\text {Note }}$ |  |
| :---: | :--- |
| 0 | Unlocked state |
| 1 | Locked state |

Note This is set (1) when the lockup wait counter overflows.

| SELPLLS |  | State of the clock mode |
| :---: | :--- | :--- |
| 0 | Clock through mode $\left(\mathrm{f}_{\text {MAIN }}\right)$ |  |
| 1 | PLL clock select mode $\left(\mathrm{f}_{\mathrm{PLL}}\right)$ |  |

## (11) FMP clock selection division register (MDIV)

Figure 5-13. Format of FMP Clock Selection Division Register (MDIV)

| Address: <br> Symbol <br> MDIV | 8 H After reset: $00 \mathrm{H} \mathrm{R} / \mathrm{W}^{\text {Note1 }}$ |  |  |  |  | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 |  |  |  |
|  | 0 | 0 | 0 | 0 | 0 | MDIV2 | MDIV1 | MDIV0 |
|  | MDIV2 | MDIV1 | MDIV0 | Division of PLL clock (fmp) |  |  |  |  |
|  | 0 | 0 | 0 | fup (default) |  |  |  |  |
|  | 0 | 0 | 1 | $\mathrm{fmp}^{\text {/2 }}$ |  |  |  |  |
|  | 0 | 1 | 0 | $\mathrm{fmp}^{\text {/ }} 2^{2}$ |  |  |  |  |
|  | 0 | 1 | 1 | fmp/2 ${ }^{3}$ |  |  |  |  |
|  | 1 | 0 | 0 | fmp/2 ${ }^{4}$ |  |  |  |  |
|  | 1 | 0 | 1 | fmp/2 $2^{\text {S } \text { Note } 2}$ |  |  |  |  |
|  | Other than the above |  |  | Setting prohibited |  |  |  |  |

Notes 1. Bits 7 to 3 must be set to 0 .
2. Setting prohibited if fPLL $<4 \mathrm{MHz}$.

## (12) Peripheral Clock select register (PCKSEL)

Figure 5-14. Format of Peripheral Clock select register (PCKSEL)

Address: F00F2H After reset: $00 \mathrm{H} @ R / W$ (Note: Bits 1,2 and 7 are Read Only)

| Symbol | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCKSEL | 0 | CAN MCKE1 | $\begin{gathered} \text { CAN } \\ \text { MCK1 } \end{gathered}$ | CAN MCKEO | $\begin{aligned} & \text { CAN } \\ & \text { MCKO } \end{aligned}$ | 0 | 0 | SGCLK SEL |


| CANMCKE1 | Supply/stop control of clock (bus \& operation) of aFCAN unit1 |
| :---: | :--- |
| 0 | Stops supplying clock (bus \& operation) of aFCAN unit1 |
| 1 | Supplies clock (bus \& operation) of aFCAN unit1 |


| CANMCK1 | Input clock (operation) supply selection of aFCAN unit1 |
| :---: | :--- |
| 0 | $\mathrm{f}_{\text {MAIN }}$ is supplied |
| 1 | $\mathrm{f}_{\text {MP }}$ is supplied |


| CANMCKE0 | Supplies/stops control of clock (bus \& operation) of aFCAN unit0 |
| :---: | :--- |
| 0 | Stops supplying clock (bus \& operation) of aFCAN unit0 |
| 1 | Supplies clock (bus \& operation) of aFCAN unit0 |


| CANMCK0 | Input clock (operation) supply selection of aFCAN unit0 |
| :---: | :--- |
| 0 | $\mathrm{f}_{\text {main }}$ is supplied |
| 1 | $\mathrm{f}_{\text {MP }}$ is supplied |


| SGCLKSEL | Clock (operation) source supply selection of Sound Generator |
| :---: | :--- |
| 0 | $\mathrm{f}_{\mathrm{CLK}}$ is supplied |
| 1 | $\mathrm{f}_{\mathrm{CLK}} / 2$ is supplied |

### 5.4 Clock monitor (CLM)

The clock monitor uses the low-speed on-chip oscillator to sample the main system clock (fmain) and PLL clock(fpLL). If oscillation of the main system clock stops, a reset request signal (RESFCLM) is generated. If the PLL clock stops, an interrupt request signal (INTCLM) is generated. Up to 4 clocks of fiL is necessary to detect stop of Main OSC/PLL. After detection, reset/interrupt request will immediately occurs.

When CLM macro monitors PLL clock (fpL) and PLL clock stops, clock through is selected (original clock to PLL input), but the FF/flag of SELPLL/SELPLLS itself is not cleared, so it is necessary to reset chip before select PLL clock again.

Table 5-4. Clock Monitor Operation Conditions

| Condition |  |  | Optionbyte | Clock monitor operation |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{fcık}=\mathrm{fsub}$ |  |  | - | Stop |
| $\mathrm{fcıu}=\mathrm{fmp}_{\text {m }} 2^{N}$ | $\mathrm{f}_{1}$ Stop |  | - | Stop |
|  | flı Operation | STOP mode | - | Stop |
|  |  | During oscillation stabilization after MCM0 setting | - | Stop |
|  |  | Other than the above | CLKMB=1 | Stop |
|  |  |  | CLKMB=0 | Operation |

As described in above table, fiL must be operated to activate CLM.
fil operation is controled by the combination of below factor.

- WDSTBYON option byte
- WDTON option byte
- WUTMMCKO bit
- Chip status (RUN/HALT/STOP/SNOOZE)

Please refer to the description of "Clock tree" for detail.

### 5.5 System Clock Oscillator

### 5.5.1 X1 oscillator

The X1 oscillator oscillates with a crystal resonator or ceramic resonator ( 1 to 20 MHz ) connected to the X 1 and X 2 pins.

An external clock can also be input. In this case, input the clock signal to the EXCLK pin.
To use the X 1 oscillator, set bits 7 and 6 (EXCLK, OSCSEL) of the clock operation mode control register (CMC) as follows.

- Crystal or ceramic oscillation: EXCLK, OSCSEL = 0, 1
- External clock input: EXCLK, OSCSEL = 1, 1

When the X 1 oscillator is not used, set the input port mode (EXCLK, OSCSEL $=0,0$ ).
When the pins are not used as input port pins, either, see Chapter 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins.

Figure 5-16 shows an example of the external circuit of the X 1 oscillator.

Figure 5-15. Example of External Circuit of X1 Oscillator
(a) Crystal or ceramic oscillation

or
ceramic resonator

Cautions are listed on the next page.

### 5.5.2 XT1 oscillator

The XT1 oscillator oscillates with a crystal resonator (standard: 32.768 kHz ) connected to the XT1 and XT2 pins.
To use the XT1 oscillator, set bit 4 (OSCSELS) of the clock operation mode control register (CMC) to 1.

- Crystal or ceramic oscillation: OSCSELS = 1

When the XT1 oscillator is not used, set the input port mode (OSCSELS = 0).
When the pins are not used as input port pins, either, see Chapter 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins.

Figure 5-17 shows an example of the external circuit of the XT1 oscillator.

Figure 5-16. Example of External Circuit of XT1 Oscillator
(a) Crystal or ceramic oscillation


Caution 1. When using the X1 oscillator and XT1 oscillator, wire as follows in the area enclosed by the broken lines in the Figures 5-16 and 5-17 to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

The XT1 oscillator is a circuit with low amplification in order to achieve low-power consumption. Note the following points when designing the circuit.

- Pins and circuit boards include parasitic capacitance. Therefore, perform oscillation evaluation using a circuit board to be actually used and confirm that there are no problems.
- Make the wiring between the XT1 and XT2 pins and the resonators as short as possible, and minimize the parasitic capacitance and wiring resistance. Note this particularly when the ultralow power consumption oscillation (AMPHS1, AMPHSO =1, 0 ) is selected.
- Configure the circuit of the circuit board, using material with little wiring resistance.
- Place a ground pattern that has the same potential as Vss as much as possible near the XT1 oscillator.
- Be sure that the signal lines between the XT1 and XT2 pins, and the resonators do not cross with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- The impedance between the XT1 and XT2 pins may drop and oscillation may be disturbed due to moisture absorption of the circuit board in a high-humidity environment or dew condensation on the board. When using the circuit board in such an environment, take measures to damp-proof the circuit board, such as by coating.
- When coating the circuit board, use material that does not cause capacitance or leakage between the XT1 and XT2 pins.

Figure 5-17 shows examples of incorrect resonator connection.

Figure 5-17. Examples of Incorrect Resonator Connection (1/2)

(c) The X1 and X 2 signal line wires cross.

(d) A power supply/GND pattern exists under the X1 and X2 wires.


Note Do not place a power supply/GND pattern under the wiring section (section indicated by a broken line in the figure) of the X1 and X2 pins and the resonators in a multi-layer board or double-sided board.
Do not configure a layout that will cause capacitance elements and affect the oscillation characteristics.

Remark When using the subsystem clock, replace X 1 and X 2 with XT 1 and XT 2 , respectively. Also, insert resistors in series on the XT2 side.

Figure 5-17. Examples of Incorrect Resonator Connection (2/2)
(e) Wiring near high alternating current

(g) Signals are fetched

(f) Current flowing through ground line of oscillator (potential at points A, B, and C fluctuates)


Caution
When X2 and XT1 are wired in parallel, the crosstalk noise of X2 may increase with XT1, resulting in malfunctioning.

Remark When using the subsystem clock, replace X 1 and X 2 with XT 1 and XT 2 , respectively. Also, insert resistors in series on the XT2 side.

### 5.5.3 High-speed on-chip oscillator

The high-speed on-chip oscillator is incorporated in the RL78/D1A. The frequency can be selected from among 32, 24, $16,12,8,4$, or 1 MHz by using the option byte ( 000 C 2 H ). Oscillation can be controlled by bit 0 (HIOSTOP) of the clock operation status control register (CSC). The high-speed on-chip oscillator automatically starts oscillating after reset release.

### 5.5.4 Low-speed on-chip oscillator

The low-speed on-chip oscillator is incorporated in the RL78/D1A.
The low-speed on-chip oscillator clock is used only as the watchdog timer, real-time clock, and interval timer clock. The low-speed on-chip oscillator clock cannot be used as the CPU clock.

This clock operates when bit 4 (WDTON) of the option byte ( 000 COH ), bit 4 (WUTMMCKO) of the operation speed mode control register (OSMC), or both are set to 1 .

Unless the watchdog timer is stopped and WUTMMCKO is a value other than zero, oscillation of the low-speed on-chip oscillator continues. While the watchdog timer operates, the low-speed on-chip oscillator clock does not stop even if the program freezes.

### 5.6 Clock Generator Operation

The clock generator generates the following clocks and controls the operation modes of the CPU, such as standby mode (see Figure 5-1).

- Main system clock fmain
- High-speed system clock fmx

X1 clock fx
External main system clock fex

- High-speed on-chip oscillator clock fiн
- Subsystem clock fsub
- XT1 clock fxt
- Low-speed on-chip oscillator clock fil
- CPU/peripheral hardware clock fcLk

The CPU starts operation when the high-speed on-chip oscillator starts outputting after a reset release in the RL78/D1A. When the power supply voltage is turned on, the clock generator operation is shown in Figure 5-19.

Figure 5-18. Clock Generator Operation When Power Supply Voltage Is Turned On

<1> When the power is turned on, an internal reset signal is generated by the power-on-reset (POR) circuit.
<2> When the power supply voltage exceeds 1.51 V (TYP.), the reset is released and the high-speed on-chip oscillator automatically starts oscillation.
$<3>$ The CPU starts operation on the high-speed on-chip oscillator clock after a reset processing such as waiting for the voltage of the power supply or regulator to stabilize has been performed after reset release.
<4> Set the start of oscillation of the X1 or XT1 clock via software (see 5.7.2 Example of setting X1 oscillation clock and 5.7.3 Example of setting XT1 oscillation clock).
<5> When switching the CPU clock to the X1 or XT1 clock, wait for the clock oscillation to stabilize, and then set switching via software (see 5.7.2 Example of setting X1 oscillation clock and 5.7.3 Example of setting XT1 oscillation clock).

Notes 1. The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed onchip oscillator clock.
2. When releasing a reset, confirm the oscillation stabilization time for the X 1 clock using the oscillation stabilization time counter status register (OSTC).
3. Reset processing time: 497 to $720 \mu \mathrm{~s}$ (When LVD is used)

Caution It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK pin is used.

### 5.7 Controlling Clock

### 5.7.1 Example of controlling high-speed on-chip oscillator

After a reset release, the CPU/peripheral hardware clock (fclk) always starts operating with the high-speed on-chip oscillator clock. The frequency of the high-speed on-chip oscillator can be selected from $32,24,16,8$, and 4 MHz by using FRQSEL0 to FRQSEL3 of the option byte $(000 \mathrm{C} 2 \mathrm{H})$.
[Option byte setting]
Address: 000C2H

| Option | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| byte | CMODE1 | CMODEO |  |  | FRQSEL3 | FRQSEL2 | FRQSEL1 | FRQSELO |
| (000C2H) | 1 | 1 | 1 | 0 | 0/1 | 0/1 | 0/1 | 0/1 |


| FRQSEL3 | FRQSEL2 | FRQSEL1 | FRQSEL0 | Frequency of the high-speed on-chip oscillator |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | 0 | 32 MHz |
| 0 | 0 | 0 | 0 | 24 MHz |
| 1 | 0 | 0 | 1 | 16 MHz |
| 1 | 0 | 1 | 0 | 8 MHz |
| 1 | 0 | 1 | 1 | 4 MHz |
| Other than the above |  |  |  |  |

### 5.7.2 Example of controlling X1 oscillation clock

After a reset release, the CPU/peripheral hardware clock (fcLк) always starts operating with the high-speed on-chip oscillator clock. To subsequently change the clock to the X1 oscillation clock, set the oscillator and start oscillation by using the oscillation stabilization time select register (OSTS) and clock operation mode control register (CMC) and clock operation status control register (CSC) and wait for oscillation to stabilize by using the oscillation stabilization time counter status register (OSTC). After the oscillation stabilizes, set the X1 oscillation clock to fclk by using the system clock control register (CKC).
[Register settings] Set the register in the order of $<1>$ to $<5>$ below.
$<1>$ Set (1) the OSCSEL bit of the CMC register, except for the cases where $\mathrm{fx}>10 \mathrm{MHz}$, in such cases set (1) the AMPH bit, to operate the X1 oscillator.

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMC | EXCLK | OSCSEL |  | OSCSELS |  | AMPHS1 | AMPHSO | AMPH |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |

AMPH bit: Set this bit to 0 if the X 1 oscillation clock is 10 MHz or less.
<2> Using the OSTS register, select the oscillation stabilization time of the X1 oscillator at releasing of the STOP mode.
Example: Setting values when a wait of at least $102.4 \mu \mathrm{~s}$ is set based on a 10 MHz resonator.

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OSTS |  |  |  |  |  | OSTS2 | OSTS1 | OSTS0 |
| OSTS | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

<3> Clear (0) the MSTOP bit of the CSC register to start oscillating the X1 oscillator.

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SC | MSTOP | XTSTOP |  |  |  |  |  | HIOSTOP |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

<4> Use the OSTC register to wait for oscillation of the X1 oscillator to stabilize.
Example: Wait until the bits reach the following values when a wait of at least $102.4 \mu \mathrm{~s}$ is set based on a 10 MHz resonator.

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | MOST8 | MOST9 | MOST10 | MOST11 | MOST13 | MOST15 | MOST17 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  |

<5> Use the MCM0 bit of the CKC register to specify the X1 oscillation clock as the CPU/peripheral hardware clock.

CKC

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLS | CSS | MCS | MCMO |  |  |  |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

### 5.7.3 Example of controlling XT1 oscillation clock

After a reset release, the CPU/peripheral hardware clock (fcLк) always starts operating with the high-speed on-chip oscillator clock. To subsequently change the clock to the XT1 oscillation clock, set the oscillator and start oscillation by using the operation speed mode control register (OSMC), clock operation mode control register (CMC), and clock operation status control register (CSC), set the XT1 oscillation clock to fcLk by using the system clock control register (CKC).
[Register settings] Set the register in the order of $<1>$ to $<5>$ below.
$<1>$ To run only the real-time clock and interval timer on the subsystem clock (ultra-low current consumption) when in the STOP mode or sub-HALT mode, set the RTCLPC bit to 1.

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RTCLPC <br> $0 / 1$ | 0 |  | WUTMMCKO |  |  |  |  |

<2> Set (1) the OSCSELS bit of the CMC register to operate the XT1 oscillator.

| CMC | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | EXCLK | OSCSEL |  | OSCSELS |  | AMPHS1 | AMPHSO | AMPH |
|  | 0 | 0 | 0 | 1 | 0 | 0/1 | 0/1 | 0 |

AMPHS0 and AMPHS1 bits: These bits are used to specify the oscillation mode of the XT1 oscillator.
$<3>$ Clear (0) the XTSTOP bit of the CSC register to start oscillating the XT1 oscillator.

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSTOP | XTSTOP |  |  |  |  |  | HIOSTOP |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

<4> Use the timer function or another function to wait for oscillation of the subsystem clock to stabilize by using software.
<5> Use the CSS bit of the CKC register to specify the XT1 oscillation clock as the CPU/peripheral hardware clock.

CKC

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLS | CSS | MCS | MCMO |  |  |  |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

### 5.7.4 Example of controlling Peripheral clock

In this product, the unnecessary macro clock is stopped in the root for low power consumption and noise attenuation.
The special control registers are configured for the purpose.
Moreover, PCKSEL controls the selection and supply of the operation clock for the asynchronous macro CAN, but the clock selection bit of SG macro is also in this register, bit0 (SGCLKSEL) in order to save address resources.

| Peripheral enable register0 (PER0) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PERO | RTCEN | LIN1EN | LINOEN | SAU1EN | SAUOEN | TAU2EN | TAU1EN | TAUOEN |
| Reset init value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W (hardware) | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| R/W (user) | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Peripheral enable register1 (PER1) |  |  |  |  |  |  |  |  |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PER1 | ADCEN | 0 | MTRCEN | SGEN | LBEN | 0 | 0 | 0 |
| Reset init value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W (hardware) | R/W | R | R/W | R/W | R/W | R/W | R | R |
| R/W (user) | R/W | R | R/W | R/W | R/W | R/W | R | R |
| Peripheral clock select register (PCKSEL) |  |  |  |  |  |  |  |  |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PCKSEL | 0 | CAN MCKE1 | $\begin{aligned} & \text { CAN } \\ & \text { MCK1 } \end{aligned}$ | CAN <br> MCKE0 | $\begin{gathered} \text { CAN } \\ \text { MCKO } \end{gathered}$ | 0 | 0 | $\begin{gathered} \text { SGCLK } \\ \text { SEL } \end{gathered}$ |
| Reset init value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W (hardware) | R | R/W | R/W | R/W | R/W | R | R | R/W |
| R/W (user) | R | R/W | R/W | R/W | R/W | R | R | R/W |

Control contents of PERO, 1

| Bit value | Control contents |
| :---: | :--- |
| 0 | Stops the input clock supply to peripheral macro. <br> SFR of peripheral macro can't be written. (read possible) <br> Peripheral macro is in reset status. |
| 1 | Supplies the input clock to peripheral macro. <br> SFR of peripheral macro can be written. |

The LCD macro connects directly with $\mathrm{ff}_{\mathrm{LL}}, \mathrm{fsub}$, and $\mathrm{f}_{\text {main }}$, and becomes an asynchronization macro like CAN macro. Inside LCD macro, SCOC bit is used to control LCD sub clock, the low power consumption has been taken into account to LCD source clock division, so the chip peripheral clock control bit PER/PCKSEL is not configured for LCD macro.

Controlled by PERO, 1 registers

| Bit name | Control object |
| :---: | :--- |
| TAU0EN | Input clock (bus \& operation) supply of TAU unit0 (TM00-07) |
| TAU1EN | Input clock (bus \& operation) supply of TAU unit1 (TM10-17) |
| TAU2EN | Input clock (bus \& operation) supply of TAU unit2 (TM20-27) |
| SAU0EN | Input clock (bus \& operation) supply of SAU unit0 (CSI00,CSI01) |
| SAU1EN | Input clock (bus \& operation) supply of SAU unit1 (CSI10) |
| LIN0EN | Input clock (bus \& operation) supply of LIN-UART0 (UARTF0) |
| LIN1EN | Input clock (bus \& operation) supply of LIN-UART1 (UARTF1) |
| RTCEN | Input clock (bus) supply of RTC |
| ADCEN | Input clock (bus \& operation) supply of AD converter |
| SGEN | Input clock (bus \& operation) supply of SG |
| MTRCEN | Input clock (bus \& operation) supply of MTRC |
| LBEN | Input clock (bus \& operation) supply of LCD bus controller |

## Operation clock controlled by PCKSEL register

| Bit name | Controlled object |
| :---: | :--- |
| CANMCK0 | Input clock (operation) supply selection of aFCAN unit0 |
| CANMCKE0 | Supplies/stops control of clock (bus \& operation) of aFCAN unit0 |
| CANMCK1 | Input clock (operation) supply selection of aFCAN unit1 |
| CANMCKE1 | Supply/stop control of clock (bus \& operation) of aFCAN unit1 |
| SGCLKSEL | Clock (operation) source supply selection of Sound Generator |

Selection and supply control of aFCANO, 1 operation clock

| CANMCKE0/1 | CANMCK0/1 | Selection and supply of operation clock | Bus clock supply <br> (used for SFR access) |
| :---: | :---: | :--- | :--- |
| 0 | x | Clock supply stopped | Clock supply stopped <br> (SFR write is impossible) |
| 1 | 0 | $\mathrm{f}_{\text {MAIN }}$ is supplied | $\mathrm{f}_{\text {CLK }}$ is supplied <br> (SFR R/W is possible) |
| 1 | 1 | $\mathrm{f}_{\text {MP }}$ is supplied ${ }^{\text {Note }}$ | $\mathrm{f}_{\text {CLK }}$ is supplied <br> (SFR R/W is possible) |

Note Wake up interrupt can be generated during CAN sleep mode even if CANMCKEn=0.

SG clock source selection

| SGEN | SGCLKSEL | Selection of operation clock | Bus clock supply |
| :---: | :---: | :--- | :--- |
| 0 | x | Clock supply stopped | Clock supply stopped <br> (SFR write is impossible) |
| 1 | 0 | $\mathrm{f}_{\text {CLK }}$ is supplied | $\mathrm{f}_{\text {CLK }}$ is supplied <br> (SFR R/W is possible) |
| 1 | 1 | $\mathrm{f}_{\text {CLLK }} / 2$ is supplied | fCLK is supplied <br> (SFR R/W is possible) |

### 5.7.5 CPU clock status transition diagram

Figure 5-19 shows the CPU clock status transition diagram of this product.

Figure 5-19. CPU Clock Status Transition Diagram


Caution Transitions in the order of $(B) \rightarrow(D) \rightarrow(C)$ or $(C) \rightarrow(D) \rightarrow(B)$ are prohibited.

Table 5-5 shows transition of the CPU clock and examples of setting the SFR registers.

Table 5-5. CPU Clock Transition and SFR Register Setting Examples (1/6)
(1) CPU operating with high-speed on-chip oscillator clock (B) after reset release (A)

| Status Transition | SFR Register Setting |
| :--- | :--- |
| $(A) \rightarrow(B)$ | SFR registers do not have to be set (default status after reset release). |

Table 5-5. CPU Clock Transition and SFR Register Setting Examples (2/6)
(2) CPU operating with high-speed system clock (C) after reset release (A)
(The CPU operates with the high-speed on-chip oscillator clock immediately after a reset release (B).)

| Setting Flag of SFR Register <br> Status Transition | CMC Register ${ }^{\text {Note1 }}$ |  |  | OSTS <br> Register | CSC | OSTC Register | CKC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | EXCLK | OSCSEL | AMPH |  | MSTOP |  | мсмо |
| $\begin{aligned} & (\mathrm{A}) \rightarrow(\mathrm{B}) \rightarrow(\mathrm{C}) \\ & (\mathrm{X} 1 \text { clock: } 1 \mathrm{MHz} \leq \mathrm{fx} \leq 10 \mathrm{MHz}) \end{aligned}$ | 0 | 1 | 0 | Note 2 | 0 | Must be checked | 1 |
| $\begin{aligned} & (\mathrm{A}) \rightarrow(\mathrm{B}) \rightarrow(\mathrm{C}) \\ & (\mathrm{X} 1 \text { clock: } 10 \mathrm{MHz}<\mathrm{fx} \leq 20 \mathrm{MHz}) \end{aligned}$ | 0 | 1 | 1 | Note 2 | 0 | Must be checked | 1 |
| $(\mathrm{A}) \rightarrow(\mathrm{B}) \rightarrow(\mathrm{C})$ <br> (external main clock) | 1 | 1 | $\times$ | Note 2 | 0 | Must not be checked | 1 |

Note 1. The clock operation mode control register (CMC) can be written only once by an 8-bit memory manipulation instruction after reset release.
2. Set the oscillation stabilization time as follows.

- Desired the oscillation stabilization time counter status register (OSTC) oscillation stabilization time $\leq$ Oscillation stabilization time set by the oscillation stabilization time select register (OSTS)

Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 33 ELECTRICAL SPECIFICATIONS (J GRADE PRODUCT) and CHAPTER 34 ELECTRICAL SPECIFICATIONS (L GRADE PRODUCT).
(3) CPU operating with subsystem clock (D) after reset release (A)
(The CPU operates with the high-speed on-chip oscillator clock immediately after a reset release (B).)

| Status Transition $\quad$ Setting Flag of SFR Register | CMC Register ${ }^{\text {Note }}$ |  |  | CSC <br> Register | Waiting for Oscillation <br> Stabilization | CKC <br> Register |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | OSCSELS | AMPHS1 | AMPHSO | XTSTOP |  | CSS |
| $(\mathrm{A}) \rightarrow(\mathrm{B}) \rightarrow(\mathrm{D})$ <br> (XT1 clock) | 1 | 0/1 | 0/1 | 0 | Necessary | 1 |
| $\text { (A) } \rightarrow \text { (B) } \rightarrow \text { (D) }$ <br> (external sub clock) | 1 | $\times$ | $\times$ | 0 | Necessary | 1 |

Note The clock operation mode control register (CMC) can be written only once by an 8-bit memory manipulation instruction after reset release.

Remarks 1. $x$ : don't care
2. (A) to $(J)$ in Table 5-5 correspond to $(A)$ to $(J)$ in Figure 5-20.

Table 5-5. CPU Clock Transition and SFR Register Setting Examples (3/6)
(4) CPU clock changing from high-speed on-chip oscillator clock (B) to high-speed system clock (C)


Notes 1. The clock operation mode control register (CMC) can be changed only once after reset release. This setting is not necessary if it has already been set.
2. Set the oscillation stabilization time as follows.

- Desired the oscillation stabilization time counter status register (OSTC) oscillation stabilization time $\leq$ Oscillation stabilization time set by the oscillation stabilization time select register (OSTS)

Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 33 ELECTRICAL SPECIFICATIONS (J GRADE PRODUCT) and CHAPTER 34 ELECTRICAL SPECIFICATIONS (L GRADE PRODUCT).
(5) CPU clock changing from high-speed on-chip oscillator clock (B) to subsystem clock (D)


Note The clock operation mode control register (CMC) can be written only once by an 8 -bit memory manipulation instruction after reset release.

Remark (A) to (J) in Table 5-5 correspond to (A) to (J) in Figure 5-20.

Table 5-5. CPU Clock Transition and SFR Register Setting Examples (4/6)
(6) CPU clock changing from high-speed system clock (C) to high-speed on-chip oscillator clock (B)

| Setting Flag of SFR Register <br> Status Transition | CSC Register | Oscillation accuracy stabilization time | CKC Register |
| :---: | :---: | :---: | :---: |
|  | HIOSTOP |  | MCM0 |
| $(\mathrm{C}) \rightarrow(\mathrm{B})$ | 0 | $30 \mu \mathrm{~s}$ | 0 |
|  | Unnecessary if th high-speed | s operating with the oscillator clock |  |

(7) CPU clock changing from high-speed system clock (C) to subsystem clock (D)

| Setting Flag of SFR Register | CSC Register | Waiting for Oscillation Stabilization | CKC Register |
| :---: | :---: | :---: | :---: |
| Status Transition | XTSTOP |  | CSS |
| $(\mathrm{C}) \rightarrow$ (D) | 0 | Necessary | 1 |
|  | Unnecessary if the CPU is operating with the subsystem clock |  |  |

(8) CPU clock changing from subsystem clock (D) to high-speed on-chip oscillator clock (B)


Remark (A) to (J) in Table 5-5 correspond to (A) to (J) in Figure 5-20.

Table 5-5. CPU Clock Transition and SFR Register Setting Examples (5/6)
(9) CPU clock changing from subsystem clock (D) to high-speed system clock (C)

| (Setting sequence of SFR registers) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Setting Flag of SFR Register | OSTS <br> Register | CSC Register | OSTC Register | CKC Register |  |
| Status Transition |  | MSTOP |  | MCM0 | CSS |
| $\begin{aligned} & (\mathrm{D}) \rightarrow(\mathrm{C})(\mathrm{X} 1 \text { clock: } 1 \mathrm{MHz} \leq \\ & \mathrm{fx} \leq 10 \mathrm{MHz}) \end{aligned}$ | Note | 0 | Must be checked | 1 | 0 |
| $\begin{aligned} & (\mathrm{D}) \rightarrow(\mathrm{C})(\mathrm{X} 1 \text { clock: } 10 \mathrm{MHz}< \\ & \mathrm{fx} \leq 20 \mathrm{MHz}) \end{aligned}$ | Note | 0 | Must be checked | 1 | 0 |
| $(\mathrm{D}) \rightarrow(\mathrm{C})$ (external main clock) | Note | 0 | Must not be checked | 1 | 0 |
|  | Unnecessary if the CPU is operating with the high-speed system clock |  |  | Unnec register | these ady set |

Note Set the oscillation stabilization time as follows.

- Desired the oscillation stabilization time counter status register (OSTC) oscillation stabilization time $\leq$ Oscillation stabilization time set by the oscillation stabilization time select register (OSTS)

Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 33 ELECTRICAL SPECIFICATIONS (J GRADE PRODUCT) and CHAPTER 34 ELECTRICAL SPECIFICATIONS (L GRADE PRODUCT).
(10) • HALT mode (E) set while CPU is operating with high-speed on-chip oscillator clock (B)

- HALT mode (F) set while CPU is operating with high-speed system clock (C)
- HALT mode (G) set while CPU is operating with subsystem clock (D)

|  | Status Transition |
| :--- | :--- |
| Setting |  |
| $(B) \rightarrow(E)$ | Executing HALT instruction |
| $(\mathrm{C}) \rightarrow(\mathrm{F})$ |  |
| $(\mathrm{D}) \rightarrow(\mathrm{G})$ |  |

Remark (A) to (J) in Table 5-5 correspond to (A) to $(J)$ in Figure 5-20.

Table 5-5. CPU Clock Transition and SFR Register Setting Examples (6/6)
(11) • STOP mode (H) set while CPU is operating with high-speed on-chip oscillator clock (B)

- STOP mode (I) set while CPU is operating with high-speed system clock (C)

| Status Transition |  | Setting |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $(\mathrm{B}) \rightarrow(\mathrm{H})$ |  | Stopping peripheral functions that cannot operate in STOP mode | - | Executing STOP instruction |
| $(\mathrm{C}) \rightarrow(\mathrm{I})$ | In X1 oscillation |  | Sets the OSTS register |  |
|  | External main system clock |  | - |  |

(12) CPU changing from STOP mode (H) to SNOOZE mode (J)

For details about the setting for switching from the STOP mode to the SNOOZE mode, see 11.8 SNOOZE Mode Function.

Remark (A) to (J) in Table 5-5 correspond to (A) to (J) in Figure 5-20.

### 5.7.6 Condition before changing CPU clock and processing after changing CPU clock

Condition before changing the CPU clock and processing after changing the CPU clock are shown below.

Table 5-6. Changing CPU Clock (1/2)

| CPU Clock |  | Condition Before Change | Processing After Change |
| :---: | :---: | :---: | :---: |
| Before Change | After Change |  |  |
| High-speed onchip oscillator clock | X1 clock | Stabilization of X1 oscillation <br> - $\operatorname{OSCSEL}=1$, EXCLK $=0$, MSTOP $=0$ <br> - After elapse of oscillation stabilization time | Operating current can be reduced by stopping high-speed on-chip oscillator (HIOSTOP = 1). |
|  | External main system clock | Enabling input of external clock from the EXCLK pin <br> - $\operatorname{OSCSEL}=1, \mathrm{EXCLK}=1, \mathrm{MSTOP}=0$ |  |
|  | XT1 clock | Stabilization of XT1 oscillation <br> - OSCSELS = 1, XTSTOP = 0 <br> - After elapse of oscillation stabilization time |  |
| X1 clock | High-speed onchip oscillator clock | Oscillation of high-speed on-chip oscillator <br> - HIOSTOP $=0$ <br> - After elapse of oscillation stabilization time | X1 oscillation can be stopped (MSTOP = 1). |
|  | External main system clock | Transition not possible (To change the clock, set it again after executing reset once.) | - |
|  | XT1 clock | Stabilization of XT1 oscillation <br> - OSCSELS = 1, XTSTOP = 0 <br> - After elapse of oscillation stabilization time | X1 oscillation can be stopped (MSTOP $=1$ ). |
| External main system clock | High-speed onchip oscillator clock | Oscillation of high-speed on-chip oscillator <br> - HIOSTOP = 0 <br> - After elapse of oscillation stabilization time | External main system clock input can be disabled (MSTOP = 1). |
|  | X1 clock | Transition not possible (To change the clock, set it again after executing reset once.) | - |
|  | XT1 clock | Stabilization of XT1 oscillation <br> - $\operatorname{OSCSELS}=1$, XTSTOP $=0$ <br> - After elapse of oscillation stabilization time | External main system clock input can be disabled (MSTOP = 1). |

Table 5-6. Changing CPU Clock (2/2)

| CPU Clock |  | Condition Before Change | Processing After Change |
| :---: | :---: | :---: | :---: |
| Before Change | After Change |  |  |
| XT1 clock | High-speed onchip oscillator clock | Oscillation of high-speed on-chip oscillator and selection of high-speed on-chip oscillator clock as main system clock <br> - HIOSTOP $=0$, MCS $=0$ | XT1 oscillation can be stopped (XTSTOP = 1) |
|  | X1 clock | Stabilization of X1 oscillation and selection of high-speed system clock as main system clock <br> - $\operatorname{OSCSEL}=1$, EXCLK $=0, \mathrm{MSTOP}=0$ <br> - After elapse of oscillation stabilization time <br> - MCS $=1$ |  |
|  | External main system clock | Enabling input of external clock from the EXCLK pin and selection of high-speed system clock as main system clock <br> - $\operatorname{OSCSEL}=1, \mathrm{EXCLK}=1, \mathrm{MSTOP}=0$ <br> - MCS $=1$ |  |

### 5.7.7 Time required for switchover of CPU clock and main system clock

By setting bits 4 and 6 (MCMO, CSS) of the system clock control register (CKC), the CPU clock can be switched (between the main system clock and the subsystem clock), and main system clock can be switched (between the highspeed on-chip oscillator clock and the high-speed system clock).

The actual switchover operation is not performed immediately after rewriting to the CKC register; operation continues on the pre-switchover clock for several clocks (see Table 5-7 to Table 5-9).

Whether the CPU is operating on the main system clock or the subsystem clock can be ascertained using bit 7 (CLS) of the CKC register. Whether the main system clock is operating on the high-speed system clock or high-speed on-chip oscillator clock can be ascertained using bit 5 (MCS) of the CKC register.

When the CPU clock is switched, the peripheral hardware clock is also switched.

Table 5-7. Maximum Time Required for Main System Clock Switchover

| Clock A | Switching directions | Clock B | Remark |
| :---: | :---: | :---: | :--- |
| fiH | $\longleftrightarrow \longrightarrow$ | fmx | See Table 5-8 |
| fmain | $\longleftrightarrow \longrightarrow$ | fsub | See Table 5-9 |

Table 5-8. Maximum Number of Clocks Required for $\mathrm{fiH}_{\leftrightarrow} \mathrm{f}_{\mathrm{mx}}$

| Set Value Before Switchover |  | Set Value After Switchover |  |
| :---: | :---: | :---: | :---: |
| MCM0 |  | MCM0 |  |
|  |  | $\begin{gathered} 0 \\ (\mathrm{fmAIN}= \\ =\mathrm{fiH}) \end{gathered}$ | $\left.\begin{array}{c} 1 \\ \left(f_{\text {MAIN }}=\right. \\ f_{\text {MX }} \end{array}\right)$ |
| $\begin{gathered} 0 \\ \left(f_{\text {MAIN }}=f_{I H}\right) \end{gathered}$ | $f_{M \times} \geq f_{1 H}$ |  | 2 clock |
|  | ${ }_{\text {fm }} \times$ < $\mathrm{f}_{1 H}$ |  | 2fis/fmx ${ }_{\text {clock }}$ |
| $\begin{gathered} 1 \\ \left(f_{\text {MAIN }}={ }_{f M X}\right) \end{gathered}$ | $\mathrm{f}_{\mathrm{Mx}} \geq \mathrm{f}_{\mathbf{H}}$ | 2fmx/fï clock |  |
|  | $\mathrm{f}_{\mathrm{MX}}<\mathrm{f}_{\text {IH }}$ | 2 clock |  |

Table 5-9. Maximum Number of Clocks Required for fmain $\leftrightarrow$ fsub

| Set Value Before Switchover | Set Value After Switchover |  |
| :---: | :---: | :---: |
| CSS | CSS |  |
|  | $\begin{gathered} 0 \\ \left(\mathrm{f}_{\mathrm{CLK}}=\mathrm{f}_{\text {MAIN }}\right) \end{gathered}$ | $\left(\begin{array}{c} 1 \\ \left(\mathrm{f}_{\mathrm{cLK}}=\mathrm{f}_{\mathrm{suB}}\right) \end{array}\right.$ |
| $\begin{gathered} 0 \\ \left(\mathrm{f}_{\mathrm{CLK}}=\mathrm{f}_{\text {MAIN }}\right) \end{gathered}$ |  | $1+2 \mathrm{f}_{\text {main }} / \mathrm{fsub}_{\text {clo }}$ clock |
| $\begin{gathered} 1 \\ \left(f_{\mathrm{cLK}}=f_{\mathrm{sub}}\right) \end{gathered}$ | 3 clock |  |

Remarks 1. The number of clocks listed in Table 5-8 to Table 5-9 is the number of CPU clocks before switchover.
2. Calculate the number of clocks in Table 5-8 to Table $5-9$ by removing the decimal portion.

Example When switching the main system clock from the high-speed system clock to the high-speed onchip oscillator clock (@ oscillation with flH $=8 \mathrm{MHz}, \mathrm{fMX}=10 \mathrm{MHz}$ ) 2 fmx $/ \mathrm{fiH}=2(10 / 8)=2.5 \rightarrow 3$ clocks

### 5.7.8 Conditions before clock oscillation is stopped

The following lists the register flag settings for stopping the clock oscillation (disabling external clock input) and conditions before the clock oscillation is stopped.

Table 5-10. Conditions Before the Clock Oscillation Is Stopped and Flag Settings

| Clock | Conditions Before Clock Oscillation Is Stopped <br> (External Clock Input Disabled) | Flag Settings of SFR <br> Register |
| :--- | :--- | :--- |
| High-speed on-chip <br> oscillator clock | MCS $=1$ or CLS $=1$ <br> (The CPU is operating on a clock other than the high-speed on-chip <br> oscillator clock.) | HIOSTOP = 1 |
| X1 clock | MCS $=0$ or CLS $=1$ <br> (The CPU is operating on a clock other than the high-speed system clock.) | MSTOP =1 |
| External main system clock | CLS $=0$ <br> (The CPU is operating on a clock other than the subsystem clock.) | XTSTOP = 1 |
| XT1 clock |  |  |

## CHAPTER 6 TIMER ARRAY UNIT

|  |  |  |  |  |  |  |  | Product | RL78/D1A |
| :--- | ---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TAU |  | 8 |  |  |  |  |  |  |  |
| 16-bit timer/unit |  | 3 |  |  |  |  |  |  |  |
| Timer array unit |  | 8 |  |  |  |  |  |  |  |

RL78/D1A has three timer array units, and each unit has eight 16-bit timers. Each 16-bit timer is called a channel and can be used as an independent timer. In addition, two or more "channels" can be used to create a high-accuracy timer.

| Single-operation Function | Combination-operation Function |
| :--- | :--- |
| - Interval timer | - PWM output |
| - Square wave output | • One-shot pulse output |
| - External event counter | • Multiple PWM output |
| - Divider function |  |
| - Input pulse interval measurement |  |
| - Measurement of high-/low-level width of input signal |  |


| Timer |  | Additional function |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Array | Channel | LIN-bus reception | Clock for SM | Division clock for SAUO | Trigger for A/D conversion | Trigger for DMA |
| Unit0 | 0 |  |  |  |  | DMAO, DMA1 |
|  | 1 |  |  |  |  | DMAO, DMA1 |
|  | 2 |  |  |  | Yes |  |
|  | 3 | LIN-UARTO |  |  |  | DMA0, DMA1 |
|  | 4 |  |  |  | Yes |  |
|  | 5 |  |  |  |  | DMAO, DMA1 |
|  | 6 |  |  |  |  |  |
|  | 7 |  |  |  |  | DMA0, DMA1 |
| Unit1 | 0 |  | Yes |  |  | DMAO, DMA1 |
|  | 1 | LIN-UART1 |  |  |  | DMA0, DMA1 |
|  | 2 |  |  |  |  | DMA0, DMA1 |
|  | 3 |  |  |  |  | DMA2, DMA3 |
|  | 4 | LIN-UARTO |  |  |  | DMA2, DMA3 |
|  | 5 |  |  |  |  | DMA2, DMA3 |
|  | 6 |  |  |  |  |  |
|  | 7 |  |  |  |  | DMA2, DMA3 |
| Unit2 | 0 | LIN-UART1 |  |  |  | DMA2, DMA3 |
|  | 1 |  |  |  |  | DMA2, DMA3 |
|  | 2 |  |  |  |  |  |
|  | 3 |  |  | Yes |  | DMA2, DMA3 |
|  | 4 |  |  |  |  |  |
|  | 5 |  |  |  |  | DMA2, DMA3 |
|  | 6 |  |  |  |  |  |
|  | 7 |  |  |  |  | DMA2, DMA3 |

### 6.1 Functions of Timer Array Unit

The timer array unit has the following functions.

### 6.1.1 Functions of each channel when it operates independently

Single-operation functions are those functions that can be used for any channel regardless of the operation mode of the other channel (for details, refer to 6.6.1 Overview of single-operation function and combination operation-function).

## (1) Interval timer

Each timer of a unit can be used as a reference timer that generates an interrupt (INTTMmn) at fixed intervals.

(2) Square wave output

A toggle operation is performed each time INTTMmn is generated and a square wave with a duty factor of $50 \%$ is output from a timer output pin (TOmn).


Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )
(3) External event counter

Each timer of a unit can be used as an event counter that generates an interrupt when the number of the valid edges of a signal input to the timer input pin (TImn) has reached a specific value.


## (4) Divider function

A clock input from a timer input pin (TImn) is divided and output from an output pin (TOmn).

(5) Input pulse interval measurement

Counting is started by the valid edge of a pulse signal input to a timer input pin (TImn). The count value of the timer is captured at the valid edge of the next pulse. In this way, the interval of the input pulse can be measured.

(6) Measurement of high-Ilow-level width of input signal

Counting is started by a single edge of the signal input to the timer input pin (TImn), and the count value is captured at the other edge. In this way, the high-level or low-level width of the input signal can be measured.


Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

### 6.1.2 Functions of each channel when it operates with another channel

Combination-operation functions are those functions that are attained by using the master channel (mostly the reference timer that controls cycles) and the slave channels (timers that operate following the master channel) in combination (for details, refer to 6.6.1 Overview of single-operation function and combination-operation function).

## (1) PWM (Pulse Width Modulator) output

Two channels are used as a set to generate a pulse with a specified period and a specified duty factor.


## (2) One-shot pulse output

Two channels are used as a set to generate a one-shot pulse with a specified delay time and a specified pulse width.

(3) Multiple PWM (Pulse Width Modulator) output

By extending the PWM function and using one master channel and two or more slave channels, up to seven types of PWM signals that have a specific period and a specified duty factor can be generated.

6.1.3 LIN-bus supporting function (Channel 3 of the timer array unit 0 , channels 1 and 4 of the timer array unit 1, and channel 0 of the timer array unit 2 only)

## (1) Detection of wakeup signal

The timer starts counting at the falling edge of a signal input to the serial data input pin (LRxDO, LRxD1) of LINUART 0,1 and the count value of the timer is captured at the rising edge. In this way, a low-level width can be measured. If the low-level width is greater than a specific value, it is recognized as a wakeup signal.
(2) Measurement of pulse width of sync field

After a sync break field is detected, the low-level width and high-level width of the signal input to the serial data input pin (LRxD0, LRxD1) of LIN-UART0, 1 are measured. From the bit interval of the sync field measured in this way, a baud rate is calculated.

### 6.2 Configuration of Timer Array `Unit

The timer array unit includes the following hardware.
Table 6-1. Configuration of Timer Array Unit

| Item | Configuration |
| :---: | :---: |
| Timer/counter | Timer counter register mn (TCRmn) |
| Register | Timer data register mn (TDRmn) |
| Timer input | TI00 to TIO7, TI10 to TI17, TI20 to TI27 pins |
| Timer output | TO00 to TO07, TO10 to TO17, TO20 to TO27 pins, output controller |
| Control registers | <Registers of unit setting block> <br> - Peripheral enable register 0 (PERO) <br> - Timer clock select register m (TPSm) <br> - Timer channel enable status register m (TEm) <br> - Timer channel start register m (TSm) <br> - Timer channel stop register m (TTm) <br> - Timer output enable register m (TOEm) <br> - Timer output register m (TOm) <br> - Timer output level register m (TOLm) <br> - Timer output mode register m (TOMm) |
|  | <Registers of each channel> <br> - Timer mode register mn (TMRmn) <br> - Timer status register mn (TSRmn) <br> - Noise filter enable registers 0 to 2 (TNFENO to TNFEN2) <br> - Sampling clock select register (TNFSMP0 to TNFSMP2) <br> - Noise filter clock select register (TNFCS0 to TNFCS2) <br> - Timer input select registers 00, 01, 10, 11 (TIS00, TIS01, TIS10, TIS11) <br> - Timer output select registers 00, 01, 10, 11 (TOS00, TOS01, TOS10, TOS11) <br> - Serial communication pin select register 1 (STSEL1) <br> - Timer input select else register (TISELSE) <br> - RTC1Hz pin select register (RTCSEL) <br> - Port mode registers 0, 1, 3, 5 to 9, 13, 14 (PM0, PM1, PM3, PM5 to PM9, PM13, PM14) <br> - Port registers 0, 1, 3, 5 to 9, 13, 14 (P0, P1, P3, P5 to P9, P13, P14) |

Remark $m$ : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-1, Figure 6-3, and Figure 6-5 show the block diagrams.

Figure 6-1. Block Diagram of Timer Array Unit 0


Note See Figure 6-2 for timer input pin selection and timer output pin selection.

Figure 6-2. Port Configuration Diagram of Timer Array Unit 0


Remark The pins mounted differ depending on the product. See 2.1 Pin Function List, 2.1.5 Pins for each product (pins other than port pins)

Figure 6-3. Block Diagram of Timer Array Unit 1


Note See Figure 6-4 for timer input pin selection and timer output pin selection.

Figure 6-4. Port Configuration Diagram of Timer Array Unit 1


Remark The pins mounted differ depending on the product. See 2.1 Pin Function List, 2.1.5 Pins for each product (pins other than port pins)

Figure 6-5. Block Diagram of Timer Array Unit 2


Note See Figure 6-6 for timer input pin selection and timer output pin selection.

Figure 6-6. Port Configuration Diagram of Timer Array Unit 2


Remark The pins mounted differ depending on the product. See 2.1 Pin Function List, 2.1.5 Pins for each product (pins other than port pins)

## (1) Timer counter register mn (TCRmn)

TCRmn is a 16-bit read-only register and is used to count clocks.
The value of this counter is incremented or decremented in synchronization with the rising edge of a count clock. Whether the counter is incremented or decremented depends on the operation mode that is selected by the MDmn3 to MDmn0 bits of TMRmn.

Figure 6-7. Format of Timer Counter Register mn (TCRmn)


The count value can be read by reading TCRmn.
The count value is set to FFFFH in the following cases.

- When the reset signal is generated
- When the TAU0EN bit (in case of TAU0), TAU1EN bit (in case of TAU1), or TAU2EN bit (in case of TAU2) of peripheral enable register 0 (PERO) is cleared
- When counting of the slave channel has been completed in the PWM output mode
- When counting of the master/slave channel has been completed in the one-shot pulse output mode
- When counting of the slave channel has been completed in the multiple PWM output mode

The count value is cleared to 0000 H in the following cases.

- When the start trigger is input in the capture mode
- When capturing has been completed in the capture mode


## Caution The count value is not captured to TDRmn even when TCRmn is read.

Remark $m$ : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

The TCRmn register read value differs as follows according to operation mode changes and the operating status.

Table 6-2. TCRmn Register Read Value in Various Operation Modes

| Operation Mode | Count Mode | TCRmn Register Read Value ${ }^{\text {Note }}$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |$]$| Operation restart |
| :--- |
|  |
|  |

Note The read values of the TCRmn register when TSmn has been set to " 1 " while TEmn $=0$ are shown. The read value is held in the TCRmn register until the count operation starts

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

## (2) Timer data register mn (TDRmn)

This is a 16-bit register from which a capture function and a compare function can be selected.
The capture or compare function can be switched by selecting an operation mode by using the MDmn3 to MDmn0 bits of TMRmn.
The value of TDRmn can be changed at any time.
This register can be read or written in 16 -bit units.
Reset signal generation clears this register to 0000 H .

Figure 6-8. Format of Timer Data Register mn (TDRmn)

(i) When TDRmn is used as compare register

Counting down is started from the value set to TDRmn. When the count value reaches 0000 H , an interrupt signal (INTTMmn) is generated. TDRmn holds its value until it is rewritten.

Caution TDRmn does not perform a capture operation even if a capture trigger is input, when it is set to the compare function.
(ii) When TDRmn is used as capture register

The count value of TCRmn is captured to TDRmn when the capture trigger is input.
A valid edge of the TImn pin can be selected as the capture trigger. This selection is made by TMRmn.

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

### 6.3 Registers Controlling Timer Array Unit

Timer array unit is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Timer clock select register m (TPSm)
- Timer mode register mn (TMRmn)
- Timer status register mn (TSRmn)
- Timer channel enable status register m (TEm)
- Timer channel start register m (TSm)
- Timer channel stop register m (TTm)
- Timer output enable register m (TOEm)
- Timer output register m (TOm)
- Timer output level register m (TOLm)
- Timer output mode register m (TOMm)
- Noise filter enable registers 0 to 2 (TNFENO to TNFEN2)
- Sampling clock select register (TNFSMP0 to TNFSMP2)
- Noise filter clock select register (TNFCS0 to TNFCS2)
- Timer input select registers 00, 01, 10, 11, 20, 21 (TIS00, 01, 10, 11, 20, 21)
- Timer output select registers 00, 01, 10, 11, 20, 21 (TOS00, 01, 10, 11, 20, 21)
- Serial communication pin select register 1 (STSEL1)
- Timer input select else register (TISELSE)
- RTC1Hz pin select register (RTCSEL)
- Port mode registers 0, 1, 3, 5 to 9, 13, 14
- Port registers 0, 1, 3, 5 to 9, 13, 14

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )
(1) Peripheral enable register 0 (PERO)

PERO is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.
When the timer array unit 0 is used, be sure to set bit 0 (TAUOEN) of this register to 1 .
When the timer array unit 1 is used, be sure to set bit 1 (TAU1EN) of this register to 1.
When the timer array unit 2 is used, be sure to set bit 2 (TAU2EN) of this register to 1.
PERO can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 6-9. Format of Peripheral Enable Register 0 (PERO)

| Address: F00F0H After reset: 00H R/W |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> |
| PERO | RTCEN | LIN1EN | LINOEN | SAU1EN | SAUOEN | TAU2EN | TAU1EN | TAU0EN |
|  | TAUmEN | Control of timer array unit m input clock |  |  |  |  |  |  |
|  | 0 | Stops supply of input clock. <br> - SFR used by the timer array unit m cannot be written. <br> - The timer array unit $m$ is in the reset status. |  |  |  |  |  |  |
|  | 1 | Supplies input clock. <br> - SFR used by the timer array unit m can be read/written. |  |  |  |  |  |  |

Cautions When setting the timer array unit, be sure to set TAUmEN to 2 first. If TAUmEN $=\mathbf{0}$, writing to a control register of the timer array unit is ignored, and all read values are default values (except for timer input select register mn (TISmn), timer output select register mn (TOSmn), noise filter enable registers 0 to 2 (TNFENO to TNFEN2), serial communication pin select register 1 (STSEL1), port mode registers $0,1,3,5$ to $9,13,14$ ).

## (2) Timer clock select register m (TPSm)

TPSm is a 16-bit register that is used to select four types of operation clocks (CKm0 to CKm3) that are commonly supplied to each channel. CKm3 is selected by bits 15 to 12 of TPSm, CKm2 is selected by bits 11 to 8 of TPSm, CKm1 is selected by bits 7 to 4 of TPSm, and CKm0 is selected by bits 3 to 0 .
Rewriting of TPSm during timer operation is possible only in the following cases.

| Rewriting of PRSm00 to PRSm03 bits: | Possible only when all the channels set to CKSmn0 $=0$ and CKSmn1 $=$ 0 are in the operation stopped state $(T E m n=0)$ |
| :---: | :---: |
| Rewriting of PRSm10 to PRSm13 bits: | Possible only when all the channels set to CKSmn0 $=1$ and CKSmn1 $=$ 0 are in the operation stopped state $(T E m n=0)$ |
| Rewriting of PRSm20 to PRSm23 bits: | Possible only when all the channels set to CKSmn0 $=0$ and CKSmn1 $=$ 1 are in the operation stopped state $(\mathrm{TEmn}=0)$ |
| Rewriting of PRSm30 to PRSm33 bits: | Possible only when all the channels set to CKSmn0 = 1 and CKSmn1 = 1 are in the operation stopped state $(\mathrm{TEmn}=0)$ |

TPSm can be set by a 16 -bit memory manipulation instruction.
Reset signal generation clears this register to 0000 H .

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-10. Format of Timer Clock Select Register m (TPSm)

Address: F01B6H, F01B7H (TPS0), F01F6H, F01F7H (TPS1) After reset: 0000H R/W
F0236H, F0237H (TPS2)

| Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPSm | $\begin{aligned} & \text { PRS } \\ & \text { m33 } \end{aligned}$ | $\begin{aligned} & \text { PRS } \\ & \text { m32 } \end{aligned}$ | $\begin{aligned} & \text { PRS } \\ & \text { m31 } \end{aligned}$ | $\begin{aligned} & \text { PRS } \\ & \text { m30 } \end{aligned}$ | $\begin{aligned} & \text { PRS } \\ & \text { m23 } \end{aligned}$ | $\begin{aligned} & \text { PRS } \\ & \text { m22 } \end{aligned}$ | $\begin{aligned} & \text { PRS } \\ & \text { m21 } \end{aligned}$ | $\begin{aligned} & \text { PRS } \\ & \text { m20 } \end{aligned}$ | $\begin{aligned} & \text { PRS } \\ & \text { m13 } \end{aligned}$ | $\begin{aligned} & \text { PRS } \\ & \mathrm{m} 12 \end{aligned}$ | $\begin{aligned} & \text { PRS } \\ & \text { m11 } \end{aligned}$ | $\begin{aligned} & \text { PRS } \\ & \text { m10 } \end{aligned}$ | $\begin{aligned} & \text { PRS } \\ & \text { m03 } \end{aligned}$ | $\begin{aligned} & \text { PRS } \\ & \text { m02 } \end{aligned}$ | $\begin{aligned} & \text { PRS } \\ & \text { m01 } \end{aligned}$ | $\begin{aligned} & \text { PRS } \\ & \text { m00 } \end{aligned}$ |


| $\begin{aligned} & \text { PRS } \\ & \text { mk3 } \end{aligned}$ | $\begin{aligned} & \text { PRS } \\ & \text { mk2 } \end{aligned}$ | PRS <br> mk1 | $\begin{aligned} & \text { PRS } \\ & \text { mkO } \end{aligned}$ | Selection of operation clock (CKmk) ${ }^{\text {Note }}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\begin{gathered} \text { fcLk }= \\ 2 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} \text { fcLk }= \\ 8 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} \text { fcık }= \\ 16 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} \text { fcık }= \\ 24 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} \text { fcLK }= \\ 32 \mathrm{MHz} \end{gathered}$ |
| 0 | 0 | 0 | 0 | fcLk | 2 MHz | 8 MHz | 16 MHz | 24 MHz | 32 MHz |
| 0 | 0 | 0 | 1 | fclk/2 | 1 MHz | 4 MHz | 8 MHz | 12 MHz | 16 MHz |
| 0 | 0 | 1 | 0 | fcLk $/ 2{ }^{2}$ | 500 kHz | 2 MHz | 4 MHz | 6 MHz | 8 MHz |
| 0 | 0 | 1 | 1 | fcLk/2 ${ }^{3}$ | 250 kHz | 1 MHz | 2 MHz | 3 MHz | 4 MHz |
| 0 | 1 | 0 | 0 | fcLk/2 ${ }^{4}$ | 125 kHz | 0.5 MHz | 1 MHz | 1.5 MHz | 2 MHz |
| 0 | 1 | 0 | 1 | fclk $/ 2{ }^{5}$ | 62.5 kHz | 250 kHz | 0.5 MHz | 750 kHz | 1 MHz |
| 0 | 1 | 1 | 0 | fcLk/2 ${ }^{6}$ | 31.25 kHz | 125 kHz | 250 kHz | 375 kHz | 500 kHz |
| 0 | 1 | 1 | 1 | fcık/2 ${ }^{7}$ | 15.63 kHz | 62.5 kHz | 125 kHz | 187.5 kHz | 250 kHz |
| 1 | 0 | 0 | 0 | fclk $/ 2{ }^{8}$ | 7.81 kHz | 31.25 kHz | 62.5 kHz | 93.75 kHz | 125 kHz |
| 1 | 0 | 0 | 1 | fclk $/ 2{ }^{9}$ | 3.91 kHz | 15.63 kHz | 31.25 kHz | 46.87 kHz | 62.5 kHz |
| 1 | 0 | 1 | 0 | fcLk/2 ${ }^{10}$ | 1.95 kHz | 7.81 kHz | 15.63 kHz | 23.43 kHz | 31.25 kHz |
| 1 | 0 | 1 | 1 | fclk/2 ${ }^{11}$ | 976 Hz | 3.91 kHz | 7.81 kHz | 11.71 kHz | 15.63 kHz |
| 1 | 1 | 0 | 0 | $\mathrm{fcLk} / 2{ }^{12}$ | 488 Hz | 1.95 kHz | 3.91 kHz | 5.85 kHz | 7.81 kHz |
| 1 | 1 | 0 | 1 | $\mathrm{fcLK} / 2^{13}$ | 244 Hz | 976 Hz | 1.95 kHz | 2.92 kHz | 3.91 kHz |
| 1 | 1 | 1 | 0 | fcLk/2 ${ }^{14}$ | 122 Hz | 488 Hz | 976 Hz | 1.46 kHz | 1.95 kHz |
| 1 | 1 | 1 | 1 | $\mathrm{fcLk} / 2{ }^{15}$ | 61 Hz | 244 Hz | 488 Hz | 732.42 Hz | 976 Hz |

Note When changing the clock selected for fcLk (by changing the system clock control register (CKC) value), stop the timer array unit (TTm = 00FFH).
The timer array unit must also be stopped if the operating clock specified by using the CKSmn bit (fмск), or the valid edge of the signal input from the TImn pin is selected as the count clock (fтcLk).

Remark $m$ : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )
$\mathrm{k}=0$ to 3
(3) Timer mode register mn (TMRmn)

TMRmn sets an operation mode of channel n . It is used to select an operation clock ( $\mathrm{f}_{\mathrm{m}}$ к), a count clock, whether the timer operates as the master or a slave, a start trigger and a capture trigger, the valid edge of the timer input, and an operation mode (interval, capture, event counter, one-count, or capture \& one-count).
Rewriting TMRmn is prohibited when the register is in operation (when TEm =1). However, bits 7 and 6 (CISmn1, $\mathrm{CISmn0}$ ) can be rewritten even while the register is operating with some functions (when TEm =1) (for details, see
6.7 Operation of Timer Array Unit as Independent Channel and 6.8 Operation of Plural Channels of Timer Array Unit).

TMRmn can be set by a 16-bit memory manipulation instruction.
Reset signal generation clears this register to 0000 H .

Figure 6-11. Format of Timer Mode Register mn (TMRmn) (1/3)

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07), After reset: 0000H R/W
F01D0H, F01D1H (TMR10) to F01DEH, F01DFH (TMR17),
F0210H, F0211H (TMR20) to F021EH, F021FH (TMR27)

| Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMRmn | $\begin{aligned} & \text { CKS } \\ & \text { mn1 } \end{aligned}$ | $\begin{aligned} & \mathrm{CKS} \\ & \mathrm{mnO} \end{aligned}$ | 0 | $\begin{aligned} & \mathrm{CCS} \\ & \mathrm{mnO} \end{aligned}$ | MAST <br> ERmn | $\begin{aligned} & \text { STS } \\ & \mathrm{mn} 2 \end{aligned}$ | STS <br> mn1 | $\begin{aligned} & \text { STS } \\ & \text { mn0 } \end{aligned}$ | $\begin{gathered} \text { CIS } \\ \mathrm{mn} 1 \end{gathered}$ | $\begin{aligned} & \mathrm{CIS} \\ & \mathrm{mnO} \end{aligned}$ | 0 | 0 | MD mn3 | MD mn2 | MD <br> mn1 | $\begin{gathered} \mathrm{MD} \\ \mathrm{mnO} \end{gathered}$ |


| CKS <br> $m n 1$ | CKS <br> mn0 | Selection of operation clock ( $f_{M C K}$ ) of channel n |
| :---: | :---: | :--- |
| 0 | 0 | Operation clock CKm0 set byTPSm register |
| 0 | 1 | Operation clock CKm1 set by TPSm register |
| 1 | 0 | Operation clock CKm2 set by TPSm register |
| 1 | 1 | Operation clock CKm3 set by TPSm register |

Operation clock ( $\mathrm{f}_{\text {мск }}$ ) is used by the edge detector. A count clock ( $\mathrm{f}_{\text {тськ }}$ ) is generated depending on the setting of the CCSmn bit.

| CCS <br> mn0 | Selection of count clock (fтcLk) of channel $n$ |
| :---: | :--- |
| 0 | Operation clock ( $f_{M с к}$ ) specified by CKSmn bit |
| 1 | Valid edge of input signal input from TImn pin |
| Count clock (fтCLK) is used for the timer counter, output controller, and interrupt controller. |  |

Cautions 1. Be sure to clear bits 13,5 , and 4 to " 0 ".
2. The timer array unit must be stopped (TTm $=00 \mathrm{FFH}$ ) if the clock selected for fcLk is changed (by changing the value of the system clock control register (CKC)), even if the operating clock specified by using the CKSmn bit (fмск), or the valid edge of the signal input from the TImn pin is selected as the count clock (ftcle).

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-11. Format of Timer Mode Register mn (TMRmn) (2/3)

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07), After reset: 0000H R/W
F01D0H, F01D1H (TMR10) to F01DEH, F01DFH (TMR17),
F0210H, F0211H (TMR20) to F021EH, F021FH (TMR27)

| Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMRmn | $\begin{aligned} & \text { CKS } \\ & \text { mn1 } \end{aligned}$ | $\begin{aligned} & \text { CKS } \\ & \text { mnO } \end{aligned}$ | 0 | $\begin{aligned} & \mathrm{CCS} \\ & \mathrm{mnO} \end{aligned}$ | $\begin{aligned} & \text { MAST } \\ & \text { ERmn } \end{aligned}$ | $\begin{aligned} & \text { STS } \\ & \text { mn2 } \end{aligned}$ | STS <br> mn1 | $\begin{aligned} & \text { STS } \\ & \text { mn0 } \end{aligned}$ | CIS mn1 | $\begin{aligned} & \mathrm{CIS} \\ & \mathrm{mnO} \end{aligned}$ | 0 | 0 | MD <br> mn3 | MD mn2 | MD <br> mn1 | MD <br> mn0 |


| MAS <br> TER <br> mn | Selection of operation in single-operation function or as slave channel in combination-operation function/ <br> operation as master channel in combination-operation function of channel n |
| :---: | :--- |
| 0 | Operates in single-operation function or as slave channel in combination-operation function. |
| 1 | Operates as master channel in combination-operation function. |
| Only the even channel can be set as a master channel (MASTERmn $=1)$. <br> Be sure to use the odd channel as a slave channel (MASTERmn $=0)$. <br> Clear MASTERmn to 0 for a channel that is used with the single-operation function. |  |


| STS <br> mn2 | STS <br> mn1 | STSm <br> n0 | Setting of start trigger or capture trigger of channel n |  |  |  |  |
| :---: | :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Only software trigger start is valid (other trigger sources are unselected). |  |  |  |  |
| 0 | 0 | 1 | Valid edge of TImn pin input is used as both the start trigger and capture trigger. |  |  |  |  |
| 0 | 1 | 0 | Both the edges of TImn pin input are used as a start trigger and a capture trigger. |  |  |  |  |
| 1 | 0 | 0 | Interrupt signal of the master channel is used (when the channel is used as a slave channel <br> with the combination operation function). |  |  |  |  |
| Other than the above |  |  |  |  |  |  | Setting prohibited |


| CIS <br> mn1 | CIS <br> mn0 | Selection of TImn pin input valid edge |
| :---: | :---: | :--- |
| 0 | 0 | Falling edge |
| 0 | 1 | Rising edge |
| 1 | 0 | Both edges (when low-level width is measured) <br> Start trigger: Falling edge, Capture trigger: Rising edge |
| 1 | 1 | Both edges (when high-level width is measured) <br> Start trigger: Rising edge, Capture trigger: Falling edge |

If both the edges are specified when the value of the STSmn2 to STSmn0 bits is other than 010B, set the CISmn1 to CISmn0 bits to 10B.

Remark m : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-11. Format of Timer Mode Register mn (TMRmn) (3/3)

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07), After reset: 0000H R/W F01D0H, F01D1H (TMR10) to F01DEH, F01DFH (TMR17), F0210H, F0211H (TMR20) to F021EH, F021FH (TMR27)

| Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMRmn | CKS <br> mn1 | $\begin{aligned} & \text { CKS } \\ & \text { mnO } \end{aligned}$ | 0 | $\begin{aligned} & \mathrm{CCS} \\ & \mathrm{mnO} \end{aligned}$ | $\begin{aligned} & \text { MAST } \\ & \text { ERmn } \end{aligned}$ | $\begin{aligned} & \text { STS } \\ & \text { mn2 } \end{aligned}$ | $\begin{aligned} & \text { STS } \\ & \text { mn1 } \end{aligned}$ | $\begin{aligned} & \text { STS } \\ & \text { mn0 } \end{aligned}$ | $\begin{gathered} \mathrm{CIS} \\ \mathrm{mn} 1 \end{gathered}$ | $\begin{aligned} & \mathrm{CIS} \\ & \mathrm{mnO} \end{aligned}$ | 0 | 0 | MD <br> mn3 | MD <br> mn2 | MD <br> mn1 | MD $\mathrm{mnO}$ |


| MD <br> mn3 | MD <br> mn2 | MD <br> mn1 | MD <br> mn0 | Operation mode of channel $n$ | Corresponding function | Count operation of <br> TCR |
| :---: | :---: | :---: | :---: | :--- | :--- | :--- |
| 0 | 0 | 0 | $1 / 0$ | Interval timer mode | Interval timer / Square wave <br> output / Divider function / <br> PWM output (master) | Counting down |
| 0 | 1 | 0 | $1 / 0$ | Capture mode | Input pulse interval <br> measurement | Counting up |
| 0 | 1 | 1 | 0 | Event counter mode | External event counter | Counting down |
| 1 | 0 | 0 | $1 / 0$ | One-count mode | Delay counter / One-shot <br> pulse output / PWM output <br> (slave) | Counting down |
| 1 | 1 | 0 | 0 | Capture \& one-count mode | Measurement of high-/low- <br> level width of input signal | Counting up |
| Other than the above |  |  |  |  |  | Setting prohibited |


| Operation mode <br> (Value set by the MDmn3 to MDmn1 bits (see table above)) | $\begin{aligned} & \mathrm{MD} \\ & \mathrm{mnO} \end{aligned}$ | Setting of starting counting and interrupt |
| :---: | :---: | :---: |
| - Interval timer mode $(0,0,0)$ | 0 | Timer interrupt is not generated when counting is started (timer output does not change, either). |
| - Capture mode $(0,1,0)$ | 1 | Timer interrupt is generated when counting is started (timer output also changes). |
| - Event counter mode $(0,1,1)$ | 0 | Timer interrupt is not generated when counting is started (timer output does not change, either). |
| - One-count mode $(1,0,0)$ | 0 | Start trigger is invalid during counting operation. At that time, interrupt is not generated, either. |
|  | 1 | Start trigger is valid during counting operation ${ }^{\text {Note }}$. At that time, interrupt is also generated. |
| - Capture \& one-count mode $(1,1,0)$ | 0 | Timer interrupt is not generated when counting is started (timer output does not change, either). <br> Start trigger is invalid during counting operation. <br> At that time, interrupt is not generated, either. |
| Other than the above |  | Setting prohibited |

Note If the start trigger (TSmn = 1) is issued during operation, the counter is cleared, an interrupt is generated, and recounting is started.

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

## (4) Timer status register mn (TSRmn)

TSRmn indicates the overflow status of the counter of channel $n$.
TSRmn is valid only in the capture mode (MDmn3 to MDmn1 = 010B) and capture \& one-count mode (MDmn3 to MDmn1 = 110B). It will not be set in any other mode. See Table 6-3 for the operation of the OVF bit in each operation mode and set/clear conditions.
TSRmn can be read by a 16-bit memory manipulation instruction.
The lower 8 bits of TSRmn can be set with an 8-bit memory manipulation instruction with TSRmnL.
Reset signal generation clears this register to 0000 H .

Figure 6-12. Format of Timer Status Register mn (TSRmn)

Address: F01A0H, F01A1H (TSR00) to F01AEH, F01AFH (TSR07), After reset: 0000H R
F01E0H, F01E1H (TSR10) to F01EEH, F01EFH (TSR17),
F0220H, F0221H (TSR20) to F022EH, F022FH (TSR27),
Symbol
TSRmn

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | OVF |


| OVF | Counter overflow status of channel n |
| :---: | :--- |
| 0 | Overflow does not occur. |
| 1 | Overflow occurs. |
| When OVF $=1$, this flag is cleared ( $\mathrm{OVF}=0$ ) when the next value is captured without overflow. |  |

Remark m: Unit number (m=0 to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Table 6-3. OVF Bit Operation and Set/Clear Conditions in Each Operation Mode

| Timer Operation Mode | OVF | Set/Clear Conditions |
| :---: | :---: | :---: |
| - Capture mode | clear | When no overflow has occurred upon capturing |
| - Capture \& one-count mode | set | When an overflow has occurred upon capturing |
| - Interval timer mode <br> - Event counter mode <br> - One-count mode | clear <br> set | (Use prohibited, not set/cleared) |

Remark The OVF bit does not change immediately after the counter has overflowed, but changes upon the subsequent capture.

## (5) Timer channel enable status register $m$ (TEm)

TEm is used to enable or stop the timer operation of each channel.
When a bit of timer channel start register $\mathrm{m}(\mathrm{TSm})$ is set to 1 , the corresponding bit of this register is set to 1 . When a bit of timer channel stop register $\mathrm{m}(\mathrm{TTm})$ is set to 1 , the corresponding bit of this register is cleared to 0 .
TEm can be read by a 16 -bit memory manipulation instruction.
The lower 8 bits of TEm can be read with a 1-bit or 8 -bit memory manipulation instruction with TEmL. Reset signal generation clears this register to 0000 H .

Figure 6-13. Format of Timer Channel Enable Status Register m (TEm)
Address: F01B0H, F01B1H (TE0), F01F0H, F01F1H (TE1), After reset: 0000H R F0230H, F0231H (TE2)

| Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TEm | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | TEm7 | TEm6 | TEm5 | TEm4 | TEm3 | TEm2 | TEm1 | TEm0 |


| TE <br> mn |  | Indication of operation enable/stop status of channel n |
| :---: | :--- | :--- |
| 0 | Operation is stopped. |  |
| 1 | Operation is enabled. |  |

Caution Be sure to clear bits $\mathbf{1 5}$ to 8 of TEm to 0 .

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )
(6) Timer channel start register $\mathbf{m}$ (TSm)

TSm is a trigger register that is used to clear a timer counter (TCRmn) and start the counting operation of each channel.
When a bit (TSmn) of this register is set to 1 , the corresponding bit (TEmn) of timer channel enable status register $m(T E m)$ is set to 1 . TSmn is a trigger bit and cleared immediately when TEmn $=1$.
TSm can be set by a 16-bit memory manipulation instruction.
The lower 8 bits of TSm can be set with a 1-bit or 8-bit memory manipulation instruction with TSmL. Reset signal generation clears this register to 0000 H .

Figure 6-14. Format of Timer Channel Start Register m (TSm)


| TS <br> mn | Operation enable (start) trigger of channel n <br> 0 |
| :---: | :--- |
| 1 | No trigger operation <br> TEmn is set to 1 and the count operation becomes enabled. <br> The TCRmn count operation start in the count operation enabled state varies depending on each operation <br> mode (see Table 6-4). |

## Caution

Be sure to clear bits 15 to 8 of TSm to 0 .

Remarks 1. When the TSm register is read, 0 is always read.
2. $m$ : Unit number $(m=0$ to 2$)$
n : Channel number ( $\mathrm{n}=0$ to 7 )

Table 6-4. Operations from Count Operation Enabled State to TCRmn Count Start

| Timer Operation Mode | $\quad$ Operation When TSmn = 1 Is Set |
| :--- | :--- |
| - Interval timer mode | No operation is carried out from start trigger detection (TSmn=1) until count clock <br> generation. <br> The first count clock loads the value of TDRmn to TCRmn and the subsequent <br> count clock performs count down operation (see 6.3 (6) (a) Start timing in <br> interval timer mode). |
| - Event counter mode | Writing 1 to TSmn bit loads the value of TDRmn to TCRmn. <br> The subsequent count clock performs count down operation. <br> The external trigger detection selected by STSmn2 to STSmn0 bits in the <br> TMRmn register does not start count operation (see 6.3 (6) (b) Start timing in <br> event counter mode). |
| - Capture mode | No operation is carried out from start trigger detection until count clock <br> generation. <br> The first count clock loads 0000H to TCRmn and the subsequent count clock <br> performs count up operation (see 6.3 (6) (c) Start timing in capture mode). |
| - One-count mode | When TSmn = 0, writing 1 to TSmn bit sets the start trigger wait state. <br> No operation is carried out from start trigger detection until count clock <br> generation. <br> The first count clock loads the value of TDRmn to TCRmn and the subsequent <br> count clock performs count down operation (see 6.3 (6) (d) Start timing in one- <br> count mode). |
| - Capture \& one-count mode | When TSmn = 0, writing 1 to TSmn bit sets the start trigger wait state. <br> No operation is carried out from start trigger detection until count clock <br> generation. <br> The first count clock loads 0000H to TCRmn and the subsequent count clock <br> performs count up operation (see 6.3 (6) (e) Start timing in capture \& one- <br> count mode). |

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )
(a) Start timing in interval timer mode
$<1>$ Writing 1 to TSmn sets TEmn = 1 .
<2> The write data to TSmn is held until count clock generation.
<3> TCRmn holds the initial value until count clock generation.
$<4>$ On generation of count clock, the "TDRmn value" is loaded to TCRmn and count starts.

Figure 6-15. Start Timing (In Interval Timer Mode)


Caution In the first cycle operation of count clock after writing TSmn, an error at a maximum of one clock is generated since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated at count start by setting MDmn0 $=1$.

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )
(b) Start timing in event counter mode
$<1>$ While TEmn is set to 0, TCRmn holds the initial value.
<2> Writing 1 to TSmn sets 1 to TEmn.
$<3>$ As soon as 1 has been written to TSmn and 1 has been set to TEmn, the "TDRmn value" is loaded to TCRmn to start counting.
<4> After that, the TCRmn value is counted down according to the count clock.

Figure 6-16. Start Timing (In Event Counter Mode)


Remark $m$ : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )
(c) Start timing in capture mode
$<1>$ Writing 1 to TSmn sets TEmn = 1 .
<2> The write data to TSmn is held until count clock generation.
<3> TCRmn holds the initial value until count clock generation.
$<4>$ On generation of count clock, 0000 H is loaded to TCRmn and count starts.

Figure 6-17. Start Timing (In Capture Mode)


Caution In the first cycle operation of count clock after writing TSmn, an error at a maximum of one clock is generated since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated at count start by setting MDmn0 $=1$.

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )
(d) Start timing in one-count mode
$<1>$ Writing 1 to TSmn sets TEmn = 1 .
<2> Enters the start trigger input wait status, and TCRmn holds the initial value.
$<3>$ On start trigger detection, the "TDRmn value" is loaded to TCRmn and count starts.

Figure 6-18. Start Timing (In One-count Mode)


Note When the one-count mode is set, the operation clock ( fмск) $^{\prime}$ is selected as count clock (CCSmn $=0$ ).

## Caution An input signal sampling error is generated since operation starts upon start trigger detection

 (The error is one count clock when TImn is used).Remark m : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )
(e) Start timing in capture \& one-count mode
$<1>$ Writing 1 to TSmn sets TEmn = 1 .
<2> Enters the start trigger input wait status, and TCRmn holds the initial value.
$<3>$ On start trigger detection, 0000 H is loaded to TCRmn and count starts.

Figure 6-19. Start Timing (In Capture \& One-count Mode)


Note When the capture \& one-count mode is set, the operation clock ( $\mathrm{f}_{\mathrm{m} с к}$ ) is selected as count clock (CCSmn = 0 ).

Caution An input signal sampling error is generated since operation starts upon start trigger detection (The error is one count clock when TImn is used).

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

## (7) Timer channel stop register $\mathbf{m}$ (TTm)

TTm is a trigger register that is used to clear a timer counter (TCRmn) and stop the counting operation of each channel.
When a bit (TTmn) of this register is set to 1 , the corresponding bit (TEmn) of timer channel enable status register $m(T E m)$ is cleared to 0 . TTmn is a trigger bit and cleared to 0 immediately when TEmn $=0$.
TTm can be set by a 16-bit memory manipulation instruction.
The lower 8 bits of TTm can be set with a 1-bit or 8-bit memory manipulation instruction with TTmL. Reset signal generation clears this register to 0000 H .

Figure 6-20. Format of Timer Channel Stop Register m (TTm)

Address: F01B4H, F01B5H (TT0), F01F4H, F01F5H (TT1) After reset: 0000H R/W
F0234H, F0235H (TT2)


| TT <br> mn | Operation stop trigger of channel n |
| :---: | :--- |
| 0 | No trigger operation |
| 1 | Operation is stopped (stop trigger is generated). |

Caution Be sure to clear bits $\mathbf{1 5}$ to $\mathbf{8}$ of TTm to 0 .

Remarks 1. When the TTm register is read, 0 is always read.
2. $m$ : Unit number $(m=0$ to 2$)$
n : Channel number ( $\mathrm{n}=0$ to 7 )
(8) Timer output enable register $m$ (TOEm)

TOEm is used to enable or disable timer output of each channel.
Channel n for which timer output has been enabled becomes unable to rewrite the value of the TOmn bit of the timer output register (TOm) described later by software, and the value reflecting the setting of the timer output function through the count operation is output from the timer output pin (TOmn).
TOEm can be set by a 16 -bit memory manipulation instruction.
The lower 8 bits of TOEm can be set with a 1-bit or 8-bit memory manipulation instruction with TOEmL. Reset signal generation clears this register to 0000 H .

Figure 6-21. Format of Timer Output Enable Register m (TOEm)

Address: F01BAH, F01BBH (TOE0), F01FAH, F01FBH (TOE1), After reset: 0000H R/W
F023AH, F023BH (TOE2),

| Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOEm | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { TOE } \\ \text { m7 } \end{gathered}$ | $\begin{gathered} \text { TOE } \\ \text { m6 } \end{gathered}$ | $\begin{gathered} \text { TOE } \\ \text { m5 } \end{gathered}$ | $\begin{gathered} \text { TOE } \\ \text { m4 } \end{gathered}$ | TOE | $\begin{gathered} \text { TOE } \\ \text { m2 } \end{gathered}$ | $\begin{gathered} \text { TOE } \\ \text { m1 } \end{gathered}$ | $\begin{gathered} \text { TOE } \\ \text { m0 } \end{gathered}$ |


| TOE <br> mn | Timer output enable/disable of channel n |
| :---: | :--- |
| 0 | The TOmn operation stopped by count operation (timer channel output bit). <br> Writing to the TOmn bit is enabled. <br> The TOmn pin functions as data output, and it outputs the level set to the TOmn bit. <br> The output level of the TOmn pin can be manipulated by software. |
| 1 | The TOmn operation enabled by count operation (timer channel output bit). <br> Writing to the TOmn bit is disabled (writing is ignored). <br> The TOmn pin functions as timer output, and the TOEmn is set or reset depending on the timer operation. <br> The TOmn pin outputs the square-wave or PWM depending on the timer operation. |

Caution Be sure to clear bits 15 to 8 of TOEm to 0 .

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

## (9) Timer output register m (TOm)

TOm is a buffer register of timer output of each channel.
The value of each bit in this register is output from the timer output pin (TOmn) of each channel.
This register can be rewritten by software only when timer output is disabled (TOEmn $=0$ ). When timer output is enabled (TOEmn = 1), rewriting this register by software is ignored, and the value is changed only by the timer operation.
To use the pins sharing timer output as port function pins, set the corresponding TOmn bit to " 0 ".
TOm can be set by a 16-bit memory manipulation instruction.
The lower 8 bits of TOm can be set with an 8-bit memory manipulation instruction with TOmL.
Reset signal generation clears this register to 0000 H .

Figure 6-22. Format of Timer Output Register m (TOm)


| TO <br> mn |  | Timer output of channel n |
| :---: | :--- | :--- |
| 0 | Timer output value is " 0 ". |  |
| 1 | Timer output value is " 1 ". |  |

Caution Be sure to clear bits $\mathbf{1 5}$ to $\mathbf{8}$ of TOm to 0 .

Remark $m$ : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

## (10) Timer output level register m (TOLm)

TOLm is a register that controls the timer output level of each channel.
The setting of the inverted output of channel $n$ by this register is reflected at the timing of set or reset of the timer output signal while the timer output is enabled ( $\mathrm{TOEmn}=1$ ) in the combination operation mode $(\mathrm{TOMmn}=1)$. In the toggle mode ( $\mathrm{TOMmn}=0$ ), this register setting is invalid.
TOLm can be set by a 16 -bit memory manipulation instruction.
The lower 8 bits of TOLm can be set with an 8-bit memory manipulation instruction with TOLmL.
Reset signal generation clears this register to 0000 H .

Figure 6-23. Format of Timer Output Level Register m (TOLm)

Address: $\mathrm{F01BCH}, \mathrm{F01BDH}$ (TOL0), F01FCH, F01FDH (TOL1), After reset: 0000H R/W
F023CH, F023DH (TOL2)

| Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOLm | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { TOL } \\ \text { m7 } \end{gathered}$ | TOL | $\begin{gathered} \text { TOL } \\ \text { m5 } \end{gathered}$ | $\begin{gathered} \text { TOL } \\ \mathrm{m} 4 \end{gathered}$ | $\begin{gathered} \text { TOL } \\ \text { m3 } \end{gathered}$ | $\begin{gathered} \text { TOL } \\ \text { m2 } \end{gathered}$ | $\begin{gathered} \text { TOL } \\ \text { m1 } \end{gathered}$ | $\begin{gathered} \text { TOL } \\ \text { m0 } \end{gathered}$ |


| TOL <br> mn | Control of timer output level of channel n |
| :---: | :--- |
| 0 | Positive logic output (active-high) |
| 1 | Inverted output (active-low) |

Caution Be sure to clear bits 15 to 8 of TOLm to 0 .

Remarks 1. If the value of this register is rewritten during timer operation, the timer output is inverted when the timer output signal changes next, instead of immediately after the register value is rewritten.
2. $m$ : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

## (11) Timer output mode register m (TOMm)

TOMm is used to control the timer output mode of each channel.
When a channel is used for the single-operation function, set the corresponding bit of the channel to be used to 0 . When a channel is used for the combination operation function (PWM output, one-shot pulse output, or multiple PWM output), set the corresponding bit of the master channel to 0 and the corresponding bit of the slave channel to 1 .
The setting of each channel n by this register is reflected at the timing when the timer output signal is set or reset while the timer output is enabled (TOEmn = 1).

TOMm can be set by a 16-bit memory manipulation instruction.
The lower 8 bits of TOMm can be set with an 8-bit memory manipulation instruction with TOMmL.
Reset signal generation clears this register to 0000 H .

Figure 6-24. Format of Timer Output Mode Register m (TOMm)
F023EH, F023FH (TOM2),
Symbol

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { TOM } \\ \text { m7 } \end{gathered}$ | $\begin{gathered} \text { TOM } \\ \text { m6 } \end{gathered}$ | $\begin{gathered} \text { TOM } \\ \text { m5 } \end{gathered}$ | $\begin{gathered} \text { TOM } \\ \mathrm{m} 4 \end{gathered}$ | $\begin{gathered} \text { TOM } \\ \text { m3 } \end{gathered}$ | $\begin{gathered} \text { TOM } \\ \text { m2 } \end{gathered}$ | $\begin{gathered} \text { TOM } \\ \text { m1 } \end{gathered}$ | $\begin{gathered} \text { TOM } \\ \text { m0 } \end{gathered}$ |


| TOM <br> mn | Control of timer output mode of channel n |
| :---: | :--- |
| 0 | Toggle mode (to produce toggle output by timer interrupt request signal (INTTMmn)) |
| 1 | Combination operation mode (output is set by the timer interrupt request signal (INTTMmn) of the master <br> channel, and reset by the timer interrupt request signal (INTTMmp) of the slave channel.) |

Caution Be sure to clear bits $\mathbf{1 5}$ to 8 of TOMm to 0 .

Remark $m$ : Unit number ( $\mathrm{m}=0$ to 2 ), n : Channel number, p : Slave channel number

## (12) Noise filter enable registers 0 to 2 (TNFEN0 to TNFEN2)

TNFENO is used to set for each channel whether the noise filter can be used for the input signal from the timer input pin of timer array unit 0 .
TNFEN1 is used to set for each channel whether the noise filter can be used for the input signal from the timer input pin of timer array unit 1.
TNFEN2 is used to set for each channel whether the noise filter can be used for the input signal from the timer input pin of timer array unit 2.
Enable the noise filter by setting the corresponding bits to 1 on the pins in need of noise removal.
When the noise filter is ON, it detects the correspondence between the 2 clocks with the CPU/peripheral hardware clock (fмск), and synchronizes them. When the noise filter is OFF, only synchronization is performed with the CPU/peripheral hardware clock ( $\mathrm{f}_{\mathrm{m} с к)}$ ).
TNFENO to TNFEN2 can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears these registers to 00 H .

Figure 6-25. Format of Noise Filter Enable Register 0 (TNFENO)


| TNFEN07 |  | Enable/disable using noise filter of TIO7 pin input signal |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN06 |  | Enable/disable using noise filter of TI06 pin input signal |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN05 |  | Enable/disable using noise filter of TI05 pin input signal |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN04 | Enable/disable using noise filter of TIO4 pin input signal |  |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN03 |  | Enable/disable using noise filter of TIO3 pin input signal |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN02 |  | Enable/disable using noise filter of TIO2 pin input signal |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN01 |  | Enable/disable using noise filter of TIO1 pin input signal |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFENOO |  | Enable/disable using noise filter of TIOO pin input signal |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |

Remark The pins mounted differ depending on the product. See 6.3 (13) Timer input select registers 0, 1 (TIS0, TIS1) for details.

Figure 6-26. Format of Noise Filter Enable Register 1 (TNFEN1)


| TNFEN17 |  | Enable/disable using noise filter of TI17 pin input signal |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN16 |  | Enable/disable using noise filter of TI16 pin input signal |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN15 |  | Enable/disable using noise filter of TI15 pin input signal |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN14 | Enable/disable using noise filter of TI14 pin input signal |  |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN13 |  | Enable/disable using noise filter of TI13 pin input signal |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN12 |  | Enable/disable using noise filter of TI12 pin input signal |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN11 |  | Enable/disable using noise filter of TI11 pin input signal |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN10 |  | Enable/disable using noise filter of TI10 pin input signal |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |

Remark The pins mounted differ depending on the product. See 6.3 (13) Timer input select registers 0,1 (TIS0, TIS1) for details.

Figure 6-27. Format of Noise Filter Enable Register 2 (TNFEN2)

| Address: F | 68H Af | reset: 00 H | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TNFEN2 | TNFEN27 | TNFEN26 | TNFEN25 | TNFEN24 | TNFEN23 | TNFEN22 | TNFEN21 | TNFEN20 |


| TNFEN27 | Enable/disable using noise filter of TI27 pin input signal |  |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN26 |  | Enable/disable using noise filter of TI26 pin input signal |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN25 | Enable/disable using noise filter of TI25 pin input signal |  |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN24 | Enable/disable using noise filter of TI24 pin input signal |  |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN23 | Enable/disable using noise filter of TI23 pin input signal |  |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN22 | Enable/disable using noise filter of TI22 pin input signal |  |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN21 | Enable/disable using noise filter of TI21 pin input signal |  |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |


| TNFEN20 | Enable/disable using noise filter of TI20 pin input signal |  |
| :---: | :--- | :--- |
| 0 | Noise filter OFF |  |
| 1 | Noise filter ON |  |

## (13) Sampling clock select register (TNFSMP0 to TNFSMP2)

Figure 6-28. Format of sampling clock select register (TNFSMP0 to TNFSMP2)

Address: F0061H After reset: 00 H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TNFSMPO | NFSMP013 | NFSMP012 | NFSMP011 | NFSMP010 | NFSMP003 | NFSMP002 | NFSMP001 | NFSMP000 |


| Address: F00 | After reset: 00 H |  |  | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TNFSMP1 | NFS | MP113 | NFSMP112 | NFSMP111 | NFSMP110 | NFSMP103 | NFSMP102 | NFSMP101 | NFSMP100 |

Address: F0069H After reset: 00 H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TNFSMP2 | NFSMP213 | NFSMP212 | NFSMP211 | NFSMP210 | NFSMP203 | NFSMP202 | NFSMP201 | NFSMP200 |


| NFSMPmn3 | NFSMPmn2 | NFSMPmn1 | NFSMPmn0 | Clock select |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $\mathrm{f}_{\text {CLK }}$ |
| 0 | 0 | 0 | 1 | $\mathrm{fcLK}^{\prime} / 2$ |
| 0 | 0 | 1 | 0 | $\mathrm{f}_{\mathrm{CLK}} / 2^{2}$ |
| 0 | 0 | 1 | 1 | $\mathrm{f}_{\mathrm{CLK}} / 2^{3}$ |
| 0 | 1 | 0 | 0 | $\mathrm{f}_{\text {CLK } / 2}{ }^{4}$ |
| 0 | 1 | 0 | 1 | $\mathrm{f}_{\text {cık } / 2{ }^{5}}$ |
| 0 | 1 | 1 | 0 | $\mathrm{f}_{\text {cık }} / 2^{6}$ |
| 0 | 1 | 1 | 1 | $\mathrm{f}_{\text {cık }} / 2^{7}$ |
| 1 | 0 | 0 | 0 | $\mathrm{f}_{\mathrm{CLK}} / 2^{8}$ |
| 1 | 0 | 0 | 1 | $\mathrm{f}_{\mathrm{CLK}} / 2^{9}$ |
| 1 | 0 | 1 | 0 | $\mathrm{f}_{\text {main }}$ |
| 1 | 0 | 1 | 1 | $\mathrm{f}_{\text {Main }} / 2$ |
| 1 | 1 | 0 | 0 | $\mathrm{f}_{\text {MAII } / 2} 2^{2}$ |
| 1 | 1 | 0 | 1 | $\mathrm{f}_{\text {MAII } / 2{ }^{3}}$ |
| 1 | 1 | 1 | 0 | $\mathrm{f}_{\text {MAII } / 22^{4}}$ |
| 1 | 1 | 1 | 1 | $\mathrm{f}_{\mathrm{LL}}$ |

Note In fact, NF clock is gated by TAUxEN. If not use TAU, NE is also disabled.

## (14) Noise filter clock select register (TNFCS0 to TNFCS2)

Figure 6-29. Format of noise filter clock select register (TNFCS0 to TNFCS2)

| Address: F0062H | After reset: 00 H |  | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TNFCSO | TNFCS07 | TNFCS06 | TNFCS05 | TNFCS04 | TNFCS03 | TNFCS02 | TNFCS01 | TNFCS00 |
| Address: F0066H | H After reset: OOH R/W |  |  |  |  |  |  |  |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TNFCS1 | TNFCS17 | TNFCS16 | TNFCS15 | TNFCS14 | TNFCS13 | TNFCS12 | TNFCS11 | TNFCS10 |
| Address: F006AH | H After r | t: OOH |  |  |  |  |  |  |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TNFCS2 | TNFCS27 | TNFCS26 | TNFCS25 | TNFCS24 | TNFCS23 | TNFCS22 | TNFCS21 | TNFCS20 |


| TNFCSmn | Noise filter clock for TImn (m:TAU unit Number (0 to 2), : channel Number (0 to 7)) |
| :---: | :--- |
| 0 | NFSMPm0 selected by TNFSMPm0[3:0] |
| 1 | NFSMPm1 selected by TNFSMPm1[3:0] |

## (15) Timer input select register (TIS00, TIS01, TIS10, TIS11, TIS20, TIS21)

These registers are used for alternate switch of TAU input pins. TIS00 and TISO1 is for TAU unit0, TIS10 and TIS11 for TAU unit1, TIS20 and TIS21 for TAU unit2.

Figure 6-30. Format of Timer Input Select Register 0 (TIS00, TIS01) (1/2)

Address: $\mathrm{FOO7OH} \quad$ After reset: $00 \mathrm{H} \quad$ R/W (Note: Bits 1 and 5 are read only bit)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIS00 | TIS031 | TIS030 | 0 | TIS020 | TIS011 | TIS010 | 0 | TIS000 |

Address: F0071H After reset: $00 \mathrm{H} \quad$ R/W (Note: Bits 1 and 5 are read only bit)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIS01 | TIS071 | TIS070 | 0 | TIS060 | TIS051 | TIS050 | 0 | TIS040 |
|  |  |  |  |  |  |  |  |  |


| TIS000 | TIOO (TAU unitO CHO ) alternate pin selection |
| :---: | :--- |
| 0 | P00 |
| 1 | P 136 |


| TIS011 | TIS010 | TIO1 (TAU unit0 CH 1 ) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P01 |
| 0 | 1 | P80 |
| 1 | 0 | P94 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TIS020 | TIO2 (TAU unitO CH 2$)$ alternate pin selection |  |
| :---: | :--- | :--- |
| 0 | P02 |  |
| 1 | P50 |  |


| TIS031 | TIS030 | TIO3 (TAU unit0 CH3) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P03 |
| 0 | 1 | P 81 |
| 1 | 0 | P 95 |
| 1 | 1 | P 70 |


| TIS040 | TIO4 (TAU unit0 CH4) alternate pin selection |
| :---: | :---: |
| 0 | P04 |
| 1 | P51 |


| TIS051 | TIS050 | TIO5 (TAU unit0 CH5) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P05 |
| 0 | 1 | P82 |
| 1 | 0 | P96 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TIS060 | TIO6 (TAU unit0 CH6) alternate pin selection |
| :---: | :---: |
| 0 | P06 |
| 1 | P52 |

Figure 6-30. Format of Timer Input Select Register 0 (TIS00, TIS01) (2/2)

| TIS071 | TIS070 | TIO7 (TAU unit0 CH7) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P07 |
| 0 | 1 | P 83 |
| 1 | 0 | P97 |
| Other than the above |  | Setting prohibited (same as "00" setting) |

Figure 6-31. Format of TIS10 and TIS11 Registers (1/2)

| Address: | H Af | et: 00 H |  | 0, 1 a | read |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TIS10 | TIS131 | TIS130 | 0 | TIS120 | TIS111 | TIS110 | 0 | 0 |

Address: F0073H After reset: 00 H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIS11 | TIS171 | TIS170 | TIS161 | TIS160 | TIS151 | TIS150 | TIS141 | TIS140 |
|  | TIS111 | TIS110 | TI11 (TAU unit1 CH1) alternate pin selection |  |  |  |  |  |
|  | 0 | 0 | P11 |  |  |  |  |  |
|  | 0 | 1 | P84 |  |  |  |  |  |
|  | 1 | 0 | P140 |  |  |  |  |  |
|  | 1 | 1 | P64 |  |  |  |  |  |


| TIS120 | T112 (TAU unit1 CH2) alternate pin selection |  |
| :---: | :---: | :---: |
| 0 | P12 |  |
| 1 | P 02 |  |


| TIS131 | TIS130 |  |
| :---: | :---: | :---: |
| 0 | 0 | P13 |
| 0 | 1 | P03 (TAU unit1 CH3) alternate pin selection |
| 1 | 0 | P53 |
| 1 | 1 | P85 |


| TIS141 | TIS140 | TI14 (TAU unit1 CH4) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P 14 |
| 0 | 1 | P 04 |
| 1 | 0 | P 54 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TIS151 | TIS150 |  |
| :---: | :---: | :---: |
| 0 | 0 | P15 |
| 0 | 1 | P05 |
| 1 | 0 | P55 |
| 1 | 1 | P86 |


| TIS161 | TIS160 | TI16 (TAU unit1 CH6) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P16 |
| 0 | 1 | P06 |
| 1 | 0 | P56 |
| Other than the above |  | Setting prohibited (same as "00" setting) |

Figure 6-31. Format of TIS10 and TIS11 Registers (2/2)

| TIS171 | TIS170 |  | TI17 (TAU unit1 CH7) alternate pin selection |
| :---: | :---: | :--- | :--- |
| 0 | 0 | P17 |  |
| 0 | 1 | P07 |  |
| 1 | 0 | P87 |  |
| 1 | 1 | P57 |  |

Figure 6-32. Format of TIS20 and TIS21 Registers (1/2)

| Address: | 4H Aft | t: OOH | /W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TIS20 | TIS231 | TIS230 | TIS221 | TIS220 | TIS211 | TIS210 | TIS201 | TIS200 |

Address: F0075H After reset: 00 H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TIS21 | TIS271 | TIS270 | TIS261 | TIS260 | TIS251 | TIS250 | TIS241 | TIS240 |
|  |  |  |  |  |  |  |  |  |  |


| TIS201 | TIS200 | TI20 (TAU unit2 CH0) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P60 |
| 0 | 1 | P30 |
| 1 | 0 | P132 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TIS211 | TIS210 |  |
| :---: | :---: | :--- |
| 0 | 0 | P61 |
| 0 | 1 | P31 |
| 1 | 0 | P131 (TAU unit2 CH1) alternate pin selection |
| 1 | 1 | P90 |


| TIS221 | TIS220 | TI22 (TAU unit2 CH2) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P75 |
| 0 | 1 | P32 |
| 1 | 0 | P133 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TIS231 | TIS230 | TI23 (TAU unit2 CH3) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P74 |
| 0 | 1 | P33 |
| 1 | 0 | P91 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TIS241 | TIS240 | TI24 (TAU unit2 CH4) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P66 |
| 0 | 1 | P34 |
| 1 | 0 | P134 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TIS251 | TIS250 | TI25 (TAU unit2 CH5) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P65 |
| 0 | 1 | P92 |
| 1 | 0 | P35 |
| Other than the above |  | Setting prohibited (same as "00" setting) |

Figure 6-32. Format of TIS20 and TIS21 Registers (2/2)

| TIS261 | TIS260 | TI26 (TAU unit2 CH6) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P63 |
| 0 | 1 | P36 |
| 1 | 0 | P135 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TIS271 | TIS270 | TI27 (TAU unit2 CH7) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P93 |
| 0 | 1 | P62 |
| 1 | 0 | P37 |
| Other than the above |  | Setting prohibited (same as "00" setting) |

## (16) Timer output select register (TOS00, TOS01, TOS10, TOS11, TOS20, TOS21)

These registers are used for alternate switch of TAU output pins. TOS00 to TOS01 is for TAU unit0, TOS10 to TOS11 for TAU unit1, TOS20 to TOS21 for TAU unit2.

Figure 6-33. Format of Timer Output Select Register 0 (TOSO) (1/2)

| Address: | 6H Aft | et: 00 H |  | s 1 and 5 | read on |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TOS00 | TOS031 | TOS030 | 0 | TOS020 | TOS011 | TOS010 | 0 | TOS000 |

Address: F0077H After reset: 00 H R/W: (Note: Bits 1 and 5 are read only bit.)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TOS01 | TOS071 | TOS070 | 0 | TOS060 | TOS051 | TOS050 | 0 | TOS040 |
|  |  |  |  |  |  |  |  |  |  |


| TOS000 |  | TO00 (TAU unit0 CHO) alternate pin selection |
| :---: | :--- | :--- |
| 0 | P00 |  |
| 1 | P136 |  |


| TOS011 | TIS010 | TO01 (TAU unit0 CH1) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P01 |
| 0 | 1 | P80 |
| 1 | 0 | P94 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TOS020 | TO02 (TAU unitO CH 2$)$ alternate pin selection |
| :---: | :---: |
| 0 | P02 |
| 1 | P50 |


| TOS031 | TOS030 |  | TO03 (TAU unit0 CH 3$)$ alternate pin selection |
| :---: | :---: | :--- | :--- |
| 0 | 0 | P03 |  |
| 0 | 1 | P81 |  |
| 1 | 0 | P95 |  |
| 1 | 1 | P70 |  |


| TOS040 | TO04 (TAU unit0 CH 4 ) alternate pin selection |
| :---: | :---: |
| 0 | P04 |
| 1 | P51 |


| TOS051 | TOS050 | TO05 (TAU unit0 CH5) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P05 |
| 0 | 1 | P82 |
| 1 | 0 | P96 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TOS060 |  | TO06 (TAU unit0 CH 6$)$ alternate pin selection |
| :---: | :---: | :---: |
| 0 | P06 |  |
| 1 | P52 |  |

Figure 6-33. Format of Timer Output Select Register 0 (TOSO) (2/2)

| TOS071 | TOS070 | TO07 (TAU unit0 CH 7 ) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P07 |
| 0 | 1 | P83 |
| 1 | 0 | P97 |
| Other than the above |  | Setting prohibited (same as "00" setting) |

Figure 6-34. Format of TOS10 and TOS11 Registers (1/2)


Address: F007AH After reset: 00 H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOS11 | TOS171 | TOS170 | TOS161 | TOS160 | TOS151 | TOS150 | TOS141 | TOS140 |
|  |  |  |  |  |  |  |  |  |


| TOS111 | TOS110 | TO11 (TAU unit1 CH 1$)$ alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P11 |
| 0 | 1 | P84 |
| 1 | 0 | P140 |
| 1 | 1 | P64 |


| TOS120 | TO12 (TAU unit1 CH 2$)$ alternate pin selection |  |
| :---: | :---: | :---: |
| 0 | P12 |  |
| 1 | P02 |  |


| TOS131 | TOS130 | TO13 (TAU unit1 CH 3$)$ alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P13 |
| 0 | 1 | P03 |
| 1 | 0 | P53 |
| 1 | 1 | P85 |


| TOS141 | TOS140 | TO14 (TAU unit1 CH 4 ) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P14 |
| 0 | 1 | P04 |
| 1 | 0 | P54 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TOS151 | TOS150 | TO15 (TAU unit1 CH5) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P15 |
| 0 | 1 | P05 |
| 1 | 0 | P55 |
| 1 | 1 | P86 |


| TOS161 | TOS160 | TO16 (TAU unit1 CH6) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P16 |
| 0 | 1 | P06 |
| 1 | 0 | P56 |
| Other than the above |  | Setting prohibited (same as "00" setting) |

Figure 6-34. Format of TOS10 and TOS11 Registers (2/2)

| TOS171 | TOS170 | TO17 (TAU unit1 CH 7$)$ alternate pin selection |  |
| :---: | :---: | :--- | :--- |
| 0 | 0 | P17 |  |
| 0 | 1 | P07 |  |
| 1 | 0 | P87 |  |
| 1 | 1 | P57 |  |

Figure 6-35. Format of TOS20 and TOS21 Registers (1/2)


Address: F007CH After reset: 00 H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOS21 | TOS271 | TOS270 | TOS261 | TOS260 | TOS251 | TOS250 | TOS241 | TOS240 |
|  | TOS201 | TOS200 | TO20 (TAU unit2 CH0) alternate pin selection |  |  |  |  |  |
|  | 0 | 0 | P60 |  |  |  |  |  |
|  | 0 | 1 | P30 |  |  |  |  |  |
|  | 1 | 0 | P132 |  |  |  |  |  |
|  | Other than the above |  | Setting prohibited (same as "00" setting) |  |  |  |  |  |


| TOS211 | TOS210 | TO21 (TAU unit2 CH1) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P61 |
| 0 | 1 | P31 |
| 1 | 0 | P131 |
| 1 | 1 | P90 |


| TOS221 | TOS220 | TO22 (TAU unit2 CH 2 ) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P75 |
| 0 | 1 | P32 |
| 1 | 0 | P133 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TOS231 | TOS230 | TO23 (TAU unit2 CH3) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P74 |
| 0 | 1 | P33 |
| 1 | 0 | P91 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TOS241 | TOS240 | TO24 (TAU unit2 CH4) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P66 |
| 0 | 1 | P34 |
| 1 | 0 | P134 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TOS251 | TOS250 | TO25 (TAU unit2 CH5) alternate pin selection |
| :---: | :---: | :--- |
| 0 | 0 | P65 |
| 0 | 1 | P92 |
| 1 | 0 | P35 |
| Other than the above |  | Setting prohibited (same as "00" setting) |

Figure 6-35. Format of TOS20 and TOS21 Registers (2/2)

| TOS261 | TOS260 | TO26 (TAU unit2 CH6) alternate pin selection |
| :---: | :---: | :--- | :--- |
| 0 | 0 | P36 |
| 0 | 1 | P63 |
| 1 | 0 | P135 |
| Other than the above |  | Setting prohibited (same as "00" setting) |


| TIS271 | TIS270 | TI27 (TAU unit2 CH7) alternate pin selection |  |
| :---: | :---: | :--- | :--- |
| 0 | 0 | P93 |  |
| 0 | 1 | P37 |  |
| 1 | 0 | P62 |  |
| Other than the above |  | Setting prohibited (same as "00" setting) |  |

Considering direct LED driving, or other large current application, 16-bit resolution PWM outputs are also alternated to the SM pins. When configure pin function, the policy is that odd TO (ch1,3,5,7) of TAU should be output with higher priority. In addition, 4 kinds of output with different periods using different master CH's can be achieved if by this means.

## (17) Timer input select else register (TISELSE)

This register provides below selection function.
(a) TAU unit 0 channel5 input selection

The input source can be timer input signal (TIO5) from port or internal/external clock.
(b) Timer conjunction function of timer output to timer input just like 78K0/Dx2.

TAU unit0 CH 1 output can be connected to TAU unit0 CH 0 . This function is controlled by bit6.
TAU unit2 CH 1 output can be connected to TAU unit2 CH . This function is controlled by bit7.
This function is used for measuring speed or taco pulse. If only use timer caupture function to measure, there will be too many interrupts and increase the loading of software when input is higher (about $8 \mathrm{kHz}, 125 \mathrm{us}$ interrupt interval). So division of interrupt is necessary. At this usage, one timer is used as capture mode, its output is internally connected to another timer (operated as external event mode) to generate divided interrupt.
(Refer to TMP2 and TMP3 conjunction function of $78 \mathrm{KO} / \mathrm{Dx} 2$ )

Figure 6-36. Format of TISELSE Registers


| TIO5SEL1 | TIO5SEL0 | TIS051 | TIS050 | TAU unit0 CH5 input alternate selection |  |  |  |
| :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | P05 |  |  |  |
| 0 | 0 | 0 | 1 | P82 |  |  |  |
| 0 | 0 | 1 | 0 | P96 |  |  |  |
| 0 | 1 | $x$ | $x$ | Low-speed on-chip clock (fil) |  |  |  |
| 1 | 0 | $x$ | $x$ | Sub system clock (fsub) |  |  |  |
| 1 | 1 | $x$ | $x$ | Main external clock (fEx) |  |  |  |
| Other than the above |  |  |  |  |  |  | Setting prohibited (same as "0000" setting) |

Considering the below purposes, every peripheral clock is connected to TIO5 of TAUO

- Low-speed on-chip clock: For Frequency Detection of Safefy Function.
- Sub system clock: For the ultra accuracy trimming of high-speed on-chip oscillator ${ }^{\text {Note }}$
- External main clock: For the ultra accuracy trimming of high-speed on-chip oscillator without sub system clock Note

Note: Count present operation frequency by timer. It is possible to change trimming code by access HIOTRM register.

| TOTICON0 | Timer conjunction function control |
| :---: | :---: |
| 0 | Cut off the connection of TAU unit0 CH 1 output to CH 0 input |
| 1 | Connect TAU unit0 CH1 output to TAU unit0 CH 0 input |


| TOTICON1 | Timer conjunction function control |
| :---: | :--- |
| 0 | Cut off the connection of TAU unit2 CH 1 output to CH 0 input |
| 1 | Connect TAU unit2 CH1 output to TAU unit2 CH 0 input |

The connection with TOTICONn is used to count external event (pulse) input to TIO1/TI21 in long term such as 16-bit counter is overflowed. Timer array unit 0 channel $1 /$ timer array unit 2 channel 1 is worked as divider of input pulse and generates slower pulse to TO01/TO21. Timer array unit 0 channel 0/timer array unit 2 channel 0 is worked as external event counter. Its expected value should be made the calculated value according to timer array unit 0 channel $1 /$ timer array unit 2 channel 1 divider setting.

## (18) Serial communication pin select register (STSEL0, STSEL1)

These registers are used for alternate switch of serial input/output pins.

Figure 6-37. Format of STSELO Register
Address: FFF3CH After reset: 00 H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STSELO | 0 | SCSI100 | 0 | SCSIO10 | SCSIOO1 | SCSIO00 | SUARTF1 | SUARTF0 |
|  |  |  |  |  |  |  |  |  |


| SUARTF0 | Communication pin selection of UARTF0 |  |
| :---: | :--- | :--- |
|  | LTxD0 |  |
| 0 | P71 | LRxD0 |
| 1 | P15 | P70 |


| SUARTF1 | Communication pin selection of UARTF1 |  |
| :---: | :--- | :--- |
|  | LTxD1 | LRxD1 |
| 0 | P10 | P11 |
| 1 | P131 | P132 |


| SCSI001 | SCSI000 | CSI00 communication pin selection |  |  |
| :---: | :---: | :--- | :--- | :--- |
|  |  | $\overline{\text { SCK00 }}$ | SI00 | SO00 |
| 0 | 0 | P 10 | P 11 | P 12 |
| 0 | 1 | P 04 | P 03 | P 02 |
| 1 | 0 | P 34 | P 33 | P 32 |
| Other than the above |  |  |  |  |


| SCSI010 | CSI01 communication pin selection |  |  |
| :---: | :---: | :---: | :---: |
|  | $\overline{\text { SCK01 }}$ | SI01 | SO01 |
| 0 | P 74 | P 75 | P 13 |
| 1 | P 56 | P 55 | P 54 |


| SCSI100 | CSI10 communication pin selection |  |  |
| :---: | :--- | :--- | :--- |
|  | $\overline{\text { SCK10 }}$ | SI10 | SO10 |
| 0 | P 133 | P 132 | P 131 |
| 1 | P 51 | P 52 | P 53 |

Figure 6-38. Format of STSEL1 Register
Address: FFF3DH After reset: 00 H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STSEL1 | SIIC1 | SIIC0 | 0 | 0 | SCAN1 | SCAN0 | TMCAN1 | TMCAN0 |
|  |  |  |  |  |  |  |  |  |


| TMCAN0 | Input source switch of TAU unit1 CH4 |
| :---: | :---: |
| 0 | Input from TI14 (after selected by TIS141 to 0 bits) |
| 1 | TSOUT of aFCAN0 (CAN0 time stamp function) |


| TMCAN1 | Input source switch of TAU unit1 CH5 |
| :---: | :--- |
| 0 | Input from TI15 (after selected by TIS151 to 0 bits) |
| 1 | TSOUT of aFCAN1 (CAN1 time stamp function) |


| SCAN0 | Communication pin selection of aFCAN0 |  |
| :---: | :--- | :--- |
|  | CTxD0 |  |
| 0 | P71 | CRxD0 |
| 1 | P00 | P70 |


| SCAN1 | Communication pin selection of aFCAN1 |  |
| :---: | :--- | :--- |
|  | CTxD1 | CRxD1 |
| 0 | P62 | P63 |
| 1 | P134 | P135 |


| SIIC1 | SIIC0 | Communication pin selection of IIC11 |  |
| :---: | :---: | :--- | :--- |
|  |  | SCL11 | SDA11 |
| 0 | 0 | P60 | P61 |
| 0 | 1 | P30 | P31 |
| 1 | 0 | P136 | P50 |
|  |  |  |  |

(19) Port mode registers 0, 1, 3, 5 to 9, 13, 14 (PM0, PM1, PM3, PM5 to PM9, PM13, PM14)

These registers set input/output of ports $0,1,3,5$ to $9,13,14$ in 1-bit units.
When using the pins as timer outputs or timer inputs, set the port register and port mode register as shown in Table 6-5.
PM0, PM1, PM3, PM5 to PM9, PM13, PM14 can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets these registers to FFH.

Table 6-5. Settings of Register, and Output Latch When Using Alternate Function (1/13)
(a) Alternate function of PO (1/2)

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P00 | TIOO | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS00. } 0=0 \\ & \text { TISELSE. } 6=0 \end{aligned}$ | - |
|  | TO00 | Output | 0 | 0 | 0 | TOS00.0 = 0 | STSEL1.2 = 0 |
|  | CTxD0 | Output | 0 | 1 | 0 | STSEL1.2 = 1 | - |
|  | SEG14 | Output | x | x | 1 | - | - |
| P01 | TIO1 | Input | 1 | x | 0 | TIS00.3,2 = 00 | - |
|  | TO01 | Output | 0 | 0 | 0 | TOS00.3,2 = 00 | - |
|  | CRxD0 | Input | 1 | X | 0 | STSEL1.2 = 1 | - |
|  | SEG15 | Output | x | x | 1 | - | - |
| P02 | TIO2 | Input | 1 | x | 0 | TIS00.4 = 0 | - |
|  | TO02 | Output | 0 | 0 | 0 | TOS00.4 $=0$ | $\begin{aligned} & \text { STSELO.3,2 = 00/10 } \\ & \text { TOS10.4 = } 0 \end{aligned}$ |
|  | TI12 | Input | 1 | x | 0 | TIS10.4 = 1 | - |
|  | TO12 | Output | 0 | 0 | 0 | TOS10.4 = 1 | $\begin{aligned} & \text { STSELO.3,2 = 00/10 } \\ & \text { TOS00.4 = } 0 \end{aligned}$ |
|  | SOOO | Output | 0 | 1 | 0 | STSEL0.3,2 = 01 | - |
|  | SEG16 | Output | x | x | 1 | - | - |
| P03 | TIO3 | Input | 1 | x | 0 | TIS00.7,6 = 00 | - |
|  | TO03 | Output | 0 | 0 | 0 | TOS00.7,6 = 00 | TOS10.7,6 = 00/10/11 |
|  | TI13 | Input | 1 | x | 0 | TIS10.7,6 = 01 | - |
|  | TO13 | Output | 0 | 0 | 0 | TOS10.7,6 = 01 | TOS00.7,6 = 01/10/11 |
|  | SIOO | Input | 1 | x | 0 | STSEL0.3,2 = 01 | - |
|  | SEG17 | Output | X | X | 1 | - | - |
| P04 | TIO4 | Input | 1 | x | 0 | TIS01.0 $=0$ |  |
|  | TO04 | Output | 0 | 0 | 0 | TOS01.0 $=0$ | $\begin{aligned} & \text { STSELO.3,2 = 00/10 } \\ & \text { TOS11.1,0 = 00/10 } \end{aligned}$ |
|  | TI14 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS11.1,0 = } 01 \\ & \text { STSEL1.0 }=0 \end{aligned}$ | - |
|  | TO14 | Output | 0 | 0 | 0 | TOS11.1,0 = 01 | $\begin{aligned} & \text { STSELO.3,2 = 00/10 } \\ & \text { TOS01.0 = } 1 \end{aligned}$ |
|  | $\overline{\text { SCK00 }}$ | Output | 0 | 1 | 0 | STSEL0.3,2 $=01$ | - |
|  |  | Input | 1 | X |  | STSELO.3,2 = 01 | - |
|  | SEG18 | Output | x | X | 1 | - | - |
| P05 | TIO5 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS01.3,2 }=00 \\ & \text { TISELSE.1,0 = } 00 \end{aligned}$ | - |
|  | TO05 | Output | 0 | 0 | 0 | TOS01.3,2 = 00 | TOS11.3,2 = 00/10/11 |
|  | TI15 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS11.3,2 = } 01 \\ & \text { STSEL1.1 }=0 \end{aligned}$ | - |
|  | TO15 | Output | 0 | 0 | 0 | TOS11.3,2 = 01 | TOS01.3,2 = 01/10 |
|  | SEG19 | Output | x | x | 1 | - | - |

Table 6-5. Settings of Register, and Output Latch When Using Alternate Function (2/13)
(a) Alternate function of P0 (2/2)

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P06 | T106 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS01.4 = } 0 \\ & \text { RTCSEL. } 0=0 \end{aligned}$ |  |
|  | TO06 | Output | 0 | 0 | 0 | TOS01.4 $=0$ | TOS11.5,4 $=00 / 10$ |
|  | TI16 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS11.5,4 = } 01 \\ & \text { RTCSEL. } 2=0 \end{aligned}$ |  |
|  | TO16 | Output | 0 | 0 | 0 | TOS11.5,4 $=01$ | TOS01.4 $=1$ |
|  | SEG20 | Output | x | $x$ | 1 | - | - |
| P07 | TIO7 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS01.7,6 = } 00 \\ & \text { RTCSEL. } 1=0 \end{aligned}$ | - |
|  | TO07 | Output | 0 | 0 | 0 | TOS01.7,6 $=00$ | TOS11.7,6 = 00/10/11 |
|  | TI17 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS11.7,6 }=01 \\ & \text { RTCSEL. } 3=0 \end{aligned}$ | - |
|  | TO17 | Output | 0 | 0 | 0 | TOS11.7,6 = 01 | TOS01.7,6 = 01/10 |
|  | SEG21 | Output | x | x | 1 | - | - |

Table 6-5. Settings of Register, and Output Latch When Using Alternate Function (3/13)
(b) Alternate function of P1 (1/2)

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P10 | INTP4 | Input | 1 | x | 0 | - | - |
|  | TI10 | Input | 1 | X | 0 | - | - |
|  | TO10 | Output | 0 | 0 | 0 | - | $\begin{aligned} & \text { STSELO. } 1 \text { = } 1 \\ & \text { STSELO.3,2 = 01/10 } \end{aligned}$ |
|  | LTxD1 | Output | 0 | 1 | 0 | STSEL0.1 = 0 | STSEL0.3,2 = 01/10 |
|  | $\overline{\text { SCK00 }}$ | Output | 0 | 1 | 0 | STSEL0.3,2 = 00 | STSELO.1 = 1 |
|  |  | Input | 1 | X |  |  | - |
|  | SEG31 | Output | x | x | 1 | - | - |
| P11 | INTPLR1 | Input | 1 | x | 0 | STSEL0.1 = 0 | - |
|  | TI11 | Input | 1 | x | 0 | TIS10.3,2 = 00 | - |
|  | TO11 | Output | 0 | 0 | 0 | TOS10.3,2 = 00 | - |
|  | LRxD1 | Input | 1 | x | 0 | STSEL0.1 $=0$ | - |
|  | SIOO | Input | 1 | x | 0 | STSEL0.3,2 = 00 | - |
|  | SEG30 | Output | X | X | 1 | - | - |
| P12 | INTP2 | Input | 1 | X | 0 | - | - |
|  | TI12 | Input | 1 | x | 0 | TIS10.4 $=0$ | - |
|  | TO12 | Output | 0 | 0 | 0 | TOS10.4 = 0 | STSEL0.3,2 = 01/10 |
|  | SO00 | Output | 0 | 1 | 0 | STSEL0.3,2 = 00 | TOS10.4 = 1 |
|  | SEG29 | Output | x | x | 1 | - | - |
| P13 | TI13 | Input | 1 | x | 0 | TIS10.7,6 = 00 | - |
|  | TO13 | Output | 0 | 0 | 0 | TOS10.7,6 = 00 | STSEL0.4 = 1 |
|  | SO01 | Output | 0 | 1 | 0 | STSEL0.4 = 0 | TOS10.7,6 = 01/10/11 |
|  | SEG25 | Output | X | X | 1 | - | - |
| P14 | INTPLR0 | Input | 1 | x | 0 | STSEL0.0 = 1 | - |
|  | TI14 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS11.1,0 }=00 \\ & \text { STSEL1.0 }=0 \end{aligned}$ | - |
|  | TO14 | Output | 0 | 0 | 0 | TOS11.1,0 = 00 | - |
|  | LRxD0 | Input | 1 | x | 0 | STSEL0.0 = 1 | - |
|  | SEG24 | Output | X | X | 1 | - | - |
| P15 | TI15 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS11.3,2 }=00 \\ & \text { STSEL1.1 }=0 \end{aligned}$ | - |
|  | TO15 | Output | 0 | 0 | 0 | TOS11.3,2 $=00$ | $\begin{aligned} & \text { RTCSEL. } 7,6=00 / 10 / 11 \\ & \text { STSEL0.0 } 0 \end{aligned}$ |
|  | RTC1HZ | Output | 0 | 0 | 0 | RTCSEL.7,6 = 01 | $\begin{aligned} & \text { TOS11.3,2 = 01/10/11 } \\ & \text { STSEL0.0 }=0 \end{aligned}$ |
|  | LTxD0 | Output | 0 | 1 | 0 | STSELO.0 = 1 | $\begin{aligned} & \text { TOS11.3,2 = 01/10/11 } \\ & \text { RTCSEL. } 7,6=00 / 10 / 11 \end{aligned}$ |
|  | SEG23 | Output | x | x | 1 | - | - |
| P16 | TI16 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS11.5,4 = } 00 \\ & \text { RTCSEL. } 2=0 \end{aligned}$ | - |
|  | TO16 | Output | 0 | 0 | 0 | TOS11.5,4 = 00 | - |
|  | SEG22 | Output | x | x | 1 | - | - |

Table 6-5. Settings of Register, and Output Latch When Using Alternate Function (4/13)
(b) Alternate function of P1 (2/2)

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P17 | INTP0 | Input | 1 | x | 0 | - | - |
|  | TI17 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS11.7,6 = } 00 \\ & \text { RTCSEL. } 3=0 \end{aligned}$ | - |
|  | TO17 | Output | 0 | 0 | 0 | TOS11.7,6 $=00$ | STSELO.3,2 = 01/10 |
|  | SEG28 | Output | x | x | 1 | - | - |

Table 6-5. Settings of Register, and Output Latch When Using Alternate Function (5/13)
(c) Alternate function of P3

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P30 | TI20 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS20.1,0 = } 01 \\ & \text { TISELSE. } 7=0 \end{aligned}$ | - |
|  | TO20 | Output | 0 | 0 | 0 | TOS20.1,0 $=01$ | STSEL1.7,6 = 00/10 |
|  | SCL11 | Output | 0 | 1 | 0 | STSEL1.7,6 = 01 | TOS20.1,0 $=00 / 10$ |
|  | SEG6 | Output | X | X | 1 | - | - |
| P31 | TI21 | Input | 1 | x | 0 | TIS20.3,2 $=01$ | - |
|  | TO21 | Output | 0 | 0 | 0 | TOS20.3,2 = 01 | STSEL1.7,6 = 00/10 |
|  | SDA11 | I/O | 0 | 1 | 0 | STSEL1.7,6 = 01 | TOS20.3,2 = 00/10/11 |
|  | SEG7 | Output | x | X | 1 | - | - |
| P32 | TI22 | Input | 1 | - | 0 | TIS20.5,4 = 01 | - |
|  | TO22 | Output | 0 | 0 | 0 | TOS20.5,4 = 01 | STSEL0.3,2 = 00/01 |
|  | SO00 | Output | 0 | 1 | 0 | STSEL0.3,2 = 10 | TOS20.5,4 = 00/10 |
|  | SEG8 | Output | X | X | 1 | - | - |
| P33 | TI23 | Input | 1 | x | 0 | TIS20.7,6 = 01 | - |
|  | TO23 | Output | 0 | 0 | 0 | TOS20.7,6 = 01 | STSEL0.3,2 = 00/01 |
|  | SIOO | Input | 1 | X | 0 | STSEL0.3,2 = 10 | TOS20.7,6 = 00/10 |
|  | SEG9 | Output | X | x | 1 | - | - |
| P34 | TI24 | Input | 1 | x | 0 | TIS21.1,0 = 01 | - |
|  | TO24 | Output | 0 | 0 | 0 | TOS21.1,0 $=01$ | STSEL0.3,2 = 00/01 |
|  | $\overline{\text { SCK00 }}$ | Output | 0 | 1 | 0 | STSEL0.3,2 = 10 | TOS21.1,0 = 00/10 |
|  |  | Input | 1 | x |  |  | - |
|  | SEG10 | Output | X | x | 1 | - | - |
| P35 | TI25 | Input | 1 | x | 0 | TIS21.3,2 = 10 | - |
|  | TO25 | Output | 0 | 0 | 0 | TOS21.3,2 = 10 | STSEL0.3,2 = 00/01 |
|  | SEG11 | Output | X | X | 1 | - | - |
| P36 | TI26 | Input | 1 | X | 0 | TIS21.5,4 = 01 | - |
|  | TO26 | Output | 0 | 0 | 0 | TOS21.5,4 = 00 | - |
|  | SEG12 | Output | X | X | 1 | - | - |
| P37 | TI27 | Input | 1 | X | 0 | TIS21.7,6 = 10 | - |
|  | TO27 | Output | 0 | 0 | 0 | TOS21.7,6 = 01 | - |
|  | SEG13 | Output | X | X | 1 | - | - |

Table 6-5. Settings of Register, and Output Latch When Using Alternate Function (6/13)
(d) Alternate function of P5


Table 6-5. Settings of Register, and Output Latch When Using Alternate Function (7/13)
(e) Alternate function of P6

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | 1/O |  |  |  | Enable function | Disable other function |
| P60 | INTP1 | Input | 1 | x | N/A | - | - |
|  | TI20 | Input | 1 | x |  | $\begin{aligned} & \text { TIS20.1,0 = } 00 \\ & \text { TISELSE. } 7=0 \end{aligned}$ | - |
|  | TO20 | Output | 0 | 0 |  | TOS20.1,0 $=00$ | STSEL1.7,6 = 01/10 |
|  | SCL11 | Output | 0 | 1 |  | STSEL1.7,6 = 00 | TOS20.1,0 $=01 / 10$ |
| P61 | INTP3 | Input | 1 | X | N/A | - | - |
|  | TI21 | Input | 1 | x |  | TIS20.3,2 $=00$ | - |
|  | TO21 | Output | 0 | 0 |  | TOS20.3,2 = 00 | STSEL1.7,6 = 01/10 |
|  | SDA11 | I/O | 0 | 1 |  | STSEL1.7,6 = 00 | TOS20.3,2 = 01/10/11 |
| P62 | TI27 | Input | 1 | x | N/A | TIS21.7,6 = 01 | - |
|  | TO27 | Output | 1 | 0 |  | TOS21.7,6 = 10 | STSEL1.3 = 1 |
|  | CTxD1 | Output | 0 | 1 |  | STSEL1.3 = 0 | TOS21.7,6 = 00/01 |
| P63 | TI26 | Input | 1 | x | N/A | TIS21.5,4 = 00 | - |
|  | TO26 | Output | 0 | 0 |  | TOS21.5,4 = 01 | - |
|  | CRxD1 | Input | 1 | X |  | STSEL1.3 = 0 | - |
| P64 | TI11 | Input | 1 | x | N/A | TIS10.3,2 = 11 | - |
|  | TO11 | Output | 0 | 0 |  | TOS10.3,2 = 11 | RTCSEL. $7,6=01 / 10 / 11$ |
|  | RTC1HZ | Output | 0 | 0 |  | RTCSEL.7,6 = 00 | TOS10.3,2 = 00/01/10 |
| P65 | TI25 | Input | 1 | x | N/A | TIS21.3,2 = 00 | - |
|  | TO25 | Output | 0 | 0 |  | TOS21.3,2 = 00 | - |
| P66 | TI24 | Input | 1 | x | N/A | TIS21.1,0 = 00 | - |
|  | TO24 | Output | 0 | 0 |  | TOS21.1,0 = 00 | SGSEL. 3 = 0 |
|  | PCL | Output | 0 | 0 |  | SGSEL. 3 = 1 | TOS21.1,0 = 01/10 |

Table 6-5. Settings of Register, and Output Latch When Using Alternate Function (8/13)
(f) Alternate function of P7

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P70 | INTPLR0 | Input | 1 | X | N/A | STSELO.0 $=0$ | - |
|  | TIO3 | Input | 1 | x |  | TIS00.7,6 = 11 | - |
|  | TO03 | Output | 0 | 0 |  | TOS00.7,6 = 11 | - |
|  | CRxD0 | Input | 1 | x |  | STSEL1.2 $=0$ | - |
|  | LRxD0 | Input | 1 | x |  | STSELO.0 = 0 | - |
| P71 | CTxD0 | Output | 0 | 1 | N/A | STSEL1.2 $=0$ | STSEL0.0 = 1 |
|  | LTxD0 | Output | 0 | 1 |  | STSELO.0 $=0$ | STSEL1.3 = 1 |
| P72 | ADTRG | Input | 1 | x | 0 | - | - |
|  | SGOA | Output | 0 | 0 | 0 | SGSEL.2-0 = 000 | - |
|  | SEG1 | Output | x | x | 1 | - | - |
| P73 | SGO/SGOF | Output | 0 | 0 | 0 | SGSEL.2-0 = 000 | - |
|  | SEG0 | Output | x | X | 1 | - | - |
| P74 | TI23 | Input | 1 | x | 0 | TIS20.7,6 $=00$ | - |
|  | TO23 | Output | 0 | 0 | 0 | TOS20.7,6 = 00 | STSEL0.4 = 1 |
|  | $\overline{\text { SCK01 }}$ | Output | 0 | 1 | 0 | STSELO.4 $=0$ | TOS20.7,6 = 01/10 |
|  |  | Input | 1 | X |  |  | - |
|  | SEG26 | Output | x | x | 1 | - | - |
| P75 | TI22 | Input | 1 | x | 0 | TIS20.5,4 $=00$ | - |
|  | TO22 | Output | 0 | 0 | 0 | TOS20.5,4 = 00 | SGSEL. 3 = 1 |
|  | PCL | Output | 0 | 0 | 0 | SGSEL. 3 = 0 | TOS20.5,4 = 01/10 |
|  | SIO1 | Input | 1 | x | 0 | STSEL0.4 = 0 | - |
|  | SEG27 | Output | x | X | 1 | - | - |

Table 6-5. Settings of Register, and Output Latch When Using Alternate Function (9/13)
(g) Alternate function of P8

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P80 | TIO1 | Input | 1 | x | 0 | TIS00.3,2 = 01 | - |
|  | TO01 | Output | 0 | 0 | 0 | TOSO0.3,2 $=01$ | SMPC. $0=0$ |
|  | SM11 | Output | 0 | 0 | 0 | SMPC. $0=1$ | TOS00.3,2 $=00 / 10$ |
|  | SEG32 | Output | x | x | 1 | - | - |
| P81 | TIO3 | Input | 1 | x | 0 | TIS00.7,6 = 01 | - |
|  | TO03 | Output | 0 | 0 | 0 | TOS00.7,6 = 01 | SMPC. $0=0$ |
|  | SM12 | Output | 0 | 0 | 0 | SMPC. $0=1$ | TOS00.7,6 = 00/10/11 |
|  | SEG33 | Output | x | x | 1 | - | - |
| P82 | TI05 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS01.3,2 = } 01 \\ & \text { TISELSE.1,0 = } 00 \end{aligned}$ | - |
|  | TO05 | Output | 0 | 0 | 0 | TOS01.3,2 $=01$ | SMPC. $0=0$ |
|  | SM13 | Output | 0 | 0 | 0 | SMPC. $0=1$ | TOS01.3,2 $=00 / 10$ |
|  | SEG34 | Output | x | x | 1 | - | - |
| P83 | TIO7 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS01.7,6 = } 01 \\ & \text { RTCSEL. } 1=0 \end{aligned}$ | - |
|  | TO07 | Output | 0 | 0 | 0 | TOS01.7,6 = 01 | SMPC. $0=0$ |
|  | SM14 | Output | 0 | 0 | 0 | SMPC. $0=1$ | TOS01.7,6 $=00 / 10$ |
|  | ZPD14 | Input | x | x | 0 | ZPDS0.3 = 1 | - |
|  | SEG35 | Output | x | x | 1 | - | - |
| P84 | TI11 | Input | 1 | x | 0 | TIS10.3,2 $=01$ | - |
|  | TO11 | Output | 0 | 0 | 0 | TOS10.3,2 $=01$ | SMPC. $1=0$ |
|  | SM21 | Output | 0 | 0 | 0 | SMPC. $1=1$ | TOS10.3,2 $=00 / 10 / 11$ |
|  | SEG36 | Output | x | x | 1 | - | - |
| P85 | TI13 | Input | 1 | x | 0 | TIS10.7,6 = 11 | - |
|  | TO13 | Output | 0 | 0 | 0 | TOS10.7,6 = 11 | SMPC. $1=0$ |
|  | SM22 | Output | 0 | 0 | 0 | SMPC. $1=1$ | TOS10.7,6 = 00/01/10 |
|  | SEG37 | Output | x | x | 1 | - | - |
| P86 | TI15 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS11.3,2 }=11 \\ & \text { STSEL1.1 }=0 \end{aligned}$ | - |
|  | TO15 | Output | 0 | 0 | 0 | TOS11.3,2 $=11$ | SMPC. $1=0$ |
|  | SM23 | Output | 0 | 0 | 0 | SMPC. 1 = 1 | TOS11.3,2 $=00 / 01 / 10$ |
|  | SEG38 | Output | x | x | 1 | - | - |
| P87 | TI17 | Input | 1 | x | 0 | $\begin{aligned} & \text { TIS11.7,6 }=10 \\ & \text { RTCSEL. } 3=0 \end{aligned}$ | - |
|  | TO17 | Output | 0 | 0 | 0 | TOS11.7,6 = 10 | SMPC. $1=0$ |
|  | SM24 | Output | 0 | 0 | 0 | SMPC. $1=1$ | TOS11.7,6 = 00/01/11 |
|  | ZPD24 | Input | x | $x$ | 0 | ZPDS0.7 = 1 | - |
|  | SEG39 | Output | x | x | 1 | - | - |

Table 6-5. Settings of Register, and Output Latch When Using Alternate Function (10/13)
(h) Alternate function of P9(1/2)

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P90 | TI21 | Input | 1 | x | 0 | TIS20.3,2 = 11 | - |
|  | TO21 | Output | 0 | 0 | 0 | TOS20.3,2 = 11 | SMPC. $2=0$ |
|  | SM31 | Output | 0 | 0 | 0 | SMPC. 2 = 1 | TOS20.3,2 = 00/01/10 |
|  | SEG40 | Output | x | x | 1 | - | - |
| P91 | TI23 | Input | 1 | x | 0 | TIS20.7,6 = 10 | - |
|  | TO23 | Output | 0 | 0 | 0 | TOS20.7,6 = 10 | SMPC. $2=0$ |
|  | SM32 | Output | 0 | 0 | 0 | SMPC. 2 = 1 | TOS20.7,6 = 00/01 |
|  | SEG41 | Output | x | X | 1 | - | - |
| P92 | TI25 | Input | 1 | X | 0 | TIS21.3,2 $=01$ | - |
|  | TO25 | Output | 0 | 0 | 0 | TOS21.3,2 = 01 | $\begin{aligned} & \text { SMPC. } 2=0 \\ & \text { SGSEL. } 2-0=000 / 010 / 100 \text { to } 110 \end{aligned}$ |
|  | SM33 | Output | 0 | 0 | 0 | SMPC. $2=1$ | $\begin{aligned} & \text { TOS21.3,2 }=00 / 10 \\ & \text { SGSEL. } 2-0=000 / 010 / 100 \text { to } 110 \end{aligned}$ |
|  | SGOA | Output | 0 | 0 | 0 | SGSEL.2-0 = 001 | $\begin{aligned} & \text { SMPC. } 2=0 \\ & \text { TOS21.3,2 }=00 / 10 \end{aligned}$ |
|  | SEG42 | Output | x | x | 1 | - | - |
| P93 | TI27 | Input | 1 | x | 0 | TIS21.7,6 = 00 | - |
|  | TO27 | Output | 0 | 0 | 0 | TOS21.7,6 = 00 | $\begin{aligned} & \text { SMPC. } 2=0 \\ & \text { SGSEL. } 1,0=00 / 10 \end{aligned}$ |
|  | SM34 | Output | 0 | 0 | 0 | SMPC. $2=1$ | $\begin{aligned} & \text { TOS21.7,6 }=01 / 10 \\ & \text { SGSEL. } 1,0=00 / 10 \end{aligned}$ |
|  | ZPD34 | Input | x | X | 0 | ZPDS1.3 $=1$ | - |
|  | SGO/SGOF | Output | 0 | 0 | 0 | SGSEL.1,0 = 01 | $\begin{aligned} & \text { TOS21.7,6 = 01/10 } \\ & \text { SMPC. } 2=0 \end{aligned}$ |
|  | SEG43 | Output | X | X | 1 | - | - |
| P94 | TIO1 | Input | 1 | x | 0 | TIS00.3,2 = 10 | - |
|  | TO01 | Output | 0 | 0 | 0 | TOS00.3,2 = 10 | $\begin{aligned} & \text { SMPC. } 3=0 \\ & \text { RTCSEL. } 7,6=00 / 01 \end{aligned}$ |
|  | RTC1HZ | Output | 0 | 0 | 0 | RTCSEL.7,6 = 10 | $\begin{aligned} & \text { TOS00.3,2 }=00 / 01 \\ & \text { SMPC. } 3=0 \end{aligned}$ |
|  | SM41 | Output | 0 | 0 | 0 | SMPC. 3 = 1 | $\begin{aligned} & \text { TOS00.3,2 }=00 / 01 \\ & \text { RTCSEL.7,6 }=00 / 01 \end{aligned}$ |
|  | SEG44 | Output | x | X | 1 | - | - |
| P95 | TIO3 | Input | 1 | x | 0 | TIS00.7,6 = 10 | - |
|  | TO03 | Output | 0 | 0 | 0 | TOS00.7,6 = 10 | SMPC. $3=0$ |
|  | SM42 | Output | 0 | 0 | 0 | SMPC. 3 = 1 | TOS00.7,6 = 00/01/11 |
|  | SEG45 | Output | x | X | 1 | - | - |
| P96 | TI05 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS01.3,2 = } 10 \\ & \text { TISELSE.1,0 = } 00 \end{aligned}$ | - |
|  | TO05 | Output | 0 | 0 | 0 | TOS01.3,2 = 10 | SMPC. 3 = 0 |
|  | SM43 | Output | 0 | 0 | 0 | SMPC. 3 = 1 | TOS01.3,2 = 00/01 |
|  | SEG46 | Output | X | x | 1 | - | - |

Table 6-5. Settings of Register, and Output Latch When Using Alternate Function (11/13)
(h) Alternate function of P9 (2/2)

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P97 | TIO7 | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS01.7,6 = } 10 \\ & \text { RTCSEL. } 1=0 \end{aligned}$ | - |
|  | TO07 | Output | 0 | 0 | 0 | TOS01.7,6 = 10 | SMPC. $3=0$ |
|  | SM44 | Output | 0 | 0 | 0 | SMPC. 3 = 1 | TOS01.7,6 = 00/01 |
|  | ZPD44 | Input | x | x | 0 | ZPDS1.7 = 1 | - |
|  | SEG47 | Output | X | x | 1 | - | - |

Table 6-5. Settings of Register, and Output Latch When Using Alternate Function (12/13)
(i) Alternate function of P13

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P131 | TI21 | Input | 1 | x | N/A | TIS20.3,2 = 10 | - |
|  | TO21 | Output | 0 | 0 |  | TOS20.3,2 = 10 | $\begin{aligned} & \text { STSELO. } 6=1 \\ & \text { STSEL0.1 }=0 \end{aligned}$ |
|  | SO10 | Output | 0 | 1 |  | STSELO.6 $=0$ | $\begin{aligned} & \text { TOS20.3,2 = 00/01/11 } \\ & \text { STSEL0.1 }=0 \end{aligned}$ |
|  | LTxD1 | Output | 0 | 1 |  | STSEL0.1 = 1 | $\begin{aligned} & \text { TOS20.3,2 = 00/01/11 } \\ & \text { STSEL0. } 6=1 \end{aligned}$ |
| P132 | INTPLR1 | Input | 1 | x | N/A | STSEL0.1 = 1 | - |
|  | TI20 | Input | 1 | X |  | $\begin{aligned} & \text { TIS20.1,0 = } 10 \\ & \text { TISELSE. } 7=0 \end{aligned}$ | - |
|  | TO20 | Output | 0 | 0 |  | TOS20.1,0 = 10 | - |
|  | SI10 | Input | 1 | X |  | STSEL0.6 = 0 | - |
|  | LRxD1 | Input | 1 | x |  | STSEL0.1 = 1 | - |
| P133 | TI22 | Input | 1 | x | N/A | TIS20.5,4 = 10 | - |
|  | TO22 | Output | 0 | 0 |  | TOS20.5,4 = 10 | STSEL0.6 = 1 |
|  | $\overline{\text { SCK10 }}$ | Output | 0 | 1 |  | STSEL0.6 $=0$ | TOS20.5,4 = 00/01 |
|  |  | Input | 1 | x |  |  | - |
| P134 | TI24 | Input | 1 | x | N/A | TIS21.1,0 = 10 | - |
|  | TO24 | Output | 0 | 0 |  | TOS21.1,0 = 10 | $\begin{aligned} & \text { SGSEL. } 2-0=000 / 001 / 100 \text { to } 110 \\ & \text { STSEL1. } 3=0 \end{aligned}$ |
|  | SGOA | Output | 0 | 0 |  | SGSEL.2-0 = 010 | $\begin{aligned} & \text { TOS21.1,0 = 00/01 } \\ & \text { STSEL1.3 }=0 \end{aligned}$ |
|  | CTxD1 | Output | 0 | 1 |  | STSEL1.3 = 1 | $\begin{aligned} & \text { TOS21.1,0 = 00/01 } \\ & \text { SGSEL. } 2-0=000 / 001 / 100 \text { to } 110 \end{aligned}$ |
| P135 | TI26 | Input | 1 | X | N/A | TIS21.5,4 = 10 | - |
|  | TO26 | Output | 0 | 0 |  | TOS21.5,4 = 10 | SGSEL.1, $0=00 / 01$ |
|  | SGO/SGOF | Output | 0 | 0 |  | SGSEL.1,0 = 10 | TOS21.5,4 = 00/01 |
|  | CRxD1 | Input | 1 | X |  | STSEL1.3 = 1 | - |
| P136 | TIOO | Input | 1 | X | 0 | $\begin{aligned} & \text { TIS00. } 0=1 \\ & \text { TISELSE. } 6=0 \end{aligned}$ | - |
|  | TO00 | Output | 0 | 0 | 0 | TOS00.0 = 1 | STSEL1.7,6 = 00/01 |
|  | SCL11 | Output | 0 | 1 | 0 | STSEL1.7,6 = 10 | TOS00.0 $=0$ |
|  | SEG48 | Output | X | x | 1 | - | - |

Table 6-5. Settings of Register, and Output Latch When Using Alternate Function (13/13)
(j) Alternate function of P14

| port | Alternate function |  |  |  | Expanded control setting (Register.bit) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function <br> name | I/O |  | PMxx | Pxx | LCDPFxx | Enable function |

Figure 6-39. Format of Port Mode Registers (1/7) (48-pin products)

| Address: FFF20H |  | After reset: FFH |  | R/W |  | 3 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 |  | 6 | 5 | 4 |  | 2 | 1 | 0 |
| PMO | 1 |  | 1 | 1 | 1 | 1 | 1 | PM01 | PM00 |

Address: FFF21H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM1 | 1 | 1 | 1 | PM14 | PM13 | PM12 | PM11 |
|  | PM10 |  |  |  |  |  |  |  |

Address: FFF23H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 1 | 1 | 1 | PM33 | 1 | PM31 | PM30 |

Address: FFF25H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM5 | PM57 | PM56 | PM55 | PM54 | 1 | 1 | 1 | 1 |
|  |  |  |  |  |  |  |  |  |  |

Address: FFF26H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 1 | 1 | 1 | 1 | 1 | PM61 | PM60 |


| Address: |  | After rese | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PM7 | 1 | 1 | PM75 | PM74 | PM73 | PM72 | 1 | 1 |

Address: FFF28H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 1 | 1 | 1 | PM83 | PM82 | PM81 | PM80 |


| Address: |  | After res |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PM9 | 1 | 1 | 1 | PM94 | PM93 | PM92 | PM91 | PM90 |


| PMmn | Pmn pin I/O mode selection (m=0,1,3,5 to $9 ; n=0$ to 7 ) |
| :---: | :--- |
| 0 | Output mode (output buffer on) |
| 1 | Input mode (output buffer off) |

Caution Be sure to set bits 2 to 7 of the PM0 register, bits 5 to 7 of the PM1 register, bit 2 and bits 4 to 7 of the PM3 register, bits 0 to 3 of the PM5 register, bits 2 to 7 of the PM6 register, bits 0 to 1 and 6 to 7 of the PM7 register, bits 4 to 7 of the PM8 register, bits 5 to 7 of the PM9 register and bits 0 to 7 of the PM13 register to " 1 ".

Figure 6-39. Format of Port Mode Registers (2/7) (64-pin products)

| Address: FFF20H |
| :--- |
| After reset: FFH |
| Symbol |
| S |
| P/W |
| PM0 | PM07



| Address: |  | After rese |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PM3 | 1 | 1 | 1 | 1 | PM33 | PM32 | PM31 | PM30 |


| Address: | 25H | eset: | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PM5 | PM57 | PM56 | PM55 | PM54 | 1 | 1 | 1 | 1 |


| Address: |  | After rese |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PM6 | 1 | 1 | 1 | 1 | 1 | 1 | PM61 | PM60 |

Address: FFF27H After reset: FEH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 1 | PM75 | PM74 | PM73 | PM72 | PM71 | PM70 |



Address: FFF29H After reset: FEH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 1 | 1 | PM94 | PM93 | PM92 | PM91 | PM90 |


| PMmn | Pmn pin I/O mode selection ( $\mathrm{m}=0,1,3,5$ to $9 ; \mathrm{n}=0$ to 7 ) |
| :---: | :--- |
| 0 | Output mode (output buffer on) |
| 1 | Input mode (output buffer off) |

Cautions 1. Be sure to set bit 6 of the PM0 and PM1 registers, bits 4 to 6 of the PM2 register, bits 4 to 7 of the PM3 register, bits 1 to 7 of the PM4 register, bits 0 to 3 of the PM5 register, bits 2 to 7 of the PM6 register, bits 6 and 7 of the PM7 register, and bits 5 to 7 of the PM9 register to " 1 ".
2. If port is set to analog input by ADPC register, PM setting is invalid.

Figure 6-39. Format of Port Mode Registers (3/7) (80-pin products)

| Address: FFF20H |  | After reset: FFH | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PM0 | PM07 | PM06 | PM05 | PM04 | PM03 | PM02 | PM01 | PM00 |

Address: FFF21H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM1 | PM17 | PM16 | PM15 | PM14 | PM13 | PM12 | PM11 |
|  | PM10 |  |  |  |  |  |  |  |

Address: FFF23H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM3 | PM37 | PM36 | PM35 | PM34 | PM33 | PM32 | PM31 |
|  | PM30 |  |  |  |  |  |  |  |

Address: FFF25H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM5 | PM57 | PM56 | PM55 | PM54 | 1 | 1 | 1 | 1 |
|  |  |  |  |  |  |  |  |  |  |

Address: FFF26H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PM6 | 1 | PM66 | PM65 | 1 | 1 | 1 | PM61 | PM60 |


| Address: |  | After rese | R/V |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PM7 | 1 | 1 | PM75 | PM74 | PM73 | PM72 | PM71 | PM70 |

Address: FFF28H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM8 | PM87 | PM86 | PM85 | PM84 | PM83 | PM82 | PM81 |
|  | PM80 |  |  |  |  |  |  |  |

Address: FFF29H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM9 | PM97 | PM96 | PM95 | PM94 | PM93 | PM92 | PM91 | PM90 |
|  |  |  |  |  |  |  |  |  |  |


| PMmn | Pmn pin I/O mode selection $(m=0,1,3,5$ to $9 ; n=0$ to 7$)$ |
| :---: | :--- |
| 0 | Output mode (output buffer ON) |
| 1 | Input mode (output buffer OFF) |

Cautions 1. Be sure to set bits 1 to 7 of the PM4 register, bits 0 to 3 of the PM5, bits 2 to 4 and 7 of the PM6 register, and bits 6 and 7 of the PM7 register to " 1 ".
2. If port is set to analog input by ADPC register, PM setting is invalid.

Figure 6-39. Format of Port Mode Registers (4/7) (100-pin products) (1/2)

| Address: FFF20H |  | After reset: FFH | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PM0 | PM07 | PM06 | PM05 | PM04 | PM03 | PM02 | PM01 | PM00 |

Address: FFF21H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM1 | PM17 | PM16 | PM15 | PM14 | PM13 | PM12 | PM11 |
|  | PM10 |  |  |  |  |  |  |  |

Address: FFF23H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM3 | PM37 | PM36 | PM35 | PM34 | PM33 | PM32 | PM31 |
|  | PM30 |  |  |  |  |  |  |  |

Address: FFF25H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM5 | PM57 | PM56 | PM55 | PM54 | PM53 | PM52 | PM51 |
|  | PM50 |  |  |  |  |  |  |  |

Address: FFF26H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | PM6 | 1 | PM66 | PM65 | PM64 | PM63 | PM62 |
|  | PM61 | PM60 |  |  |  |  |  |  |

Address: FFF27H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 1 | PM75 | PM74 | PM73 | PM72 | PM71 | PM70 |

Address: FFF28H After reset: FFH R/W
Symbol
PM8

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PM87 | PM86 | PM85 | PM84 | PM83 | PM82 | PM81 | PM80 |

Address: FFF29H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM9 | PM97 | PM96 | PM95 | PM94 | PM93 | PM92 | PM91 |
|  | PM90 |  |  |  |  |  |  |  |

Address: FFF2DH After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM13 | 1 | PM136 | PM135 | PM134 | PM133 | PM132 | PM131 |
|  | 1 | 0 |  |  |  |  |  |  |

Figure 6-39. Format of Port Mode Registers (5/7)
(100-pin products) (2/2)

| Address: FFF2EH |  | After reset: FFH |  | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 |  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PM14 | 1 |  | 1 | 1 | 1 | 1 | 1 | 1 | PM140 |


| PMmn | Pmn pin I/O mode selection $(m=0,1,3,5$ to $9,13,14 ; \mathrm{n}=0$ to 7 ) |
| :---: | :--- |
| 0 | Output mode (output buffer on) |
| 1 | Input mode (output buffer off) |

Caution Be sure to set bit 7 of the PM6 register, bits 6 and 7 of the PM7 register, bit 7 of the PM13 register, and bits 1 to 7 of the PM14 register to " 1 " and bit 0 of the PM13 register to " 0 ".

Figure 6-39. Format of Port Mode Registers (6/7) (128-pin products) (1/2)

| Address: FFF20H |  | After reset: FFH | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PMO | PM07 | PM06 | PM05 | PM04 | PM03 | PM02 | PM01 | PM00 |

Address: FFF21H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM1 | PM17 | PM16 | PM15 | PM14 | PM13 | PM12 | PM11 |
|  | PM10 |  |  |  |  |  |  |  |

Address: FFF22H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM2 | PM27 | PM26 | PM25 | PM24 | PM23 | PM22 | PM21 |
|  | PM20 |  |  |  |  |  |  |  |

Address: FFF23H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM3 | PM37 | PM36 | PM35 | PM34 | PM33 | PM32 | PM31 | PM30 |
|  |  |  |  |  |  |  |  |  |  |

Address: FFF24H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM4 | PM47 | PM46 | PM45 | PM44 | PM43 | PM42 | PM41 |
|  | PM40 |  |  |  |  |  |  |  |

Address: FFF25H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM5 | PM57 | PM56 | PM55 | PM54 | PM53 | PM52 | PM51 |
|  | PM50 |  |  |  |  |  |  |  |

Address: FFF26H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | PM6 | 1 | PM66 | PM65 | PM64 | PM63 | PM62 |
|  | PM61 | PM60 |  |  |  |  |  |  |

Address: FFF27H After reset: FFH R/W
Symbol
PM7

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | PM75 | PM74 | PM73 | PM72 | PM71 | PM70 |

Address: FFF28H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PM8 | PM87 | PM86 | PM85 | PM84 | PM83 | PM82 | PM81 | PM80 |
|  |  |  |  |  |  |  |  |  |


| Address: FFF29H |  | After reset: FFH | R/W |  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 |  |  |  |  |
| PM9 | PM97 | PM96 | PM95 | PM94 | PM93 | PM92 | PM91 | PM90 |

Address: FFF2AH After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM10 | PM107 | PM106 | PM105 | PM104 | PM103 | PM102 | PM101 |
|  | PM100 |  |  |  |  |  |  |  |

Figure 6-39. Format of Port Mode Registers (717)
(128-pin products) (2/2)
Address: FFF2BH

| After reset: FFH |
| :---: |
| Symbol |

S R/W

Address: FFF2CH After reset: FFH R/W

| Symbol | 7 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PM12 | PM127 | PM126 | PM125 | 1 | 1 | 1 | 1 |

Address: FFF2DH After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | PM13 | 1 | PM136 | PM135 | PM134 | PM133 | PM132 |
|  | PM131 | 0 |  |  |  |  |  |  |

Address: FFF2EH After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 1 | 1 | 1 | 1 | 1 | 1 | PM140 |

Address: FFF2FH After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 1 | 1 | 1 | 1 | PM152 | PM151 | PM150 |


| PMmn | Pmn pin I/O mode selection ( $\mathrm{m}=0$ to $15 ; \mathrm{n}=0$ to 7 ) |
| :---: | :--- |
| 0 | Output mode (output buffer on) |
| 1 | Input mode (output buffer off) |

Caution Be sure to set bits 1 to 7 of the PM4 register, bits 7 of the PM6 register, bits 6 and 7 of the PM7 register, bits 0 to 4 of the PM12 register, bits 7 of the PM13 register, bits $\mathbf{1}$ to $\mathbf{7}$ of the PM14, and bits $\mathbf{3}$ to $\mathbf{7}$ of the PM15 registers to " 1 " and bit 0 of the PM13 register to " 0 ".

### 6.4 Channel Output (TOmn Pin) Control

### 6.4.1 TOmn pin output circuit configuration

Figure 6-40. Output Circuit Configuration


The following describes the TOmn pin output circuit.
<1> When TOMmn = 0 (toggle mode), the set value of the TOLmn register is ignored and only INTTMmp (slave channel timer interrupt) is transmitted to the TOmn register.
<2> When TOMmn = 1 (combination operation mode), both INTTMmn (master channel timer interrupt) and INTTMmp (slave channel timer interrupt) are transmitted to the TOmn register.
At this time, the TOLmn register becomes valid and the signals are controlled as follows:

When TOLmn $=0$ : Forward operation (INTTMmn $\rightarrow$ set, INTTMmp $\rightarrow$ reset)
When TOLmn = 1: Reverse operation (INTTMmn $\rightarrow$ reset, INTTMmp $\rightarrow$ set)

When INTTMmn and INTTMmp are simultaneously generated, ( $0 \%$ output of PWM), INTTMmp (reset signal) takes priority, and INTTMmn (set signal) is masked.

Remark $m$ : Unit number ( $m=0$ to 2 ), $n$ : Channel number, $p$ : Slave channel number
$<3>$ When TOEmn $=1$, INTTMmn (master channel timer interrupt) and INTTMmp (slave channel timer interrupt) are transmitted to the TOmn register. Writing to the TOmn register (TOmn write signal) becomes invalid. When TOEmn $=1$, the TOmn pin output never changes with signals other than interrupt signals. To initialize the TOmn pin output level, it is necessary to set TOEmn $=0$ and to write a value to TOmn.
<4> When TOEmn $=0$, writing to TOmn bit to the target channel (TOmn write signal) becomes valid. When TOEmn $=0$ neither INTTMmn (master channel timer interrupt) nor INTTMmp (slave channel timer interrupt) is transmitted to TOmn register.
$<5>$ The TOmn register can always be read, and the TOmn pin output level can be checked.

Remark $m$ : Unit number ( $m=0$ to 2 ), $n$ : Channel number, $p$ : Slave channel number

### 6.4.2 TOmn pin output setting

The following figure shows the procedure and status transition of TOmn output pin from initial setting to timer operation start.

Figure 6-41. Status Transition from Timer Output Setting to Operation Start

<1> The operation mode of timer output is set.

- TOMmn bit (0: Toggle mode, 1: Combination operation mode)
- TOLmn bit (0: Forward output, 1: Reverse output)
<2> The timer output signal is set to the initial status by setting TOmn.
$<3>$ The timer output operation is enabled by writing 1 to TOEmn (writing to TOmn is disabled).
$<4>$ The port I/O setting is set to output (see 6.3 (19) Port mode registers 0 to 9,13 to 15).
$<5>$ The timer operation is enabled $(T S m n=1)$.

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

### 6.4.3 Cautions on channel output operation

(1) Changing values set in registers TOm, TOEm, TOLm, and TOMm during timer operation

Since the timer operations (operations of TCRmn and TDRmn) are independent of the TOmn output circuit and changing the values set in TOm, TOEm, TOLm, and TOMm does not affect the timer operation, the values can be changed during timer operation. To output an expected waveform from the TOmn pin by timer operation, however, set TOm, TOEm, TOLm, and TOMm to the values stated in the register setting example of each operation.

When the values set in TOEm, TOLm, and TOMm (except for TOm) are changed close to the timer interrupt (INTTMmn), the waveform output to the TOmn pin may be different depending on whether the values are changed immediately before or immediately after the timer interrupt (INTTMmn) signal generation timing.

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

## (2) Default level of TOmn pin and output level after timer operation start

The following figure shows the TOmn pin output level transition when writing has been done in the state of TOEmn $=0$ before port output is enabled and TOEmn = 1 is set after changing the default level.
(a) When operation starts with $\mathrm{TOMmn}=0$ setting (toggle output)

The setting of TOLmn is invalid when $\mathrm{TOMmn}=0$. When the timer operation starts after setting the default level, the toggle signal is generated and the output level of TOmn pin is reversed.

Figure 6-42. TOmn Pin Output Status at Toggle Output (TOMmn = 0)


Remarks 1. Toggle: Reverse TOmn pin output status
2. $m$ : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )
(b) When operation starts with $\mathrm{TOMmn}=1$ setting (Combination operation mode (PWM output)) When TOMmn = 1 , the active level is determined by TOLmn setting.

Figure 6-43. TOmn Pin Output Status at PWM Output (TOMmn = 1)


Remarks 1. Set: The output signal of TOmn pin changes from inactive level to active level. Reset: The output signal of TOmn pin changes from active level to inactive level.
2. m : Unit number $(\mathrm{m}=0$ to 2$)$
n : Channel number ( $\mathrm{n}=0$ to 7 )
(3) Operation of TOmn pin in combination operation mode (TOMmn = 1)
(a) When TOLmn setting has been changed during timer operation

When the TOLmn setting has been changed during timer operation, the setting becomes valid at the generation timing of TOmn change condition. Rewriting TOLmn does not change the output level of TOmn.
The following figure shows the operation when the value of TOLmn has been changed during timer operation (TOMmn = 1).

Figure 6-44. Operation When TOLmn Has Been Changed During Timer Operation


Remarks 1. Set: The output signal of TOmn pin changes from inactive level to active level. Reset: The output signal of TOmn pin changes from active level to inactive level.
2. m : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )
(b) Set/reset timing

To realize 0\%/100\% output at PWM output, the TOmn pin/TOmn set timing at master channel timer interrupt (INTTMmn) generation is delayed by 1 count clock by the slave channel.
If the set condition and reset condition are generated at the same time, a higher priority is given to the latter. Figure 6-40 shows the set/reset operating statuses where the master/slave channels are set as follows.

```
Master channel: TOEmn = 1, TOMmn = 0, TOLmn =0
Slave channel: }\quad\textrm{TOEmp}=1,\textrm{TOMmp}=1,TOLmp=
```

Figure 6-45. Set/Reset Timing Operating Statuses


Remarks 1. to_reset: TOmn pin reset/toggle signal
to_set: TOmn pin set signal
2. $m$ : Unit number ( $m=0$ to 2 ), $n$ : Channel number, $p$ : Slave channel number

### 6.4.4 Collective manipulation of TOmn bits

In the TOm register, the setting bits (TOmn) for all the channels are located in one register in the same way as the TSm register (channel start trigger). Therefore, TOmn of all the channels can be manipulated collectively. Only specific bits can also be manipulated by setting the corresponding TOEmn $=0$ to a target TOmn (channel output).

Figure 6-46. Example of TOOn Bits Collective Manipulation

Before writing
тоо

| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | TO07 | TO06 | TO05 | TO04 | TO03 | TO02 | TO01 | TO00 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | TOE07 | TOE06 | TOE05 | TOE04 | TOE03 | TOEO2 | TOE01 | TOE00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Data to be written


Writing is done only to TOmn bits with TOEmn $=0$, and writing to TOmn bits with TOEmn $=1$ is ignored.
TOmn (channel output) to which TOEmn $=1$ is set is not affected by the write operation. Even if the write operation is done to TOmn, it is ignored and the output change by timer operation is normally done.

Figure 6-47. TOmn Pin Statuses by Collective Manipulation of TOOn Bits


Caution When TOEmn = 1, even if the output by timer interrupt of each channel (INTTMmn) contends with writing to TOmn, output is normally done to TOmn pin.

Remark $m$ Unit number ( $m=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

### 6.4.5 Timer interrupt and TOmn pin output at count operation start

In the interval timer mode or capture mode, the MDmn0 bit in the TMRmn register sets whether or not to generate a timer interrupt at count start.

When MDmn0 is set to 1 , the count operation start timing can be known by the timer interrupt (INTTMmn) generation. In the other modes, neither timer interrupt at count operation start nor TOmn output is controlled.
Figures 6-48 and 6-49 show operation examples when the interval timer mode ( $\mathrm{TOEmn}=1, \mathrm{TOMmn}=0$ ) is set.

Figure 6-48. When MDmn0 Is Set to 1


When MDmn0 is set to 1 , a timer interrupt (INTTMmn) is output at count operation start, and TOmn performs a toggle operation.

Figure 6-49. When MDmn0 Is Set to 0


When MDmn0 is set to 0 , a timer interrupt (INTTMmn) is not output at count operation start, and TOmn does not change either. After counting one cycle, INTTMmn is output and TOmn performs a toggle operation.

Remark $m$ : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

### 6.5 Channel Input (TImn Pin) Control

### 6.5.1 TImn edge detection circuit

(1) Edge detection basic operation timing

Edge detection circuit sampling is done in accordance with the operation clock (fмск).

Figure 6-50. Edge Detection Basic Operation Timing


### 6.6 Basic Function of Timer Array Unit

### 6.6.1 Overview of single-operation function and combination operation function

The timer array unit (TAU) consists of several channels and has a single-operation function that allows each channel to operate independently, and a combination operation function that uses two or more channels in combination.

The single-operation function can be used for any channel, regardless of the operation mode of the other channels.
The combination operation function is realized by combining a master channel (reference timer that mainly counts periods) and a slave channel (timer that operates in accordance with the master channel), and several rules must be observed when using this function.

### 6.6.2 Basic rules of combination operation function

The basic rules of using the combination operation function are as follows.
(1) Only an even channel (channel $0,2,4$, etc.) can be set as a master channel.
(2) Any channel, except channel 0 , can be set as a slave channel.
(3) The slave channel must be lower than the master channel.

Example: If channel 2 of the TAUO is set as a master channel, channel 3 or those that follow (channels $3,4,5$, etc.) can be set as a slave channel.
(4) Two or more slave channels can be set for one master channel. A slave channel, however, cannot be set across a unit.
(5) When two or more master channels are to be used, slave channels with a master channel between them may not be set.
Example: If channels 0 and 4 of the TAUO are set as master channels, channels 1 to 3 can be set as the slave channels of master channel 0 . Channels 5 to 7 cannot be set as the slave channels of master channel 0.
(6) The operation clock for a slave channel in combination with a master channel must be the same as that of the master channel. The CKS1 and CKS0 bits (bits 15 and 14 of the TMRmn register) of the slave channel that operates in combination with the master channel must be the same value as that of the master channel.
(7) A master channel can transmit INTTMmn (interrupt), start software trigger, and count clock to the lower channels.
(8) A slave channel can use the INTTMmn (interrupt), start software trigger, and count clock of the master channel, but it cannot transmit its own INTTMmn (interrupt), start software trigger, and count clock to the lower channel.
(9) A master channel cannot use the INTTMmn (interrupt), start software trigger, and count clock from the other master channel.

Remark $m$ : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )
(10) To simultaneously start channels that operate in combination, the TSmn bit of the channels in combination must be set at the same time.
(11) During a counting operation, the TSmn bit of all channels that operate in combination or only the master channel can be set. TSmn of only a slave channel cannot be set.
(12) To stop the channels in combination simultaneously, the TTmn bit of the channels in combination must be set at the same time.

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

### 6.6.3 Applicable range of basic rules of combination operation function

The rules of the combination operation function are applied in a channel group (a master channel and slave channels forming one combination operation function).

If two or more channel groups that do not operate in combination are specified, the basic rules of the combination operation function in 6.6.2 Basic rules of combination operation function do not apply to the channel groups.

Example


### 6.7 Operation of Timer Array Unit as Independent Channel

### 6.7.1 Operation as interval timer/square wave output

## (1) Interval timer

The timer array unit can be used as a reference timer that generates INTTMmn (timer interrupt) at fixed intervals.
The interrupt generation period can be calculated by the following expression.
Generation period of INTTMmn (timer interrupt) $=$ Period of count clock $\times$ (Set value of TDRmn +1 )

## (2) Operation as square wave output

TOmn performs a toggle operation as soon as INTTMmn has been generated, and outputs a square wave with a duty factor of $50 \%$.
The period and frequency for outputting a square wave from TOmn can be calculated by the following expressions.

- Period of square wave output from TOmn = Period of count clock $\times($ Set value of TDRmn +1$) \times 2$
$\bullet$ Frequency of square wave output from TOmn = Frequency of count clock/\{(Set value of TDRmn +1$) \times 2\}$

TCRmn operates as a down counter in the interval timer mode.
TCRmn loads the value of TDRmn at the first count clock after the channel start trigger bit (TSmn) is set to 1 . If MDmnO of TMRmn $=0$ at this time, INTTMmn is not output and TOmn is not toggled. If MDmnO of TMRmn $=1$, INTTMmn is output and TOmn is toggled.
After that, TCRmn counts down in synchronization with the count clock.
When TCRmn $=0000 \mathrm{H}$, INTTMmn is output and TOmn is toggled at the next count clock. At the same time, TCRmn loads the value of TDRmn again. After that, the same operation is repeated.
TDRmn can be rewritten at any time. The new value of TDRmn becomes valid from the next period.

Figure 6-51. Block Diagram of Operation as Interval Timer/Square Wave Output


Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-52. Example of Basic Timing of Operation as Interval Timer/Square Wave Output (MDmn0 = 1)


Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-53. Example of Set Contents of Registers During Operation as Interval Timer/Square Wave Output
(a) Timer mode register mn (TMRmn)


0: Neither generates INTTMmn nor inverts timer output when counting is started.
1: Generates INTTMmn and inverts timer output when counting is started.

Selection of TImn pin input edge
00B: Sets 00B because these are not used.

Operation clock selection
00B: Selects CKm0 as operation clock of channel $n$.
01B: Selects CKm1 as operation clock of channel $n$.
10B: Selects CKm2 as operation clock of channel $n$.
11B: Selects CKm3 as operation clock of channel n.
(b) Timer output register m (TOm)

TOm

| Bit n |
| :---: |
| TOmn |
| 1/0 |

0 : Outputs 0 from TOmn.
1: Outputs 1 from TOmn.
(c) Timer output enable register $m$ (TOEm)

|  | Bit n |  |  |
| :---: | :---: | :---: | :---: |
| TOEm | TOEmn <br> $1 / 0$ |  |  |
|  | 0: Stops the TOmn output operation by counting operation. <br> 1: Enables the TOmn output operation by counting operation. |  |  |

(d) Timer output level register m (TOLm)

TOLm $\begin{gathered}\text { Bit } \mathrm{n} \\ \begin{array}{c}\text { TOLmn } \\ 0\end{array} \\ \text { 0: Cleared to } 0 \text { when TOMmn }=0 \text { (toggle mode). }\end{gathered}$
(e) Timer output mode register m (TOMm)
$\begin{array}{cc} & \text { Bit } \mathrm{n} \\ \text { TOMm } & \text { TOMmn } \\ 0\end{array}$
0 : Sets toggle mode.

Remark $m$ : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-54. Operation Procedure of Interval Timer/Square Wave Output Function (1/2)

|  |  | Software Operation | Hardware Status |
| :---: | :---: | :---: | :---: |
|  | TAU <br> default setting |  | Power-off status <br> (Clock supply is stopped and writing to each register is disabled.) |
|  |  | Sets the TAU0EN bit, TAU1EN bit of the PER0 register to 1 . <br> Sets the TPSm register. <br> Determines clock frequencies of CKm0 to CKm3. | Power-on status. Each channel stops operating. <br> (Clock supply is started and writing to each register is enabled.) |
|  | Channel <br> default <br> setting | Sets the TMRmn register (determines operation mode of channel). <br> Sets interval (period) value to the TDRmn register. <br> To use the TOmn output <br> Clears the TOMmn bit of the TOMm register to 0 (toggle mode). <br> Clears the TOLmn bit to 0 . <br> Sets the TOmn bit and determines default level of the <br> TOmn output. $\qquad$ <br> Sets TOEmn to 1 and enables operation of TOmn. Clears the port register and port mode register to 0 . $\qquad$ | Channel stops operating. <br> (Clock is supplied and some power is consumed.) <br> The TOmn pin goes into $\mathrm{Hi}-\mathrm{Z}$ output state. <br> The TOmn default setting level is output when the port mode register is in the output mode and the port register is 0 . <br> TOmn does not change because channel stops operating. <br> The TOmn pin outputs the TOmn set level. |
|  | Operatio <br> n start | Sets TOEmn to 1 (only when operation is resumed). <br> Sets the TSmn bit to 1 . $\qquad$ <br> The TSmn bit automatically returns to 0 because it is a trigger bit. | TEmn = 1, and count operation starts. <br> Value of TDRmn is loaded to TCRmn at the count clock input. INTTMmn is generated and TOmn performs toggle operation if the MDmn0 bit of the TMRmn register is 1. |
|  | During operation | Set values of TMRmn register, TOMmn, and TOLmn bits cannot be changed. <br> Set value of the TDRmn register can be changed. <br> The TCRmn register can always be read. <br> The TSRmn register is not used. <br> Set values of the TOm and TOEm registers can be changed. | Counter (TCRmn) counts down. When count value reaches 0000 H , the value of TDRmn is loaded to TCRmn again and the count operation is continued. By detecting TCRmn = 0000 H , INTTMmn is generated and TOmn performs toggle operation. <br> After that, the above operation is repeated. |
|  | Operatio n stop | The TTmn bit is set to 1 . <br> The TTmn bit automatically returns to 0 because it is a trigger bit. <br> TOEmn is cleared to 0 and value is set to TOmn bit. | TEmn $=0$, and count operation stops. <br> TCRmn holds count value and stops. <br> The TOmn output is not initialized but holds current status. <br> The TOmn pin outputs the TOmn set level. |
| Remark |  | m : Unit number ( $\mathrm{m}=0$ to 2 ) <br> n : Channel number ( $\mathrm{n}=0$ to 7 ) |  |

Figure 6-54. Operation Procedure of Interval Timer/Square Wave Output Function (2/2)

|  | Software Operation | Hardware Status |
| :---: | :---: | :---: |
| TAU stop | To hold the TOmn pin output level <br> Clears TOmn bit to 0 after the value to be held is set to the port register. <br> When holding the TOmn pin output level is not necessary <br> Switches the port mode register to input mode. $\qquad$ | The TOmn pin output level is held by port function. <br> The TOmn pin output level goes into Hi-Z output state. |
|  | The TAUOEN bit, TAU1EN bit of the PERO register are cleared to 0 . | Power-off status <br> All circuits are initialized and SFR of each channel is also initialized. <br> (The TOmn bit is cleared to 0 and the TOmn pin is set to port mode.) |

Remark $m$ : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

### 6.7.2 Operation as external event counter

The timer array unit can be used as an external event counter that counts the number of times the valid input edge (external event) is detected in the TImn pin. When a specified count value is reached, the event counter generates an interrupt. The specified number of counts can be calculated by the following expression.

$$
\text { Specified number of counts }=\text { Set value of TDRmn }+1
$$

TCRmn operates as a down counter in the event counter mode.
When the channel start trigger bit (TSmn) is set to 1 , TCRmn loads the value of TDRmn.
TCRmn counts down each time the valid input edge of the TImn pin has been detected. When TCRmn $=0000 \mathrm{H}$, TCRmn loads the value of TDRmn again, and outputs INTTMmn.

After that, the above operation is repeated.
TOmn must not be used because its waveform depends on the external event and irregular.
TDRmn can be rewritten at any time. The new value of TDRmn becomes valid during the next count period.

Figure 6-55. Block Diagram of Operation as External Event Counter


Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-56. Example of Basic Timing of Operation as External Event Counter


Remark $m$ : Unit number ( $m=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-57. Example of Set Contents of Registers in External Event Counter Mode (1/2)
(a) Timer mode register mn (TMRmn)

(b) Timer output register m (TOm)

TOm

| Bit n |
| :---: |
| TOmn |
| 0 |

0: Outputs 0 from TOmn.
(c) Timer output enable register $m$ (TOEm)

TOEm
Bit $n$
0 : Stops the TOmn output operation by counting operation.
(d) Timer output level register m (TOLm)
$\begin{array}{cc} & \text { Bit } \mathrm{n} \\ \text { TOLm } & \begin{array}{c}\text { TOLmn } \\ 0\end{array}\end{array}$
0 : Cleared to 0 when TOMmn $=0$ (toggle mode).

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-57. Example of Set Contents of Registers in External Event Counter Mode (2/2)
(e) Timer output mode register m (TOMm)

TOMm \begin{tabular}{c}
Bit n <br>

| TOMmn |
| :---: |
| 0 | <br>

\end{tabular}$\quad$ 0: Sets toggle mode.

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-58. Operation Procedure When External Event Counter Function Is Used


Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

### 6.7.3 Operation as frequency divider

The timer array unit can be used as a frequency divider that divides a clock input to the TImn pin and outputs the result from TOmn.

The divided clock frequency output from TOmn can be calculated by the following expression.

- When rising edge/falling edge is selected: Divided clock frequency = Input clock frequency/\{(Set value of TDRmn +1$) \times 2\}$
- When both edges are selected: Divided clock frequency $\cong$ Input clock frequency/(Set value of TDRmn + 1)

TCRmn operates as a down counter in the interval timer mode.
After the channel start trigger bit (TSmn) is set to 1 , TCRmn loads the value of TDRmn when the TImn valid edge is detected. If MDmn0 of TMRmn $=0$ at this time, INTTMmn is not output and TOmn is not toggled. If MDmn0 of TMRmn = 1 , INTTMmn is output and TOmn is toggled.

After that, TCRmn counts down at the valid edge of TImn. When TCRmn $=0000 \mathrm{H}$, it toggles TOmn . At the same time, TCRmn loads the value of TDRmn again, and continues counting.

If detection of both the edges of TImn is selected, the duty factor error of the input clock affects the divided clock period of the TOmn output.

The period of the TOmn output clock includes a sampling error of one period of the operation clock.

Clock period of TOmn output = Ideal TOmn output clock period $\pm$ Operation clock period (error)

TDRmn can be rewritten at any time. The new value of TDRmn becomes valid during the next count period.

Figure 6-59. Block Diagram of Operation as Frequency Divider


Remark $m$ : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-60. Example of Basic Timing of Operation as Frequency Divider (MDmn0 = 1)


Remark $m$ : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-61. Example of Set Contents of Registers When Frequency Divider Is Used (1/2)
(a) Timer mode register mn (TMRmn)

(b) Timer output register m (TOm)

TOm

| Bit n |
| :---: |
| TOmn |
| $1 / 0$ |

0 : Outputs 0 from TOmn.
1: Outputs 1 from TOmn.
(c) Timer output enable register $m$ (TOEm)

TOEm

| Bit n |
| :---: |
| TOEmn |
| $1 / 0$ |

0: Stops the TOmn output operation by counting operation.
1: Enables the TOmn output operation by counting operation.
(d) Timer output level register $\mathbf{m}$ (TOLm)

TOLm

| Bit n |
| :---: |
| TOLmn |
| 0 |

0 : Cleared to 0 when TOMmn $=0$ (toggle mode).

Remark $m$ : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-61. Example of Set Contents of Registers When Frequency Divider Is Used (2/2)
(e) Timer output mode register m (TOMm)

TOMm

| Bit n |
| :---: |
| TOMmn |
| 0 |

0 : Sets toggle mode

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-62. Operation Procedure When Frequency Divider Function Is Used

|  |  | Software Operation | Hardware Status |
| :---: | :---: | :---: | :---: |
|  | TAU <br> default setting |  | Power-off status <br> (Clock supply is stopped and writing to each register is disabled.) |
|  |  | Sets the TAUOEN bit, TAU1EN bit of the PERO register to 1. <br> Sets the TPSm register. <br> Determines clock frequencies of CKm0 to CKm3. | Power-on status. Each channel stops operating. <br> (Clock supply is started and writing to each register is enabled.) |
|  | Channel <br> default <br> setting | Sets the TMRmn register (determines operation mode of channel). <br> Sets interval (period) value to the TDRmn register. <br> Clears the TOMmn bit of the TOMm register to 0 (toggle mode). <br> Clears the TOLmn bit to 0 . <br> Sets the TOmn bit and determines default level of the TOmn output. <br> Sets TOEmn to 1 and enables operation of TOmn. <br> Clears the port register and port mode register to 0 . | Channel stops operating. <br> (Clock is supplied and some power is consumed.) <br> The TOmn pin goes into Hi-Z output state. <br> The TOmn default setting level is output when the port mode register is in output mode and the port register is 0 . <br> TOmn does not change because channel stops operating. <br> The TOmn pin outputs the TOmn set level. |
|  | Operatio <br> n start | Sets the TOEmn to 1 (only when operation is resumed). <br> Sets the TSmn bit to 1 . <br> The TSmn bit automatically returns to 0 because it is a trigger bit. | TEmn = 1, and count operation starts. <br> Value of TDRmn is loaded to TCRmn at the count clock input. INTTMmn is generated and TOmn performs toggle operation if the MDmn0 bit of the TMRmn register is 1. |
|  | During operation | Set value of the TDRmn register can be changed. <br> The TCRmn register can always be read. <br> The TSRmn register is not used. <br> Set values of TOm and TOEm registers can be changed. Set values of TMRmn register, TOMmn, and TOLmn bits cannot be changed. | Counter (TCRmn) counts down. When count value reaches 0000 H , the value of TDRmn is loaded to TCRmn again, and the count operation is continued. By detecting TCRmn = 0000 H , INTTMmn is generated and TOmn performs toggle operation. <br> After that, the above operation is repeated. |
|  | Operatio <br> n stop | The TTmn bit is set to 1 . <br> The TTmn bit automatically returns to 0 because it is a trigger bit. | TEmn $=0$, and count operation stops. <br> TCRmn holds count value and stops. <br> The TOmn output is not initialized but holds current status. |
|  |  | TOEmn is cleared to 0 and value is set to the TOmn bit. | The TOmn pin outputs the TOmn set level. |
|  | TAU stop | To hold the TOmn pin output level <br> Clears TOmn bit to 0 after the value to <br> be held is set to the port register. <br> When holding the TOmn pin output level is not necessary <br> Switches the port mode register to input mode. <br> The TAU0EN bit, TAU1EN bit of the PER0 register are cleared to 0 . | The TOmn pin output level is held by port function. <br> The TOmn pin output level goes into Hi-Z output state. <br> Power-off status <br> All circuits are initialized and SFR of each channel is also initialized. <br> (The TOmn bit is cleared to 0 and the TOmn pin is set to port mode). |

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

### 6.7.4 Operation as input pulse interval measurement

The count value can be captured at the TImn valid edge and the interval of the pulse input to TImn can be measured. The pulse interval can be calculated by the following expression.

$$
\text { TImn input pulse interval }=\text { Period of count clock } \times((10000 \mathrm{H} \times \text { TSRmn: OVF) }+(\text { Capture value of TDRmn }+1))
$$

## Caution The TImn pin input is sampled using the operation clock selected with the CKSmn bit of the TMRmn register, so an error at a maximum of one clock is generated.

TCRmn operates as an up counter in the capture mode.
When the channel start trigger (TSmn) is set to 1 , TCRmn counts up from 0000 H in synchronization with the count clock.

When the TImn pin input valid edge is detected, the count value is transferred (captured) to TDRmn and, at the same time, the counter (TCRmn) is cleared to 0000 H , and the INTTMmn is output. If the counter overflows at this time, the OVF bit of the TSRmn register is set to 1 . If the counter does not overflow, the OVF bit is cleared. After that, the above operation is repeated.

As soon as the count value has been captured to the TDRmn register, the OVF bit of the TSRmn register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSRmn register is set to 1 . However, the OVF bit is configured as a cumulative flag, the correct interval value cannot be measured if an overflow occurs more than once.

Set STSmn2 to STSmn0 of the TMRmn register to 001B to use the valid edges of TImn as a start trigger and a capture trigger.

When TEmn = 1, instead of the TImn pin input, a software operation $(T S m n=1)$ can be used as a capture trigger.

Figure 6-63. Block Diagram of Operation as Input Pulse Interval Measurement


Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-64. Example of Basic Timing of Operation as Input Pulse Interval Measurement (MDmn0 $=0$ )


Remark $m$ : Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-65. Example of Set Contents of Registers to Measure Input Pulse Interval (1/2)
(a) Timer mode register mn (TMRmn)


0: Selects operation clock.
Operation clock selection
00B: Selects CKm0 as operation clock of channel $n$.
01B: Selects CKm1 as operation clock of channel $n$.
10B: Selects CKm2 as operation clock of channel $n$.
11B: Selects CKm3 as operation clock of channel $n$.
(b) Timer output register m (TOm)

TOm

| Bit n |
| :---: |
| TOmn |
| 0 |

0 : Outputs 0 from TOmn.
(c) Timer output enable register $m$ (TOEm)

TOEm

| Bit n |
| :---: |
| TOEmn |
| 0 |

0: Stops TOmn output operation by counting operation.
(d) Timer output level register $\mathbf{m}$ (TOLm)

|  | Bit n |
| :---: | :---: |
|  | $\begin{array}{c}\text { TOLmn } \\ 0\end{array}$ |
|  |  |

0 : Cleared to 0 when TOMmn $=0$ (toggle mode).

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-65. Example of Set Contents of Registers to Measure Input Pulse Interval (2/2)
(e) Timer output mode register m (TOMm)

TOMm \begin{tabular}{c}
Bit n <br>

| TOMmn |
| :---: |
| 0 | <br>

\end{tabular}$\quad$ 0: Sets toggle mode.

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-66. Operation Procedure When Input Pulse Interval Measurement Function Is Used

|  |  | Software Operation | Hardware Status |
| :---: | :---: | :---: | :---: |
|  | TAU <br> default <br> setting |  | Power-off status <br> (Clock supply is stopped and writing to each register is disabled.) |
|  |  | Sets the TAU0EN bit, TAU1EN bit of the PER0 register to 1 | Power-on status. Each channel stops operating. <br> (Clock supply is started and writing to each register is enabled.) |
|  |  | Sets the TPSm register. <br> Determines clock frequencies of CKm0 to CKm3. |  |
|  | Channel default setting | Sets the TMRmn register (determines operation mode of channel). | Channel stops operating. <br> (Clock is supplied and some power is consumed.) |
|  | Operatio <br> n start | Sets TSmn bit to 1. $\qquad$ <br> The TSmn bit automatically returns to 0 because it is a trigger bit. | TEmn = 1, and count operation starts. <br> TCRmn is cleared to 0000 H at the count clock input. When the MDmn0 bit of the TMRmn register is 1 , INTTMmn is generated. |
|  | During operation | Set values of only the CISmn1 and CISmn0 bits of the TMRmn register can be changed. <br> The TDRmn register can always be read. <br> The TCRmn register can always be read. <br> The TSRmn register can always be read. <br> Set values of TOMmn, TOLmn, TOmn, and TOEmn bits cannot be changed. | Counter (TCRmn) counts up from 0000 H . When the TImn pin input valid edge is detected, the count value is transferred (captured) to TDRmn. At the same time, TCRmn is cleared to 0000 H , and the INTTMmn signal is generated. <br> If an overflow occurs at this time, the OVF bit of the TSRmn register is set; if an overflow does not occur, the OVF bit is cleared. <br> After that, the above operation is repeated. |
|  | Operatio <br> n stop | The TTmn bit is set to 1 . <br> The TTmn bit automatically returns to 0 because it is a trigger bit. | TEmn $=0$, and count operation stops. <br> TCRmn holds count value and stops. <br> The OVF bit of the TSRmn register is also held. |
|  | TAU stop | The TAU0EN bit, TAU1EN bit of the PER0 register are cleared to 0 . | Power-off status <br> All circuits are initialized and SFR of each channel is also initialized. |

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

### 6.7.5 Operation as input signal high-llow-level width measurement

By starting counting at one edge of TImn and capturing the number of counts at another edge, the signal width (highlevel width/low-level width) of TImn can be measured. The signal width of TImn can be calculated by the following expression.

Signal width of TImn input $=$ Period of count clock $\times((10000 \mathrm{H} \times$ TSRn: OVF $)+($ Capture value of TDRmn +1$))$

## Caution The TImn pin input is sampled using the operation clock selected with the CKSmn bit of the TMRmn register, so an error at a maximum of one clock is generated.

TCRmn operates as an up counter in the capture \& one-count mode.
When the channel start trigger (TSmn) is set to 1 , TEmn is set to 1 and the TImn pin start edge detection wait status is set.

When the TImn start valid edge (rising edge of TImn when the high-level width is to be measured) is detected, the counter counts up in synchronization with the count clock. When the valid capture edge (falling edge of TImn when the high-level width is to be measured) is detected later, the count value is transferred to TDRmn and, at the same time, INTTMmn is output. If the counter overflows at this time, the OVF bit of the TSRmn register is set to 1 . If the counter does not overflow, the OVF bit is cleared. TCRmn stops at the value "value transferred to TDRmn + 1", and the TImn pin start edge detection wait status is set. After that, the above operation is repeated.

As soon as the count value has been captured to the TDRmn register, the OVF bit of the TSRmn register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSRmn register is set to 1 . However, the OVF bit is configured as an integral flag, and the correct interval value cannot be measured if an overflow occurs more than once.

Whether the high-level width or low-level width of the TImn pin is to be measured can be selected by using the CISmn1 and CISmn0 bits of the TMRmn register.

Because this function is used to measure the signal width of the TImn pin input, TSmn cannot be set to 1 while TEmn is 1.

CISmn1, CISmn0 of TMRmn = 10B: Low-level width is measured.
CISmn1, CISmn0 of TMRmn = 11B: High-level width is measured.

Remark $m$ : Unit number ( $m=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-67. Block Diagram of Operation as Input Signal High-/Low-Level Width Measurement


Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-68. Example of Basic Timing of Operation as Input Signal High-/Low-Level Width Measurement


Remark $m$ : Unit number ( $m=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-69. Example of Set Contents of Registers to Measure Input Signal High-ILow-Level Width
(a) Timer mode register mn (TMRmn)


Setting of operation when counting is started
0: Does not generate INTTMmn when counting is started.

Selection of TImn pin input edge
10B: Both edges (to measure low-level width)
11B: Both edges (to measure high-level width)
Start trigger selection
010B: Selects the TImn pin input valid edge.
Slave/master selection
0 : Cleared to 0 when single-operation function is selected.
Count clock selection
0 : Selects operation clock.

Operation clock selection
00B: Selects CKm0 as operation clock of channel n.
01B: Selects CKm1 as operation clock of channel n.
10B: Selects CKm2 as operation clock of channel $n$.
11B: Selects CKm3 as operation clock of channel $n$.
(b) Timer output register m (TOm)

TOm

| Bit n |
| :---: |
| TOmn |
| 0 |

0 : Outputs 0 from TOmn.
(c) Timer output enable register $m$ (TOEm)

TOEm $\begin{gathered}\text { Bit } \mathrm{n} \\ \begin{array}{c}\text { TOEmn } \\ 0\end{array} \\ \end{gathered}$
(d) Timer output level register m (TOLm)

TOLm

| Bit n |
| :---: |
| TOLmn |
| 0 |

0: Cleared to 0 when TOMmn = 0 (toggle mode).
(e) Timer output mode register m (TOMm)

|  | Bit n |
| :---: | :---: |
| TOMm | TOMmn |
| 0 |  |

0 : Sets toggle mode

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-70. Operation Procedure When Input Signal High-ILow-Level Width Measurement Function Is Used


Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

### 6.8 Operation of Plural Channels of Timer Array Unit

### 6.8.1 Operation as PWM function

Two channels can be used as a set to generate a pulse of any period and duty factor.
The period and duty factor of the output pulse can be calculated by the following expressions.

```
Pulse period = {Set value of TDRmn (master) + 1} }\times\mathrm{ Count clock period
Duty factor [%] = {Set value of TDRmp (slave)}/{Set value of TDRmn (master) + 1} }\times10
0% output: Set value of TDRmp (slave) = 0000H
100% output: Set value of TDRmp (slave) }\geq{\mathrm{ Set value of TDRmn (master) + 1}
```

Remark Although the duty factor exceeds $100 \%$ if the set value of TDRmp (slave) > (set value of TDRmn (master) + 1), it is summarized into $100 \%$ output.

The master channel operates in the interval timer mode and counts the periods. When the channel start trigger (TSmn) is set to 1 , INTTMmn is output. TCRmn counts down starting from the loaded value of TDRmn, in synchronization with the count clock. When TCRmn $=0000 \mathrm{H}$, INTTMmn is output. TCRmn loads the value of TDRmn again. After that, it continues the similar operation.

TCRmp of a slave channel operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TOmp pin. TCRmp of the slave channel loads the value of TDRmp, using INTTMmn of the master channel as a start trigger, and stops counting until the next start trigger (INTTMmn of the master channel) is input.

The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel, and inactive when $T C R m p=0000 \mathrm{H}$.

Caution To rewrite both TDRmn of the master channel and TDRmp of the slave channel, a write access is necessary two times. The timing at which the values of TDRmn and TDRmp are loaded to TCRmn and TRCmp is upon occurrence of INTTMmn of the master channel. Thus, when rewriting is performed split before and after occurrence of INTTMmn of the master channel, the TOmp pin cannot output the expected waveform. To rewrite both TDRmn of the master and TDRmp of the slave, therefore, be sure to rewrite both the registers immediately after INTTMmn is generated from the master channel.

Remark m: Unit number ( $m=0$ to 2 ), $n$ : Master channel number, $p$ : Slave channel number $(p=n+1)$

Figure 6-71. Block Diagram of Operation as PWM Function


Remark m: Unit number ( $m=0$ to 2 ), $n$ : Master channel number, $p$ : Slave channel number $(p=n+1)$

Figure 6-72. Example of Basic Timing of Operation as PWM Function


Remark m: Unit number ( $m=0$ to 2 ), $n$ : Master channel number, $p$ : Slave channel number $(p=n+1)$

Figure 6-73. Example of Set Contents of Registers When PWM Function (Master Channel) Is Used
(a) Timer mode register mn (TMRmn)


Setting of operation when counting is started
1: Generates INTTMmn when counting is started.

Selection of TImn pin input edge
00B: Sets 00B because these are not used

Start trigger selection
000B: Selects only software start

Slave/master selection
1: Channel 1 is set as master channel.

Count clock selection
0: Selects operation clock.

Operation clock selection
OOB: Selects CKm0 as operation clock of channel n.
01B: Selects CKm1 as operation clock of channel n
10B: Selects CKm2 as operation clock of channel $n$.
11B: Selects CKm3 as operation clock of channel $n$
(b) Timer output register m (TOm)

TOm

| Bit n |
| :---: |
| TOmn |
| 0 |

0 : Outputs 0 from TOmn.
(c) Timer output enable register $\mathbf{m}$ (TOEm)

Bit n
TOEmn
0
0 : Stops the TOmn output operation by counting operation.
(d) Timer output level register m (TOLm)

TOLm

| Bit n |
| :---: |
| TOLmn |
| 0 |

0 : Cleared to 0 when TOMmn $=0$ (toggle mode)
(e) Timer output mode register m (TOMm)

|  | Bit n |
| :---: | :---: |
| $\begin{array}{c}\text { TOMmn } \\ 0\end{array}$ |  |

0 : Sets toggle mode

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-74. Example of Set Contents of Registers When PWM Function (Slave Channel) Is Used
(a) Timer mode register mp (TMRmp)

(b) Timer output register m (TOm)

TOm

| Bit p |
| :---: |
| TOmp |
| $1 / 0$ |

0: Outputs 0 from TOmp.
1: Outputs 1 from TOmp.
(c) Timer output enable register $m$ (TOEm)

|  | Bit $p$ |  |  |
| :---: | :---: | :---: | :---: |
| TOEm | TOEmp <br> $1 / 0$ |  |  |
|  | 0: Stops the TOmp output operation by counting operation. <br> 1: Enables the TOmp output operation by counting operation |  |  |

(d) Timer output level register $\mathbf{m}$ (TOLm)

| Bit $p$ |
| :---: |
| TOLmp |
| $1 / 0$ |

0: Positive logic output (active-high)
1: Inverted output (active-low)
(e) Timer output mode register m (TOMm)

TOMm $\square$ 1: Sets the combination operation mode.

Remark m: Unit number ( $\mathrm{m}=0$ to 2 ), n : Master channel number, p : Slave channel number $(\mathrm{p}=\mathrm{n}+1$ )

Figure 6-75. Operation Procedure When PWM Function Is Used (1/2)

|  | Software Operation | Hardware Status |
| :---: | :---: | :---: |
| TAU <br> default <br> setting |  | Power-off status <br> (Clock supply is stopped and writing to each register is disabled.) |
|  | Sets the TAU0EN bit, TAU1EN bit of the PER0 register to 1 | Power-on status. Each channel stops operating. <br> (Clock supply is started and writing to each register is enabled.) |
|  | Sets the TPSm register. <br> Determines clock frequencies of CKm0 to CKm3. |  |
| Channel <br> default <br> setting | Sets the TMRmn and TMRmp registers of two channels to be used (determines operation mode of channels). An interval (period) value is set to the TDRmn register of the master channel, and a duty factor is set to the TDRmp register of the slave channel. | Channel stops operating. <br> (Clock is supplied and some power is consumed.) |
|  | Sets slave channel. <br> The TOMmp bit of the TOMm register is set to 1 (combination operation mode). <br> Sets the TOLmp bit. <br> Sets the TOmp bit and determines default level of the TOmp output. <br> Sets TOEmp to 1 and enables operation of TOmp. Clears the port register and port mode register to 0 . | The TOmp pin goes into $\mathrm{Hi}-\mathrm{Z}$ output state. <br> The TOmp default setting level is output when the port mode register is in output mode and the port register is 0 . TOmp does not change because channel stops operating. The TOmp pin outputs the TOmp set level. |

Remark m: Unit number ( $m=0$ to 2 ), $n$ : Master channel number, $p$ : Slave channel number $(p=n+1$ )

Figure 6-75. Operation Procedure When PWM Function Is Used (2/2)

|  |  | Software Operation | Hardware Status |
| :---: | :---: | :---: | :---: |
|  | Operation <br> start | Sets TOEmp (slave) to 1 (only when operation is resumed). <br> The TSmn (master) and TSmp (slave) bits of the TSm register are set to 1 at the same time. $\qquad$ <br> The TSmn and TSmp bits automatically return to 0 because they are trigger bits. | $\mathrm{TEmn}=1, \mathrm{TEmp}=1$ <br> When the master channel starts counting, INTTMmn is generated. Triggered by this interrupt, the slave channel also starts counting. |
|  | During operation | Set values of the TMRmn and TMRmp registers, TOMmn, TOMmp, TOLmn, and TOLmp bits cannot be changed. <br> Set values of the TDRmn and TDRmp registers can be changed after INTTMmn of the master channel is generated. <br> The TCRmn and TCRmp registers can always be read. The TSRmn and TSRmp registers are not used. Set values of the TOm and TOEm registers cannot be changed. | The counter of the master channel loads the TDRmn value to TCRmn, and counts down. When the count value reaches TCRmn $=0000 \mathrm{H}$, INTTMmn output is generated. At the same time, the value of the TDRmn register is loaded to TCRmn, and the counter starts counting down again. <br> At the slave channel, the value of TDRmp is loaded to TCRmp, triggered by INTTMmn of the master channel, and the counter starts counting down. The output level of TOmp becomes active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmp $=0000 \mathrm{H}$, and the counting operation is stopped. <br> After that, the above operation is repeated. |
|  | Operation stop | The TTmn (master) and TTmp (slave) bits are set to 1 at the same time. <br> The TTmn and TTmp bits automatically return to 0 because they are trigger bits. <br> TOEmp of slave channel is cleared to 0 and value is set to the TOmp bit. | TEmn, TEmp $=0$, and count operation stops. <br> TCRmn and TCRmp hold count value and stops. The TOmp output is not initialized but holds current status. <br> The TOmp pin outputs the TOmn set level. |
|  | TAU stop | To hold the TOmp pin output level <br> Clears TOmp bit to 0 after the value to $\qquad$ be held is set to the port register. <br> When holding the TOmp pin output level is not necessary <br> Switches the port mode register to input mode. $\qquad$ <br> The TAU0EN bit, TAU1EN bit of the PER0 register are cleared to 0 . | The TOmp pin output level is held by port function. <br> The TOmp pin output level goes into Hi-Z output state. <br> Power-off status <br> All circuits are initialized and SFR of each channel is also initialized. <br> (The TOmp bit is cleared to 0 and the TOmp pin is set to port mode.) |

Remark m: Unit number ( $m=0$ to 2 ), $n$ : Master channel number, $p$ : Slave channel number $(p=n+1)$

### 6.8.2 Operation as one-shot pulse output function

By using two channels as a set, a one-shot pulse having any delay pulse width can be generated from the signal input to the TImn pin.

The delay time and pulse width can be calculated by the following expressions.

Delay time $=\{$ Set value of TDRmn (master) +2$\} \times$ Count clock period
Pulse width $=\{$ Set value of TDRmp (slave) $\} \times$ Count clock period

The master channel operates in the one-count mode and counts the delays. TCRmn of the master channel starts operating upon start trigger detection and TCRmn loads the value of TDRmn. TCRmn counts down from the value of TDRmn it has loaded, in synchronization with the count clock. When TCRmn $=0000 \mathrm{H}$, it outputs $\operatorname{INTTMmn}$ and stops counting until the next start trigger is detected.

The slave channel operates in the one-count mode and counts the pulse width. TCRmp of the slave channel starts operation using INTTMmn of the master channel as a start trigger, and loads the TDRmp value. TCRmp counts down from the value of TDRmp it has loaded, in synchronization with the count value. When TCRmp $=0000 \mathrm{H}$, it outputs INTTMmp and stops counting until the next start trigger (INTTMmn of the master channel) is detected. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmp $=0000 \mathrm{H}$.

Instead of using the TImn pin input, a one-shot pulse can also be output using the software operation (TSmn =1) as a start trigger.

Caution The timing of loading of TDRmn of the master channel is different from that of TDRmp of the slave channel. If TDRmn and TDRmp are rewritten during operation, therefore, an illegal waveform is output. Rewrite the TDRmn after INTTMmn is generated and the TDRmp after INTTMmp is generated.

Remark m: Unit number ( $m=0$ to 2 ), $n$ : Master channel number, $p$ : Slave channel number $(p=n+1)$

Figure 6-76. Block Diagram of Operation as One-Shot Pulse Output Function


Remark m: Unit number ( $m=0$ to 2 ), $n$ : Master channel number, $p$ : Slave channel number $(p=n+1)$

Figure 6-77. Example of Basic Timing of Operation as One-Shot Pulse Output Function


Remark m: Unit number ( $m=0$ to 2 ), $n$ : Master channel number, $p$ : Slave channel number $(p=n+1)$

Figure 6-78. Example of Set Contents of Registers When One-Shot Pulse Output Function Is Used (Master Channel)
(a) Timer mode register mn (TMRmn)

TMRmn


Start trigger during operation 0 : Trigger input is invalid.

Selection of TImn pin input edge
00B: Detects falling edge.
01B: Detects rising edge
10B: Detects both edges
11B: Setting prohibited

Start trigger selection
001B: Selects the TImn pin input valid edge
(b) Timer output register m (TOm)

TOm

| Bit n |
| :---: |
| TOmn |
| 0 |

0 : Outputs 0 from TOmn.
(c) Timer output enable register $m$ (TOEm)

TOEm

| Bit n |
| :---: |
| TOEmn |
| 0 |

0 : Stops the TOmn output operation by counting operation.
(d) Timer output level register m (TOLm)

TOLm

| Bit n |
| :---: |
| TOLmn |
| 0 |

0 : Cleared to 0 when TOMmn $=0$ (toggle mode).
(e) Timer output mode register m (TOMm)

TOMm
Bit n
TOMmn
0

0 : Sets toggle mode

Remark m: Unit number (m = 0 to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-79. Example of Set Contents of Registers When One-Shot Pulse Output Function Is Used (Slave Channel)
(a) Timer mode register mp (TMRmp)

TMRmp
 Start trigger during operation 0 : Trigger input is invalid.

Selection of TImp pin input edge
00B: Sets 00B because these are not used.

Start trigger selection
100B: Selects INTTMmn of master channel.

Slave/master selection
0 : Channel 0 is set as slave channel.

Count clock selection
0 : Selects operation clock.

Operation clock selection
00B: Selects CKm0 as operation clock of channel p.
01B: Selects CKm1 as operation clock of channel p.
10B: Selects CKm2 as operation clock of channel p
11B: Selects CKm3 as operation clock of channel p.

* Make the same setting as master channel.
(b) Timer output register m (TOm)

TOm

| Bit p |
| :---: |
| TOmp |
| $1 / 0$ |

0: Outputs 0 from TOmp.
1: Outputs 1 from TOmp.
(c) Timer output enable register $\mathbf{m}$ (TOEm)

TOEm

| Bit $p$ |
| :---: |
| TOEmp |
| $1 / 0$ |

0: Stops the TOmp output operation by counting operation.
1: Enables the TOmp output operation by counting operation
(d) Timer output level register m (TOLm)
TOLm

| Bit p |
| :---: |
| TOLmp |
| $1 / 0$ |

0: Positive logic output (active-high)
1: Inverted output (active-low)
(e) Timer output mode register m (TOMm)

TOMm

| Bit p |
| :---: |
| TOMmp |
| 1 |

1: Sets the combination operation mode.

Remark m: Unit number ( $m=0$ to 2 ), $n$ : Master channel number, $p$ : Slave channel number $(p=n+1)$

Figure 6-80. Operation Procedure of One-Shot Pulse Output Function (1/2)

|  | Software Operation <br> TAU <br> default <br> setting |  | Power-off status <br> (Clock supply is stopped and writing to each register is <br> disabled.) |
| :--- | :--- | :--- | :--- |

Remark m: Unit number ( $m=0$ to 2 ), $n$ : Master channel number, $p$ : Slave channel number $(p=n+1)$,

Figure 6-80. Operation Procedure of One-Shot Pulse Output Function (2/2)


Remark m: Unit number ( $m=0$ to 2 ), $n$ : Master channel number, $p$ : Slave channel number $(p=n+1)$,

### 6.8.3 Operation as multiple PWM output function

By extending the PWM function and using two or more slave channels, many PWM output signals can be produced.
For example, when using two slave channels, the period and duty factor of an output pulse can be calculated by the following expressions.

Pulse period $=\{$ Set value of TDRmn (master) +1$\} \times$ Count clock period
Duty factor $1[\%]=\{$ Set value of TDRmp (slave 1) \}/\{Set value of TDRmn (master) +1$\} \times 100$
Duty factor $2[\%]=\{$ Set value of TDRmq (slave 2 ) $\}\{\{$ Set value of TDRmn (master) +1$\} \times 100$

Remark Although the duty factor exceeds $100 \%$ if the set value of TDRmp (slave 1 ) > \{set value of TDRmn (master) +1$\}$ or if the $\{$ set value of TDRmq (slave 2 ) $\}>\{$ set value of TDRmn (master) +1$\}$, it is summarized into $100 \%$ output.

TCRmn of the master channel operates in the interval timer mode and counts the periods.
TCRmp of the slave channel 1 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TOmp pin. TCRmp loads the value of TDRmp to TCRmp, using INTTMmn of the master channel as a start trigger, and start counting down. When TCRmp $=0000 \mathrm{H}$, TCRmp outputs INTTMmp and stops counting until the next start trigger (INTTMmn of the master channel) has been input. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmp $=0000 \mathrm{H}$.

In the same way as TCRmp of the slave channel 1, TCRmq of the slave channel 2 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TOmq pin. TCRmq loads the value of TDRmq to TCRmq, using INTTMmn of the master channel as a start trigger, and starts counting down. When TCRmq $=0000 \mathrm{H}, \mathrm{TCRmq}$ outputs INTTMmq and stops counting until the next start trigger (INTTMmn of the master channel) has been input. The output level of TOmq becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmq $=0000 \mathrm{H}$.

When channel 0 is used as the master channel as above, up to seven types of PWM signals can be generated for the timer array units 0 to 2 .

Caution To rewrite both TDRmn of the master channel and TDRmp of the slave channel 1, write access is necessary at least twice. Since the values of TDRmn and TDRmp are loaded to TCRmn and TCRmp after INTTMmn is generated from the master channel, if rewriting is performed separately before and after generation of INTTMmn from the master channel, the TOmp pin cannot output the expected waveform. To rewrite both TDRmn of the master and TDRmp of the slave, be sure to rewrite both the registers immediately after INTTMmn is generated from the master channel (This applies also to TDRmq of the slave channel 2 ).
(Remark is given on the next page.)

Remark $m$ : Unit number ( $\mathrm{m}=0$ to 2 ), n : Channel number, $\mathrm{p}, \mathrm{q}$ : Slave channel number 1, $2(\mathrm{n}<\mathrm{p}<\mathrm{q} \leq 7)$

Figure 6-81. Block Diagram of Operation as Multiple PWM Output Function (Output Two Types of PWMs)


Remark m: Unit number ( $\mathrm{m}=0$ to 2 ), n : Channel number, p , q : Slave channel number $1,2(\mathrm{n}<\mathrm{p}<\mathrm{q} \leq 7$ )

Figure 6-82. Example of Basic Timing of Operation as Multiple PWM Output Function (Output Two Types of PWMs)


Remark m: Unit number ( $m=0$ to 2 ), $n$ : Channel number, $p, q$ : Slave channel number $1,2(n<p<q \leq 7)$

Figure 6-83. Example of Set Contents of Registers When Multiple PWM Output Function (Master Channel) Is Used
(a) Timer mode register mn (TMRmn)

TMRmn


Setting of operation when counting is started
1: Generates INTTMmn when counting is started.

Selection of TImn pin input edge
00B: Sets 00B because these are not used.

Start trigger selection
000B: Selects only software start.

Slave/master selection
1: Channel 1 is set as master channel.

Count clock selection
0 : Selects operation clock.
Operation clock selection
00B: Selects CKm0 as operation clock of channel $n$.
01B: Selects CKm1 as operation clock of channel $n$
10B: Selects CKm2 as operation clock of channel $n$
11B: Selects CKm3 as operation clock of channel $n$.
(b) Timer output register m (TOm)

TOm

| Bit n |
| :---: |
| TOmn |
| 0 |

0: Outputs 0 from TOmn.
(c) Timer output enable register $\mathbf{m}$ (TOEm)

TOEm

| Bit n |
| :---: |
| TOEmn |
| 0 |

0 : Stops the TOmn output operation by counting operation.
(d) Timer output level register $\mathbf{m}$ (TOLm)

TOLm

| Bit n |
| :---: |
| TOLmn |
| 0 |

0 : Cleared to 0 when $\mathrm{TOMmn}=0$ (toggle mode).
(e) Timer output mode register m (TOMm)

TOMm

| Bit n |
| :---: |
| TOMmn |
| 0 |

0 : Sets toggle mode

Remark m: Unit number ( $\mathrm{m}=0$ to 2 )
n : Channel number ( $\mathrm{n}=0$ to 7 )

Figure 6-84. Example of Set Contents of Registers When Multiple PWM Output Function (Slave Channel) Is Used (Output Two Types of PWMs) (1/2)
(a) Timer mode register mp, mq (TMRmp, TMRmq)


Operation clock selection
00B: Selects CKm0 as operation clock of channel p, q.
01B: Selects CKm1 as operation clock of channel p, q.
10B: Selects CKm2 as operation clock of channel p, q.
11B: Selects CKm3 as operation clock of channel p, q

* Make the same setting as master channel.
(b) Timer output register m (TOm)

TOm

| Bit q | Bit p |
| :---: | :---: |
| TOmq | TOmp |
| $1 / 0$ | $1 / 0$ |

0: Outputs 0 from TOmp or TOmq.
1: Outputs 1 from TOmp or TOmq.
(c) Timer output enable register $m$ (TOEm)

|  | Bit $q$ | Bit p |  |
| :---: | :---: | :---: | :---: |
| TOEm | $\begin{gathered} \text { TOEmq } \\ 1 / 0 \end{gathered}$ | $\begin{array}{\|c} \text { TOEmp } \\ 1 / 0 \end{array}$ | 0: Stops the TOmp or TOmq output operation by counting operation. <br> 1: Enables the TOmp or TOmq output operation by counting operation |

(d) Timer output level register $m$ (TOLm)

|  | Bit q | Bit p |  |
| :---: | :---: | :---: | :---: |
| TOLm | $\begin{gathered} \text { TOLmq } \\ 1 / 0 \end{gathered}$ | $\begin{gathered} \text { TOLmp } \\ 1 / 0 \end{gathered}$ | 0: Positive logic output (active-high) <br> 1: Inverted output (active-low) |

Remark m: Unit number $(m=0$ to 2$)$, $n$ : Channel number, $p, q$ : Slave channel number $1,2(n<p<q \leq 7)$

Figure 6-84. Example of Set Contents of Registers When Multiple PWM Output Function (Slave Channel) Is Used (Output Two Types of PWMs) (2/2)
(e) Timer output mode register m (TOMm)

|  | Bit q | Bit p |
| :---: | :---: | :---: |
|  | TOMmq TOMmp <br> 1 1 |  |

1: Sets the combination operation mode.

Remark m: Unit number ( $\mathrm{m}=0$ to 2 ), n : Channel number, p , q : Slave channel number $1,2(\mathrm{n}<\mathrm{p}<\mathrm{q} \leq 7$ )

Figure 6-85. Operation Procedure When Multiple PWM Output Function Is Used (1/2)

|  |  | Software Operation | Hardware Status |
| :---: | :---: | :---: | :---: |
|  | TAU <br> default setting | Sets the TAU0EN bit, TAU1EN bit of the PER0 register to 1. <br> Sets the TPSm register. <br> Determines clock frequencies of CKm0 to CKm3. | Power-off status <br> (Clock supply is stopped and writing to each register is disabled.) <br> Power-on status. Each channel stops operating. <br> (Clock supply is started and writing to each register is enabled.) |
|  | Channel default setting | Sets the TMRmn, TMRmp, and TMRmq registers of each channel to be used (determines operation mode of channels). <br> An interval (period) value is set to the TDRmn register of the master channel, and a duty factor is set to the TDRmp and TDRmq registers of the slave channel. <br> Sets slave channel. <br> The TOMmp and TOMmq bits of the TOMm register are set to 1 (combination operation mode). <br> Clears the TOLmp and TOLmq bits to 0 . <br> Sets the TOmp and TOmq bits and determines default level of the TOmp and TOmq outputs. <br> Sets TOEmp and TOEmq to 1 and enables operation of TOmp and TOmq. <br> Clears the port register and port mode register to 0 . | Channel stops operating. <br> (Clock is supplied and some power is consumed.) <br> The TOmp and TOmq pins go into Hi-Z output state. <br> The TOmp and TOmq default setting levels are output when the port mode register is in output mode and the port register is 0 . <br> TOmp or TOmq does not change because channel stops operating. <br> The TOmp and TOmq pins output the TOmp and TOmq set levels. |
|  | Operation start | Sets TOEmp and TOEmq (slave) to 1 (only when operation is resumed). <br> The TSmn bit (master), and TSmp and TSmq (slave) bits of the TSm register are set to 1 at the same time. <br> The TSmn, TSmp, and TSmq bits automatically return to 0 because they are trigger bits. | TEmn $=1$, TEmp, TEmq $=1$ <br> When the master channel starts counting, INTTMmn is generated. Triggered by this interrupt, the slave channel also starts counting. |

Figure 6-85. Operation Procedure When Multiple PWM Output Function Is Used (2/2)


Remark m: Unit number ( $\mathrm{m}=0$ to 2 ), n : Channel number, $\mathrm{p}, \mathrm{q}$ : Slave channel number 1, $2(\mathrm{n}<\mathrm{p}<\mathrm{q} \leq 7$ )

## CHAPTER 7 REAL-TIME CLOCK

### 7.1 Functions of Real-time Clock

The real-time clock has the following features.

- Having counters of year, month, week, day, hour, minute, and second, and can count up to 99 years.
- Constant-period interrupt function (period: 0.5 seconds, 1 second, 1 minute, 1 hour, 1 day, 1 month)
- Alarm interrupt function (alarm: week, hour, minute)
- Pin output function of 1 Hz


### 7.2 Configuration of Real-time Clock

The real-time clock includes the following hardware.

Table 7-1. Configuration of Real-time Clock

| Item | Configuration |
| :---: | :---: |
| Counter | Sub-count register |
| Control registers | Peripheral enable register 0 (PERO) |
|  | RTC clock selection register (RTCCL) |
|  | Real-time clock control register 0 (RTCC0) |
|  | Real-time clock control register 1 (RTCC1) |
|  | Second count register (SEC) |
|  | Minute count register (MIN) |
|  | Hour count register (HOUR) |
|  | Day count register (DAY) |
|  | Week count register (WEEK) |
|  | Month count register (MONTH) |
|  | Year count register (YEAR) |
|  | Watch error correction register (SUBCUD) |
|  | Watch error correction register (SUBCUDW) |
|  | Alarm minute register (ALARMWM) |
|  | Alarm hour register (ALARMWH) |
|  | Alarm week register (ALARMWW) |
|  | RTC1Hz pin select register (RTCSEL) |

Figure 7-1. Block Diagram of Real-time Clock


Caution The count of year, month, week, day, hour, minutes and second can only be performed when a subsystem clock ( $f_{\text {SUB }}=\mathbf{3 2 . 7 6 8} \mathbf{k H z}$ ) or the divided clock of $f_{M X}$ and $f_{H H}$ nearly equal to $\mathbf{3 2 . 7 6 8 k H z}$ is selected as the operation clock of the real-time clock.

When the low-speed oscillation clock ( $\mathrm{f}_{\mathrm{LL}}=15 \mathrm{kHz}$ ) is selected, only the constant-period interrupt function is available. However, the constant-period interrupt interval when $f_{I L}$ is selected will be calculated with the constant-period (the value selected with RTCC0 register) $\times \mathrm{f}_{\text {SUB }} / f_{\mathrm{LL}}$.

### 7.3 Registers Controlling Real-time Clock

The real-time clock is controlled by the following registers.

- Peripheral enable register 0 (PERO)
- RTC clock selection register (RTCCL)
- Real-time clock control register 0 (RTCCO)
- Real-time clock control register 1 (RTCC1)
- Second count register (SEC)
- Minute count register (MIN)
- Hour count register (HOUR)
- Day count register (DAY)
- Week count register (WEEK)
- Month count register (MONTH)
- Year count register (YEAR)
- Watch error correction register (SUBCUD)
- Watch error correction register (SUBCUDW)
- Alarm minute register (ALARMWM)
- Alarm hour register (ALARMWH)
- Alarm week register (ALARMWW)
- RTC1Hz pin select register (RTCSEL)
(1) Peripheral enable register 0 (PERO)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.
When the real-time clock is used, be sure to set bit 7 (RTCEN) of this register to 1 .
The PERO register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H

Figure 7-2. Format of Peripheral Enable Register 0 (PER0)

| Address: | H Af | reset: 00 H | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> |
| PERO | RTCEN | LIN1EN | LINOEN | SAU1EN | SAUOEN | TAU2EN | TAU1EN | TAU0EN |
|  | RTCEN |  | ntrol of | ime clock | C) and int | l timer inp | clock supp |  |
|  | 0 | Stops inpu <br> - SFR use <br> - The real- | ck supply the realclock (R | clock (R and interv | and interv imer are i | mer cann reset | written. |  |
|  | 1 | Enables in <br> - SFR use | lock supply the real- | clock (R | and interv | mer can | ad and |  |

Cautions 1. When using the real-time clock, first set the RTCEN bit to 1 , while oscillation of the input clock ( $\mathrm{f}_{\text {RTC }}$ ) is stable. If RTCEN $=0$, writing to a control register of the real-time clock or interval timer is ignored, and, even if the register is read, only the default value is read.
2. The subsystem clock supply to peripheral functions other than the real-time clock and interval timer can be stopped in STOP mode or HALT mode when the subsystem clock is used, by setting the RTCLPC bit of the operation speed mode control register (OSMC) to 1 . In this case, set the RTCEN bit of the PER0 register to 1 and the other bits (bits 0 to 6 ) to 0 .

## (2) RTC clock selection register (RTCCL)

Figure 7-3. Format of RTC clock selection register (RTCCL)

Address: F00F9H After reset: 00 H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RTCCL | RTCCL7 | RTCCL6 | 0 | 0 | 0 | 0 | RTCCKS1 | RTCCKS0 |
|  |  |  |  |  |  |  |  |  |


| RTCCL7 | Operation clock source selection for RTC/interval timer |
| :---: | :--- |
| 0 | RTC/interval timer uses External Main clock $\left(f_{M X}\right)$ |
| 1 | RTC/interval timer uses High-speed on-chip oscillator clock $\left(f_{I H}\right)$ |


| RTCCKS1 | RTCCKS0 | RTCCL6 | Operation selection of RTC macro and interval timer |
| :---: | :---: | :---: | :--- |
| 0 | 0 | $0 / 1$ | Sub clock (fsuB) |
| 0 | 1 |  | Low-speed on-chip oscillator clock (f $\left.f_{I L}, 15 K @ t y p\right)$ <br> (WUTMMCK0 should be "1" to use this selection) |
| 1 | 0 | 0 | External Main or High-speed on-chip oscillator clock <br> (after selected by RTCCL7) /2 |
| 1 | 1 | 0 | External Main or High-speed on-chip oscillator clock <br> (after selected by RTCCL7) /2 |
| 1 | 0 | 1 | External Main or High-speed on-chip oscillator clock <br> (after selected by RTCCL7) /122 |
| 1 | 1 | 1 | External Main or High-speed on-chip oscillator clock <br> (after selected by RTCCL7)/244 |

Caution WUTMMCK0 should be set to " 1 " when $f_{I L}$ is used for RTC/interval timer clock.
(3) Watch error correction register (SUBCUDW)

This register is used to correct the watch with high accuracy when it is slow or fast by changing the value that overflows from the sub-count register to the second count register (SEC) (reference value: 7FFFH).
The SUBCUDW register can be set by a 16-bit memory manipulation instruction.
Reset signal generation clears this register to 0000 H .

Figure 7-4. Format of Watch Error Correction Register (SUBCUDW)

| Address: FFF | After reset: 0000 H |  | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SUBCUDW | DEV | 0 | 0 | F12 | F11 | F10 | F9 | F8 |


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F7 | F6 | F5 | F4 | F3 | F2 | F1 | F0 |


| DEV | Setting of watch error correction timing |
| :---: | :--- |
| 0 | Corrects watch error when the second digits are at 00, 20, or 40 (every 20 seconds). |
| 1 | Corrects watch error only when the second digits are at 00 (every 60 seconds). |
| Writing to the SUBCUD register at the following timing is prohibited. <br> - When DEV $=0$ is set: For a period of SEC $=00 \mathrm{H}, 20 \mathrm{H}, 40 \mathrm{H}$ <br> - When DEV $=1$ is set: For a period of SEC $=00 \mathrm{H}$ |  |


| F12 | Setting of watch error correction value |
| :---: | :---: |
| 0 |  |
| 1 | Decreases by $\{/ / \mathrm{F} 11, / \mathrm{F} 10$, /F9, /F8, /F7, /F6, /F5, /F4, /F3, /F2, /F1, /F0) +1$\} \times 2$. ${ }^{\text {Note }}$ |
| When (F12, F11, F10, F9, F8, F7, F6, F5, F4, F3, F2, F1, F0) $=(0,0,0,0,0,0,0,0,0,0,0,0,0),(0,0,0,0,0,0,0,0,0,0,0,0,1)$, ( $1,0,0,0,0,0,0,0,0,0,0,0,0$ ) or ( $1,0,0,0,0,0,0,0,0,0,0,0,1$ ), the watch error is not corrected. <br> Range of correction value: <br> (when F12 = 0) $2,4,6,8, \ldots, 8186,8188$ <br> (when F12 = 1) $-2,-4,-6,-8, \ldots,-8186,-8188$ |  |

Note "/" means bit-inverted values.

The range of value that can be corrected by using the watch error correction register (SUBCUDW) is shown below.

|  | DEV = 0 (correction every 20 seconds) | DEV = 1 (correction every 60 seconds) |
| :--- | :--- | :--- |
| Correctable range | -12496.9 ppm to 12496.9 ppm | -4165.6 ppm to 4165.6 ppm |
| Maximum excludes <br> quantization error | $\pm 1.53 \mathrm{ppm}$ | $\pm 0.51 \mathrm{ppm}$ |
| Minimum resolution | $\pm 3.05 \mathrm{ppm}$ | $\pm 1.02 \mathrm{ppm}$ |

Caution When correcting the RTC, use either this register or the watch error correction register (SUBCUD) in (13).
Remark If the correctable range is -4165.6 ppm or lower and 4165.6 ppm or higher, set DEV to 0 .
(4) Real-time clock control register 0 (RTCCO)

The RTCCO register is an 8-bit register that is used to start or stop the real-time clock operation, control the RTC1HZ pin, and set a 12- or 24 -hour system and the constant-period interrupt function.
The RTCC0 register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 7-5. Format of Real-time Clock Control Register 0 (RTCC0)

| Address: F | 1 After |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | <7> | 6 | <5> | 4 | 3 | 2 | 1 | 0 |
| RTCC0 | RTCE | 0 | RCLOE1 | 0 | AMPM | CT2 | CT1 | CTO |


| RTCE |  | Real-time clock operation control |
| :---: | :--- | :--- |
| 0 | Stops counter operation. |  |
| 1 | Starts counter operation. |  |


| RCLOE1 | RTC1HZ pin output control |
| :---: | :--- |
| 0 | Disables output of the RTC1HZ pin (1 Hz). |
| 1 | Enables output of the RTC1HZ pin $(1 \mathrm{~Hz})$. |


| AMPM | Selection of 12-/24-hour system |
| :---: | :--- |
| 0 | 12-hour system (a.m. and p.m. are displayed.) |
| 1 | 24-hour system |

- Rewrite the AMPM bit value after setting the RWAIT bit (bit 0 of real-time clock control register 1 (RTCC1)) to 1. If the AMPM bit value is changed, the values of the hour count register (HOUR) change according to the specified time system.
- Table 7-2 shows the displayed time digits that are displayed.

| CT2 | CT1 | CT0 | Constant-period interrupt (INTRTC) selection |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Does not use constant-period interrupt function. |
| 0 | 0 | 1 | Once per 0.5 s (synchronized with second count up) |
| 0 | 1 | 0 | Once per 1 s (same time as second count up) |
| 0 | 1 | 1 | Once per 1 m (second 00 of every minute) |
| 1 | 0 | 0 | Once per 1 hour (minute 00 and second 00 of every hour) |
| 1 | 0 | 1 | Once per 1 day (hour 00, minute 00, and second 00 of every day) |
| 1 | 1 | Once per 1 month (Day 1, hour 00 a.m., minute 00, and second 00 of <br> every month) |  |
| When changing the values of the CT2 to CT0 bits while the counter operates (RTCE $=1$ ), rewrite the values of the <br> CT2 to CT0 bits after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, <br> after rewriting the values of the CT2 to CT0 bits, enable interrupt servicing after clearing the RIFG and RTCIF flags. |  |  |  |

## Caution Do not change the value of the RTCLOE1 bit when RTCE $=1$.

Remark $\times$ : don't care

## (5) Real-time clock control register 1 (RTCC1)

The RTCC1 register is an 8-bit register that is used to control the alarm interrupt function and the wait time of the counter.
The RTCC1 register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 7-6. Format of Real-time Clock Control Register 1 (RTCC1) (1/2)

| Address: | After reset: 00 H |  | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | <7> | <6> | 5 | <4> | <3> | 2 | <1> | <0> |
| RTCC1 | WALE | WALIE | 0 | WAFG | RIFG | 0 | RWST | RWAIT |


| WALE |  | Alarm operation control |
| :---: | :--- | :--- |
| 0 | Match operation is invalid. |  |
| 1 | Match operation is valid. |  |

When setting a value to the WALE bit while the counter operates (RTCE =1) and WALIE $=1$, rewrite the WALE bit after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG and RTCIF flags after rewriting the WALE bit. When setting each alarm register (WALIE flag of real-time clock control register 1 (RTCC1), the alarm minute register (ALARMWM), the alarm hour register (ALARMWH), and the alarm week register (ALARMWW)), set match operation to be invalid ("0") for the WALE bit.

| WALIE | Control of alarm interrupt (INTRTC) function operation |
| :---: | :--- |
| 0 | Does not generate interrupt on matching of alarm. |
| 1 | Generates interrupt on matching of alarm. |


| WAFG | Alarm detection status flag |
| :---: | :--- |
| 0 | Alarm mismatch |
| 1 | Detection of matching of alarm |
| This is a status flag that indicates detection of matching with the alarm. It is valid only when WALE $=1$ and is set to <br> " 1 " one clock ( 32.768 kHz ) after matching of the alarm is detected. This flag is cleared when " 0 " is written to it. <br> Writing " 1 " to it is invalid. |  |

Figure 7-7. Format of Real-time Clock Control Register 1 (RTCC1) (2/2)

| RIFG | Constant-period interrupt status flag |
| :---: | :--- |
| 0 | Constant-period interrupt is not generated. |
| 1 | Constant-period interrupt is generated. |
| This flag indicates the status of generation of the constant-period interrupt. When the constant-period interrupt is <br> generated, it is set to " 1 ". <br> This flag is cleared when " 0 " is written to it. Writing " 1 " to it is invalid. |  |


| RWST | Wait status flag of real-time clock |
| :---: | :--- |
| 0 | Counter is operating. |
| 1 | Mode to read or write counter value |
| This status flag indicates whether the setting of the RWAIT bit is valid. <br> Before reading or writing the counter value, confirm that the value of this flag is 1. |  |


| RWAIT | Wait control of real-time clock |
| :---: | :--- |
| 0 | Sets counter operation. |
| 1 | Stops SEC to YEAR counters. Mode to read or write counter value |
| This bit controls the operation of the counter. <br> Be sure to write "1" to it to read or write the counter value. <br> As the sub-count register is continuing to run, complete reading or writing within one second and turn back to 0. <br> When RWAIT = 1, it takes up to 1 clock (f $\mathrm{f}_{\text {RTC }}$ ) until the counter value can be read or written (RWST = 1). <br> When the sub-count register overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then <br> counts up. <br> However, when it wrote a value to second count register, it will not keep the overflow event. |  |

Caution If writing is performed to the RTCC1 register with a 1-bit manipulation instruction, the RIFG flag and WAFG flag may be cleared. Therefore, to perform writing to the RTCC1 register, be sure to use an 8-bit manipulation instruction. To prevent the RIFG flag and WAFG flag from being cleared during writing, disable writing by setting 1 to the corresponding bit. If the RIFG flag and WAFG flag are not used and the value may be changed, the RTCC1 register may be written by using a 1-bit manipulation instruction.

Remark Fixed-cycle interrupts and alarm match interrupts use the same interrupt source (INTRTC). When using these two types of interrupts at the same time, which interrupt occurred can be judged by checking the fixed-cycle interrupt status flag (RIFG) and the alarm detection status flag (WAFG) upon INTRTC occurrence.
(6) Second count register (SEC)

The SEC register is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of seconds.

It counts up when the sub-counter overflows.
When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks ( $f_{\text {RTC }}$ ) later. Set a decimal value of 00 to 59 to this register in BCD code.
The SEC register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 7-8. Format of Second Count Register (SEC)

| Address: FFF52H | After reset: 00 H |  | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SEC | 0 | SEC40 | SEC20 | SEC10 | SEC8 | SEC4 | SEC2 | SEC1 |

Caution When it reads or writes from/to the register while the counter is in operation (RTCE =1), follow the procedures described in the section 7.4.3 Reading/writing real-time clock.

## (7) Minute count register (MIN)

The MIN register is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of minutes. It counts up when the second counter overflows.
When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks ( $\mathrm{f}_{\text {RTC }}$ ) later. Even if the second count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 00 to 59 to this register in BCD code.
The MIN register can be set by an 8 -bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 7-9. Format of Minute Count Register (MIN)

| Address: FFF53H | After reset: 00 H |  | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MIN | 0 | MIN40 | MIN20 | MIN10 | MIN8 | MIN4 | MIN2 | MIN1 |

Caution When it reads or writes from/to the register while the counter is in operation (RTCE =1), follow the procedures described in the section 7.4.3 Reading/writing real-time clock.
(8) Hour count register (HOUR)

The HOUR register is an 8 -bit register that takes a value of 00 to 23 or 01 to 12 and 21 to 32 (decimal) and indicates the count value of hours.

It counts up when the minute counter overflows.
When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks ( $\mathrm{f}_{\text {RTC }}$ ) later. Even if the minute count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Specify a decimal value of 00 to 23 , 01 to 12 , or 21 to 32 by using BCD code according to the time system specified using bit 3 (AMPM) of real-time clock control register 0 (RTCCO).

If the AMPM bit value is changed, the values of the HOUR register change according to the specified time system. The HOUR register can be set by an 8 -bit memory manipulation instruction.
Reset signal generation clears this register to 12 H .
However, the value of this register is 00 H if the AMPM bit is set to 1 after reset.

Figure 7-10. Format of Hour Count Register (HOUR)

| Address: FFF54H | After reset: 12H |  | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HOUR | 0 | 0 | HOUR20 | HOUR10 | HOUR8 | HOUR4 | HOUR2 | HOUR1 |

Cautions 1. Bit 5 (HOUR20) of the HOUR register indicates AM(0)/PM(1) if AMPM = 0 (if the $\mathbf{1 2}$-hour system is selected).
2. When it reads or writes from/to the register while the counter is in operation (RTCE =1), follow the procedures described in the section 7.4.3 Reading/writing real-time clock.

Table 7-2 shows the relationship between the setting value of the AMPM bit, the hour count register (HOUR) value, and time.

Table 7-2. Displayed Time Digits

| 24-Hour Display (AMPM = 1) |  | 12-Hour Display (AMPM = 1) |  |
| :---: | :---: | :---: | :---: |
| Time | HOUR Register | Time | HOUR Register |
| 0 | 00H | 0 a.m. | 12H |
| 1 | 01H | 1 a.m. | 01H |
| 2 | 02H | 2 a.m. | 02H |
| 3 | 03H | 3 a.m. | 03H |
| 4 | 04H | 4 a.m. | 04H |
| 5 | 05H | 5 a.m. | 05H |
| 6 | 06H | 6 a.m. | 06H |
| 7 | 07H | 7 a.m. | 07H |
| 8 | 08H | 8 a.m. | 08H |
| 9 | 09H | 9 a.m. | 09H |
| 10 | 10H | 10 a.m. | 10H |
| 11 | 11H | 11 a.m. | 11H |
| 12 | 12H | 0 p.m. | 32H |
| 13 | 13H | 1 p.m. | 21H |
| 14 | 14H | 2 p.m. | 22 H |
| 15 | 15H | 3 p.m. | 23H |
| 16 | 16H | 4 p.m. | 24H |
| 17 | 17H | 5 p.m. | 25H |
| 18 | 18H | 6 p.m. | 26H |
| 19 | 19H | 7 p.m. | 27H |
| 20 | 20H | 8 p.m. | 28H |
| 21 | 21H | 9 p.m. | 29H |
| 22 | 22H | 10 p.m. | 30 H |
| 23 | 23H | 11 p.m. | 31H |

The HOUR register value is set to 12 -hour display when the AMPM bit is " 0 " and to 24 -hour display when the AMPM bit is " 1 ".

In 12-hour display, the fifth bit of the HOUR register displays 0 for AM and 1 for PM.
(9) Day count register (DAY)

The DAY register is an 8 -bit register that takes a value of 1 to 31 (decimal) and indicates the count value of days. It counts up when the hour counter overflows.
This counter counts as follows.

- 01 to 31 (January, March, May, July, August, October, December)
- 01 to 30 (April, June, September, November)
- 01 to 29 (February, leap year)
- 01 to 28 (February, normal year)

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks ( $\mathrm{f}_{\text {RTC }}$ ) later. Even if the hour count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 01 to 31 to this register in BCD code.
The DAY register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 01H.

Figure 7-11. Format of Day Count Register (DAY)


Caution When it reads or writes from/to the register while the counter is in operation (RTCE =1), follow the procedures described in the section 7.4.3 Reading/writing real-time clock.

## (10) Week count register (WEEK)

The WEEK register is an 8 -bit register that takes a value of 0 to 6 (decimal) and indicates the count value of weekdays.
It counts up in synchronization with the day counter.
When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks ( $f_{\text {RTC }}$ ) later. Set a decimal value of 00 to 06 to this register in BCD code.
The WEEK register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 7-12. Format of Week Count Register (WEEK)

| Address: | After reset: 00 H |  | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbo | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| WEEK | 0 | 0 | 0 | 0 | 0 | WEEK4 | WEEK2 | WEEK1 |

Cautions 1. The value corresponding to the month count register (MONTH) or the day count register (DAY) is not stored in the week count register (WEEK) automatically. After reset release, set the week count register as follow.

| Day | WEEK |
| :---: | :---: |
| Sunday | 00 H |
| Monday | 01 H |
| Tuesday | 02 H |
| Wednesday | 03 H |
| Thursday | 04 H |
| Friday | 05 H |
| Saturday | 06 H |

2. When it reads or writes from/to the register while the counter is in operation (RTCE =1), follow the procedures described in the section 7.4.3 Reading/writing real-time clock.

## (11) Month count register (MONTH)

The MONTH register is an 8 -bit register that takes a value of 1 to 12 (decimal) and indicates the count value of months.
It counts up when the day counter overflows.
When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks ( $f_{\text {RTC }}$ ) later. Even if the day count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 01 to 12 to this register in BCD code.
The MONTH register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 01 H .

Figure 7-13. Format of Month Count Register (MONTH)


Caution When it reads or writes from/to the register while the counter is in operation (RTCE =1), follow the procedures described in the section 7.4.3 Reading/writing real-time clock.
(12) Year count register (YEAR)

The YEAR register is an 8-bit register that takes a value of 0 to 99 (decimal) and indicates the count value of years. It counts up when the month count register (MONTH) overflows.
Values $00,04,08, \ldots, 92$, and 96 indicate a leap year.
When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks ( $f_{\mathrm{RTC}}$ ) later. Even if the MONTH register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 00 to 99 to this register in BCD code. The YEAR register can be set by an 8-bit memory manipulation instruction. Reset signal generation clears this register to 00 H .

Figure 7-14. Format of Year Count Register (YEAR)

| Address: FFF58H After reset: 00 H R/W |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| YEAR YEAR80 | YEAR40 | YEAR20 | YEAR10 | YEAR8 | YEAR4 | YEAR2 | YEAR1 |

Caution When it reads or writes from/to the register while the counter is in operation (RTCE =1), follow the procedures described in the section 7.4.3 Reading/writing real-time clock.
(13) Watch error correction register (SUBCUD)

This register is used to correct the watch with high accuracy when it is slow or fast by changing the value that overflows from the sub-count register to the second count register (SEC) (reference value: 7FFFH).
The SUBCUD register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 7-15. Format of Watch Error Correction Register (SUBCUD)

| Address: FF | After reset: 00 H |  | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SUBCUD | DEV | F6 | F5 | F4 | F3 | F2 | F1 | F0 |


| DEV | Setting of watch error correction timing |
| :---: | :--- |
| 0 | Corrects watch error when the second digits are at 00, 20, or 40 (every 20 seconds). |
| 1 | Corrects watch error only when the second digits are at 00 (every 60 seconds). |
| Writing to the SUBCUD register at the following timing is prohibited. <br> - When DEV $=0$ is set: For a period of SEC $=00 \mathrm{H}, 20 \mathrm{H}, 40 \mathrm{H}$ <br> - When DEV $=1$ is set: For a period of SEC $=00 \mathrm{H}$ |  |


| F6 | Setting of watch error correction value |
| :---: | :--- |
| 0 | Increases by $\{(F 5, F 4, F 3, F 2, F 1, F 0)-1\} \times 2$. |
| 1 | Decreases by $\{(/ F 5, / F 4, / F 3, / F 2, / F 1, / F 0)+1\} \times$ 2. $^{\text {Note1 }}$ |
| When (F6,F5,F4,F3,F2,F1,F0) $=(0,0,0,0,0,0,0)$ or $(0,0,0,0,0,0,1)$, the watch error is not corrected. |  |
| Range of correction value:(when F6=0) $2,4,6,7, \ldots, 120,122$ <br> (when F6=1) $-2,-4,-6,-8, \ldots,-120,-122,-124^{\text {Note } 2}$ |  |

Notes 1. "/" means bit-inverted values.
2. It is not recommended to set (F6,F5,F4,F3,F2,F1,F0)=(1,0,0,0,0,0,0) or $(1,0,0,0,0,0,1)$.

The range of value that can be corrected by using the watch error correction register (SUBCUD) is shown below.

|  | DEV $=0$ (correction every 20 seconds) | DEV = 1 (correction every 60 seconds) |
| :--- | :--- | :--- |
| Correctable range | -189.2 ppm to 189.2 ppm | -63.1 ppm to 63.1 ppm |
| Maximum excludes <br> quantization error | $\pm 1.53 \mathrm{ppm}$ | $\pm 0.51 \mathrm{ppm}$ |
| Minimum resolution | $\pm 3.05 \mathrm{ppm}$ | $\pm 1.02 \mathrm{ppm}$ |

Caution When correcting the RTC, use either this register or the watch error correction register (SUBCUDW) in (3). When SUBCUDW is used, however, the correction value cannot be judged correctly by reading SUBCUD.
Remark If a correctable range is -63.1 ppm or lower and 63.1 ppm or higher, set 0 to DEV.

## (14) Alarm minute register (ALARMWM)

This register is used to set minutes of alarm.
The ALARMWM register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Caution Set a decimal value of 00 to 59 to this register in BCD code. If a value outside the range is set, the alarm is not detected.

Figure 7-16. Format of Alarm Minute Register (ALARMWM)

## Address: FFF5AH After reset: 00H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALARMWM | 0 | WM40 | WM20 | WM10 | WM8 | WM4 | WM2 | WM1 |

## (15) Alarm hour register (ALARMWH)

This register is used to set hours of alarm.
The ALARMWH register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 12 H .
However, the value of this register is 00 H if the AMPM bit is set to 1 after reset.

Caution Set a decimal value of 00 to 23,01 to 12 , or 21 to 32 to this register in BCD code. If a value outside the range is set, the alarm is not detected.

Figure 7-17. Format of Alarm Hour Register (ALARMWH)


Caution Bit 5 (WH20) of the ALARMWH register indicates AM(0)/PM(1) if AMPM = $\mathbf{0}$ (if the $\mathbf{1 2 - h o u r ~ s y s t e m ~}$ is selected).
(16) Alarm week register (ALARMWW)

This register is used to set date of alarm.
The ALARMWW register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 7-18. Format of Alarm Week Register (ALARMWW)

| Address: FFF | After reset: 00 H |  | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ALARMWW |  | WW6 | WW5 | WW4 | WW3 | WW2 | WW1 | WW0 |

Here is an example of setting the alarm.

| Time of Alarm | Day |  |  |  |  |  |  | 12-Hour Display |  |  |  | 24-Hour Display |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Sunday | Monday | Tuesday | Wednesday | Thursday | Friday | Saturday | Hour 10 | Hour 1 | Minute 10 | Minute 1 | Hour 10 | Hour 1 | Minute 10 | Minute 1 |
|  | W | W | W | W | W | W | W |  |  |  |  |  |  |  |  |
|  | W | W | W | W | W | W | W |  |  |  |  |  |  |  |  |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 |  |  |  |  |  |  |  |  |
| Every day, 0:00 a.m. | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 |
| Every day, 1:30 a.m. | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 3 | 0 | 0 | 1 | 3 | 0 |
| Every day, 11:59 a.m. | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 5 | 9 | 1 | 1 | 5 | 9 |
| Monday through Friday, 0:00 p.m. | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 3 | 2 | 0 | 0 | 1 | 2 | 0 | 0 |
| Sunday, 1:30 p.m. | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | 3 | 0 | 1 | 3 | 3 | 0 |
| Monday, Wednesday, Friday, 11:59 p.m. | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 3 | 1 | 5 | 9 | 2 | 3 | 5 | 9 |

## (17) RTC1Hz pin select register (RTCSEL)

This register is used to select the pin to output RTC1Hz signal. The RTCSEL register can be selected by 1-bit or 8 -bit memory manipulation instruction. Reset signal generation clears this register to 00 H .

Figure 7-19. Format of RTC1Hz pin Select Register (RTCSEL)


| RTCTIS00 |  | Switch RTC1Hz output to TAU TIO6 input or not |
| :---: | :--- | :--- |
| 0 | Disconnected to TIO6 |  |
| 1 | Connected to TI06 |  |


| RTCTIS01 |  | Switch RTC1Hz output to TAU TIO7 input or not |
| :---: | :--- | :--- |
| 0 | Disconnected to T107 |  |
| 1 | Connected to TIO7 |  |


| RTCTIS10 | Switch RTC1Hz output to TAU TI16 input or not |  |
| :---: | :--- | :--- |
| 0 | Disconnected to TI16 |  |
| 1 | Connected to TI16 |  |


| RTCTIS11 |  | Switch RTC1Hz output to TAU TI17 input or not |
| :---: | :--- | :--- |
| 0 | Disconnected to TI17 |  |
| 1 | Connected to TI17 |  |


| RTCOSEL1 | RTCOSELO |  |
| :---: | :---: | :--- |
| 0 | 0 | P64 |
| 0 | 1 | PTC1 15 |
| 1 | 0 | P94 |
| 1 | 1 | No port is selected (Output disabled) |

To measure 1 Hz , two channels of TAU should be used because 16 -bit counter will be overflowed if fclk is fast frequency. A channel is operated in pulse width measurement mode. Low-level or high-level width of 1 Hz pulse is typically 500 ms . Another channel is operated in interval timer mode (start trigger is set to TIN edge) and number of overflow should be counted by software at the interrupt timing. The measurement is finished when interrupt by capture channel is occurred. The interval time can be calculated by software-overflow-counter and TDR register of capture channel.

### 7.4 Real-time Clock Operation

### 7.4.1 Starting operation of real-time clock

Figure 7-20. Procedure for Starting Operation of Real-time Clock


Notes 1. First set the RTCEN bit to 1 , while oscillation of the input clock (fRTc) is stable.
2. Set up the SUBCUD register only if the watch error must be corrected. For details about how to calculate the correction value, see 7.4.6 Example of watch error correction of real-time clock.
3. Confirm the procedure described in 7.4.2 Shifting to STOP mode after starting operation when shifting to STOP mode without waiting for INTRTC = 1 after RTCE $=1$.

### 7.4.2 Shifting to HALT/STOP mode after starting operation

Perform one of the following processing when shifting to HALT/STOP mode immediately after setting the RTCE bit to 1. However, after setting the RTCE bit to 1 , this processing is not required when shifting to HALT/STOP mode after the first INTRTC interrupt has occurred.

- Shifting to HALT/STOP mode when at least two input clocks (fRTc) have elapsed after setting the RTCE bit to 1 (see Figure 7-21, Example 1).
- Checking by polling the RWST bit to become 1, after setting the RTCE bit to 1 and then setting the RWAIT bit to 1 . Afterward, setting the RWAIT bit to 0 and shifting to HALT/STOP mode after checking again by polling that the RWST bit has become 0 (see Figure 7-21, Example 2).

Figure 7-21. Procedure for Shifting to HALT/STOP Mode After Setting RTCE bit to 1

## Example 1



### 7.4.3 Reading/writing real-time clock

Read or write the counter after setting 1 to RWAIT first.
Set RWAIT to 0 after completion of reading or writing the counter.

Figure 7-22. Procedure for Reading Real-time Clock


Note Be sure to confirm that RWST $=0$ before setting STOP mode.

Caution Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.

Remark The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be read in any sequence.
All the registers do not have to be set and only some registers may be read.

Figure 7-23. Procedure for Writing Real-time Clock


Note Be sure to confirm that RWST $=0$ before setting STOP mode.
Caution 1. Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.
2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR register while the counter operates (RTCE =1), rewrite the values of the MIN register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the MIN register.
Remark The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be written in any sequence.
All the registers do not have to be set and only some registers may be written.

### 7.4.4 Setting alarm of real-time clock

Set time of alarm after setting 0 to WALE first.

Figure 7-24. Alarm Setting Procedure


Remarks 1. The alarm week register (ALARMWW), alarm hour register (ALARMWH), and alarm week register (ALARMWW) may be written in any sequence.
2. Fixed-cycle interrupts and alarm match interrupts use the same interrupt source (INTRTC). When using these two types of interrupts at the same time, which interrupt occurred can be judged by checking the fixed-cycle interrupt status flag (RIFG) and the alarm detection status flag (WAFG) upon INTRTC occurrence.

### 7.4.5 1 Hz output of real-time clock

Figure 7-25. 1 Hz Output Setting Procedure


Caution First set the RTCEN bit to 1 , while oscillation of the input clock (fsus) is stable.

### 7.4.6 Example of watch error correction of real-time clock

The watch can be corrected with high accuracy when it is slow or fast, by setting a value to the watch error correction register.

## Example of calculating the correction value

The correction value used when correcting the count value of the sub-count register is calculated by using the following expression.
Set the DEV bit to 0 when the correction range is -4165.6 ppm or less, or 4165.6 ppm or more.
(When DEV = 0)
Correction value ${ }^{\text {Note }}=$ Number of correction counts in 1 minute $\div 3=$ (Oscillation frequency $\div$ Target frequency -1 )

$$
\times 32768 \times 60 \div 3
$$

(When DEV = 1)
Correction value ${ }^{\text {Note }}=$ Number of correction counts in 1 minute $=($ Oscillation frequency $\div$ Target frequency -1$) \times$ $32768 \times 60$

Note The correction value is the watch error correction value calculated by using bits 12 to 0 of the watch error correction register (SUBCUDW).
$($ When F12 $=0)$ Correction value $=\{(F 11, F 10, F 9, F 8, F 7, F 6, F 5, F 4, F 3, F 2, F 1, F 0)-1\} \times 2$
$($ When F12 = 1) Correction value $=-\{(/ F 11, / F 10, / F 9, / F 8$, /F7, /F6, /F5, /F4, /F3, /F2, /F1, /F0 $)+1\} \times 2$

When (F12 to F0) is ( $\left.{ }^{*}, 0,0,0,0,0,0,0,0,0,0,0, *\right)$, watch error correction is not performed. " $*$ " is 0 or 1 . /F11 to /F0 are bit-inverted values ( 000000000011 when 111111111100).

Remarks 1. The correction value is $2,4,6,8, \ldots 8186,8188$ or $-2,-4,-6,-8, \ldots-8186,-8188$.
2. The oscillation frequency is the input clock (frTc).

It can be calculated from the output frequency of the RTC1HZ pin $\times 32768$ when the watch error correction register is set to its initial value $(00 \mathrm{H})$.
3. The target frequency is the frequency resulting after correction performed by using the watch error correction register.

## Correction example

Example of correcting from 32767.4 Hz to $32768 \mathrm{~Hz}(32767.4 \mathrm{~Hz}+18.3 \mathrm{ppm})$
[Measuring the oscillation frequency]
The oscillation frequency ${ }^{\text {Note }}$ of each product is measured by outputting about 1 Hz from the RTC1HZ pin when the watch error correction register (SUBCUDW) is set to its initial value $(0000 \mathrm{H})$.

Note See 7.4.5 1 Hz output of real-time clock for the setting procedure of outputting about 1 Hz from the RTC1HZ pin.
[Calculating the correction value]
(When the output frequency from the RTC1Hz pin is 0.9999817 Hz )
Oscillation frequency $=32768 \times 0.9999817 \approx 32767.4 \mathrm{~Hz}$
Assume the target frequency to be $32768 \mathrm{~Hz}(32767.4 \mathrm{~Hz}+18.3 \mathrm{ppm})$ and DEV to be 1 .
The expression for calculating the correction value when DEV is 1 is applied.

$$
\begin{aligned}
\text { Correction value } & =\text { Number of correction counts in } 1 \text { minute } \\
& =(\text { Oscillation frequency } \div \text { Target frequency }-1) \times 32768 \times 60 \\
& =(32767.4 \div 32768-1) \times 32768 \times 60 \\
& =-36
\end{aligned}
$$

[Calculating the values to be set to (F12 to F0)]
(When the correction value is -36 )
If the correction value is 0 or less (when quickening), assume F12 to be 1 .
Calculate (F11 to F0) from the correction value.

$$
\begin{array}{ll}
-\{(/ \text { /F11 to } / F 0)-1\} \times 2 & =-36 \\
(/ F 11 \text { to } / F 0) & =17 \\
(\text { /F11 to /F0) } & =(0,0,0,0,0,0,0,1,0,0,0,1) \\
\text { (F11 to F0) } & =(1,1,1,1,1,1,1,0,1,1,1,0)
\end{array}
$$

Consequently, when correcting from 32767.4 Hz to $32768 \mathrm{~Hz}(32767.4 \mathrm{~Hz}+18.3 \mathrm{ppm})$, setting the correction register such that DEV is 1 and the correction value is -36 (bits 12 to 0 of the SUBCUDW register: $1,1,1,1,1,1$, $1,1,0,1,1,1,0$ ) results in $32768 \mathrm{~Hz}(0 \mathrm{ppm})$.

Figure 7-26 shows the operation when (DEV, F12, F11, F10, F9, F8, F7, F6, F5, F4, F3, F2, F1, F0) is (1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 0).
Figure 7-26. Operation when (DEV, F12, F11, F10, F9, F8, F7, F6, F5, F4, F3, F2, F1, F0) $=(1,1,1,1,1,1,1,1,1,0,1,1,1,0)$


## CHAPTER 8 INTERVAL TIMER

### 8.1 Functions of Interval Timer

An interrupt (INTIT) is generated at any previously specified time interval. It can be utilized for wakeup from STOP Mode.

### 8.2 Configuration of Interval Timer

The interval timer includes the following hardware.

Table 8-1. Configuration of Interval Timer

| Item | Configuration |
| :--- | :--- |
| Counter | 15-bit counter |
|  | Peripheral enable register 0 (PERO) |
|  | RTC clock selection register (RTCCL) |
|  | Interval timer control register (ITMC) |

Figure 8-1. Block Diagram of Interval Timer


### 8.3 Registers Controlling Interval Timer

The interval timer is controlled by the following registers.

- Peripheral enable register 0 (PERO)
- RTC clock selection register (RTCCL)
- Interval timer control register (ITMC)
(1) Peripheral enable register 0 (PERO)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise. When the interval timer is used, be sure to set bit 7 (RTCEN) of this register to 1 . The PERO register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00 H .

Figure 8-2. Format of Peripheral Enable Register 0 (PER0)

| Address: F00F0H After reset: 00 H R/W |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> |
| PERO | RTCEN | LIN1EN | LINOEN | SAU1EN | SAU0EN | TAU2EN | TAU1EN | TAU0EN |
|  | RTCEN | Control of real-time clock (RTC) and interval timer input clock supply ${ }^{\text {Note } 1}$ |  |  |  |  |  |  |
|  | 0 | Stops input clock supply. <br> - SFR used by the real-time clock (RTC) and interval timer cannot be written. <br> - The real-time clock (RTC) and interval timer are in the reset status. |  |  |  |  |  |  |
|  | 1 | Enables input clock supply. <br> - SFR used by the real-time clock (RTC) and interval timer can be read and written. |  |  |  |  |  |  |

Note 1. The input clock that can be controlled by the RTCEN bit is used when the register that is used by the real-time clock (RTC) and interval timer are accessed from the CPU. The RTCEN bit cannot control supply of the operating clock (fsub) to RTC and interval timer.

Cautions 1. When using the interval timer, first set the RTCEN bit to 1, while oscillation of the input clock (fRTc) is stable. If RTCEN $=0$, writing to a control register of the real-time clock or interval timer is ignored, and, even if the register is read, only the default value is read.
2. Clock supply to peripheral functions other than the real-time clock and interval timer can be stopped in STOP mode or HALT mode when the subsystem clock is used, by setting the RTCLPC bit of the operation speed mode control register (OSMC) to 1. In this case, set the RTCEN bit of the PERO register to 1 and the other bits (bits 0 to 6) to 0 .

## (2) RTC clock selection register (RTCCL)

Figure 8-3. Format of RTC Clock Selection Register (RTCCL)

Address: F00F9H After reset: 00 H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RTCCL | RTCCL7 | RTCCL6 | 0 | 0 | 0 | 0 | RTCCKS1 | RTCCKS0 |
|  |  |  |  |  |  |  |  |  |


| RTCCL7 | Operation clock source selection for RTC/interval timer |
| :---: | :--- |
| 0 | RTC/interval timer uses External Main clock ( $\mathrm{f}_{\mathrm{M}}$ ) |
| 1 | RTC/interval timer uses High-speed on-chip oscillator clock ( $\mathrm{f}_{\mathrm{H}}$ ) |


| RTCCKS1 | RTCCKS0 | RTCCL6 | Operation selection of RTC macro and interval timer |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0/1 | Sub clock ( $\mathrm{f}_{\text {SUB }}$ ) |
| 0 | 1 |  | Low-speed on-chip oscillator clock ( $\mathrm{f}_{\mathrm{LL}}, 15 \mathrm{~K} @ t y p$ ) (WUTMMCKO should be " 1 " to use this selection) |
| 1 | 0 | 0 | External Main or High-speed on-chip oscillator clock (after selected by RTCCL7)/2 ${ }^{7}$ |
| 1 | 1 | 0 | External Main or High-speed on-chip oscillator clock (after selected by RTCCL7)/2 ${ }^{8}$ |
| 1 | 0 | 1 | External Main or High-speed on-chip oscillator clock (after selected by RTCCL7)/122 |
| 1 | 1 | 1 | External Main or High-speed on-chip oscillator clock (after selected by RTCCL7)/244 |

Caution WUTMMCK0 should be set to " 1 " when $\mathrm{f}_{\mathrm{LL}}$ is used for RTC/interval timer clock.
(3) Interval timer control register (ITMC)

This register is used to set up the starting and stopping of the interval timer operation and to specify the timer compare value.
The ITMC register can be set by a 16 -bit memory manipulation instruction.
Reset signal generation clears this register to 7FFFH.

Figure 8-4. Format of Interval Timer Control Register (ITMC)


Cautions 1. Before changing the RINTE bit from 1 to 0 , use the interrupt mask flag register to disable the INTIT interrupt servicing. When the operation starts (from 0 to 1 ) again, clear the ITIF flag, and then enable the interrupt servicing.
2. The value read from the RINTE bit is applied one count clock cycle after setting the RINTE bit.
3. When setting the RINTE bit after returned from standby mode and entering standby mode again, confirm that the written value of the RINTE bit is reflected, or wait that more than one clock of the count clock has elapsed after returned from standby mode. Then enter standby mode.
4. Only change the setting of the ITMCMP14 to ITMCMP0 bits when RINTE $=0$.

However, it is possible to change the settings of the ITMCMP14 to ITMCMP0 bits at the same time as when changing RINTE from 0 to 1 or 1 to 0.

### 8.4 Interval Timer Operation

」
The count value specified for the ITMCMP14 to ITMCMPO bits is used as an interval to operate an interval timer that repeatedly generates interrupt requests (INTIT).

When the RINTE bit is set to 1 , the 15 -bit counter starts counting.
When the 15 -bit counter value matches the value specified for the ITMCMP14 to ITMCMPO bits, the 15 -bit counter value is cleared to 0 , counting continues, and an interrupt request signal (INTIT) is generated at the same time.

The basic operation of the interval timer is as follows.

Figure 8-5. Interval Timer Operation Timing (ITMCMP14 to ITMCMP0 = 0FFH, count clock: fsub $=\mathbf{3 2 . 7 6 8} \mathbf{k H z}$ )


## CHAPTER 9 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER

### 9.1 Functions of Clock Output/Buzzer Output Controller

The clock output controller is intended for carrier output during remote controlled transmission and clock output for supply to peripheral ICs.

Buzzer output is a function to output a square wave of buzzer frequency.
One pin can be used to output a clock or buzzer sound.
The PCL pin outputs a clock selected by clock output select register 0 (CKSO).
Figure 9-1 shows the block diagram of clock output/buzzer output controller.

Caution In the low-consumption RTC mode (when the RTCLPC bit of the operation speed mode control register $(O S M C)=1$ ), it is not possible to output the subsystem clock (fsub) from the PCL pin.

Figure 9-1. Block Diagram of Clock Output/Buzzer Output Controller


Note For output frequencies available from PCL, refer to 33.5 AC characteristics and 34.5 AC characteristics.

### 9.2 Configuration of Clock Output/Buzzer Output Controller

The clock output/buzzer output controller includes the following hardware.

Table 9-1. Configuration of Clock Output/Buzzer Output Controller

| Item | Configuration |
| :--- | :--- |
| Control registers | Clock output select register 0 (CKS0) <br>  <br>  <br>  <br>  <br>  <br>  <br> Port mode register 7 (PM7)/6 (PM6) <br> Pogister 7 (P7)/6 (P6) |

### 9.3 Registers Controlling Clock Output/Buzzer Output Controller

The following two registers are used to control the clock output/buzzer output controller.

- Clock output select registers 0 (CKSO)
- Port mode register 7 (PM7)/6 (PM6)
(1) Clock output select registers 0 (CKSO)

This register sets output enable/disable for clock output or for the buzzer frequency output pin (PCL), and set the output clock.
Select the clock to be output from the PCL pin by using the CKSO register.
The CKSO register is set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears these registers to 00 H .

Figure 9-2. Format of Clock Output Select Register 0 (CKSO)

| Address: | H Af | t: |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | <7> | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CKSO | PCLOE0 | 0 | 0 | 0 | CSELO | CCS02 | CCS01 | CCSOO |


| PCLOE0 | PCL pin output enable/disable specification |
| :---: | :--- |
| 0 | Output disable (default) |
| 1 | Output enable |


| CSELO | CCS02 | CCS01 | CCSOO | PCL pin output clock selection |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $f_{\text {main }}=$ <br> 5 MHz | $f_{\text {MAIN }}=$ <br> 10 MHz | $f_{\text {main }}=$ <br> 20 MHz | $\mathrm{f}_{\text {MAIN }}=$ <br> 32 MHz |
| 0 | 0 | 0 | 0 | $f_{\text {main }}$ | 5 MHz | $10 \mathrm{MHz}{ }^{\text {Note }}$ | Setting prohibited ${ }^{\text {Note }}$ | Setting prohibited ${ }^{\text {Note }}$ |
| 0 | 0 | 0 | 1 | $\mathrm{fmain}^{\text {/2 }}$ | 2.5 MHz | 5 MHz | $10 \mathrm{MHz}{ }^{\text {Note }}$ | $16 \mathrm{MHz}{ }^{\text {Note }}$ |
| 0 | 0 | 1 | 0 | $\mathrm{f}_{\text {main }} / 2^{2}$ | 1.25 MHz | 2.5 MHz | 5 MHz | 8 MHz |
| 0 | 0 | 1 | 1 | $\mathrm{f}_{\text {main }} / 2^{3}$ | 625 kHz | 1.25 MHz | 2.5 MHz | 4 MHz |
| 0 | 1 | 0 | 0 | $\mathrm{f}_{\text {MAIN }} / 2^{4}$ | 312.5 kHz | 625 kHz | 1.25 MHz | 2 MHz |
| 0 | 1 | 0 | 1 | $\mathrm{f}_{\text {MAIN }} / 2^{11}$ | 2.44 kHz | 4.88 kHz | 9.76 kHz | 15.63 kHz |
| 0 | 1 | 1 | 0 | $\mathrm{f}_{\text {main }} / 2^{12}$ | 1.22 kHz | 2.44 kHz | 4.88 kHz | 7.81 kHz |
| 0 | 1 | 1 | 1 | $\mathrm{f}_{\text {main }} / 2^{13}$ | 610 Hz | 1.22 kHz | 2.44 kHz | 3.91 kHz |
| 1 | 0 | 0 | 0 | fsub | 32.768 kHz |  |  |  |
| 1 | 0 | 0 | 1 | fsub/2 | 16.384 kHz |  |  |  |
| 1 | 0 | 1 | 0 | fsub $/ 2{ }^{2}$ | 8.192 kHz |  |  |  |
| 1 | 0 | 1 | 1 | fsub $/ 2{ }^{3}$ | 4.096 kHz |  |  |  |
| 1 | 1 | 0 | 0 | fsub $/ 2{ }^{4}$ | 2.048 kHz |  |  |  |
| 1 | 1 | 0 | 1 | fsub $/ 2{ }^{5}$ | 1.024 kHz |  |  |  |
| 1 | 1 | 1 | 0 | $\mathrm{fsub} / 2{ }^{6}$ | 512 Hz |  |  |  |
| 1 | 1 | 1 | 1 | $\mathrm{fsub} / 2^{7}$ | 256 Hz |  |  |  |

Note Use the output clock within a range of 16 MHz . Furthermore, the available output frequency depends on the grade. For details, refer to 33.5 AC Characteristics or 34.5 AC Characteristics.

Cautions 1. Change the output clock after disabling clock output (PCLOEO $=0$ ).
2. To shift to STOP mode when the main system clock is selected (CSELO $=0$ ), set PCLOEO $=0$ before executing the STOP instruction. When the subsystem clock is selected (CSELO = 1), PCLOE0 = 1 can be set because the clock can be output in STOP mode.
3. In the low-consumption RTC mode (when the RTCLPC bit of the operation speed mode control register $(O S M C)=1$ ), it is not possible to output the subsystem clock (fsus) from the PCL pin.

Remark fmain: Main system clock frequency
fsub: Subsystem clock frequency

## (2) Port mode register 7 (PM7)

This register sets input/output of port 7 in 1-bit units. Port 7 alternate function about a PCL output is shown in
Table 9-2.
When using the P75/PCL pin for clock output and buzzer output, clear the PM75 bit and the output latches of P75 to 0 .
The PM7 register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets these registers to FFH.

Figure 9-3. Format of Port Mode Register 7 (PM7)

| Address: | FF27H | After reset: FFH R/W |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PM7 | 1 | 1 | PM75 | PM74 | PM73 | PM72 | PM71 | PM70 |
|  | PM7n | PM7n pin I/O mode selection ( $\mathrm{n}=0$ to 5) |  |  |  |  |  |  |
|  | 0 | Output mode (output buffer on) |  |  |  |  |  |  |
|  | 1 | Input mode (output buffer off) |  |  |  |  |  |  |

Table 9-2. Settings of Register, and Output Latch When Using Alternate Function

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P75 | TI22 | Input | 1 | X | 0 | TIS20.5,4 = 00 | - |
|  | TO22 | Output | 0 | 0 | 0 | TOS20.5,4 $=00$ | SGSEL. 3 = 1 |
|  | PCL | Output | 0 | 0 | 0 | SGSEL. 3 = 0 | TOS20.5,4 = 01/10 |
|  | SIO1 | Input | 1 | X | 0 | STSEL0.4 $=0$ | - |
|  | SEG27 | Output | x | X | 1 | - | - |

## (3) Port mode register 6 (PM6)

This register sets input/output of port 6 in 1-bit units. Port 6 alternate function about a PCL output is shown in Table 9-3.
When using the P66/PCL pin for clock output and buzzer output, clear the PM66 bit and the output latches of P66 to 0 .
The PM6 register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets these registers to FFH.

Figure 9-4. Format of Port Mode Register 6 (PM6)

| Address: | FFF26H | After reset: FFH R/W |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PM6 | 1 | PM66 | PM65 | PM64 | PM63 | PM62 | PM61 | PM60 |
|  | PM6n | PM6n pin I/O mode selection ( $\mathrm{n}=0$ to 6) |  |  |  |  |  |  |
|  | 0 | Output mode (output buffer on) |  |  |  |  |  |  |
|  | 1 | Input mode (output buffer off) |  |  |  |  |  |  |

Table 9-3. Settings of Register, and Output Latch When Using Alternate Function

| port | Alternate function |  | PMxx | Pxx | LCDPFxx | Expanded control setting (Register.bit) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Function name | I/O |  |  |  | Enable function | Disable other function |
| P66 | TI24 | Input | 1 | x | N/A | TIS21.1,0 $=00$ | - |
|  | TO24 | Output | 0 | 0 |  | TOS21.1,0 $=00$ | SGSEL. 3 = 0 |
|  | PCL | Output | 0 | 0 |  | SGSEL. 3 = 1 | TOS21.1,0 = 01/10 |

(4) Sound generator and PCL pin select register (SGSEL)

This register is used for alternate switch of sound generator and PCL output pins.
SGOA output can be stopped when it is not used if SGSEL2 is set to " 1 ".

Figure 9-5. Format of sound generator and PCL pin select register (SGSEL)
Address: FFF3FH After reset: 00 H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SGSEL | 0 | 0 | 0 | 0 | PCLSEL | SGSEL2 | SGSEL1 | SGSELO |


| SGSEL2 | SGSEL1 | SGSELO | Pin select of sound generator outputs |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | SGO/SGOF | SGOA |
| 0 | 0 | 0 | P73 | P72 |
| 0 | 0 | 1 | P93 | P92 |
| 0 | 1 | 0 | P135 | P134 |
| 0 | 1 | 1 | Setting prohibit |  |
| 1 | 0 | 0 | P73 | No port is selected (output disabled) |
| 1 | 0 | 1 | P93 |  |
| 1 | 1 | 0 | P135 |  |
| 1 | 1 | 1 | Setting prohibit |  |

Note The driving capability of SGO/SGOF alternate pin (P73, P93, P135) is larger than normal buffer. P93 is also alternated as Stepper-Motor function, so its driving characteristics is the same as SM buffer. P73 and P135 are the same as SG buffer of 78K0/Dx2.

| PCLSEL | PCL output pin selection |
| :---: | :--- |
| 0 | P75 (default, be available for 48/64/80/100pin) |
| 1 | P66 (option for 80/100pin) |

### 9.4 Operations of Clock Output/Buzzer Output Controller

One pin can be used to output a clock or buzzer sound.
The PCL pin outputs a clock/buzzer selected by the clock output select register 0 (CKS0).

### 9.4.1 Operation as output pin

The PCL pin is output as the following procedure.
$<0>$ Select the PCL output pin by the PCLSEL bit in the SGSEL register.
$<1>$ Select the output frequency with bits 0 to 3 (CCSOO to CCSO2, CSELO) of the clock output select register 0 (CKSO) of the PCL pin (output in disabled status).
<2> Set bit 7 (PCLOEO) of the CKSO register to 1 to enable clock/buzzer output.

Remarks The controller used for outputting the clock starts or stops outputting the clock one clock after enabling or disabling clock output (PCLOEO bit) is switched. At this time, pulses with a narrow width are not output. Figure 9-6 shows enabling or stopping output using the PCLOEO bit and the timing of outputting the clock.

Figure 9-6. Remote Control Output Application Example


### 9.5 Cautions of clock output/buzzer output controller

When the main system clock is selected for the PCL output, if STOP or HALT mode is entered within 1.5 main system clock cycles after the output is disabled ( $\mathrm{PCLOEO}=0$ ), the PCL output width becomes shorter.

## CHAPTER 10 WATCHDOG TIMER

### 10.1 Functions of Watchdog Timer

The watchdog timer operates on the low-speed on-chip oscillator clock.
The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

Program loop is detected in the following cases.

- If the watchdog timer counter overflows
- If a 1-bit manipulation instruction is executed on the watchdog timer enable register (WDTE)
- If data other than "ACH" is written to the WDTE register
- If data is written to the WDTE register during a window close period

When a reset occurs due to the watchdog timer, bit 4 (WDTRF) of the reset control flag register (RESF) is set to 1 . For details of the RESF register, see CHAPTER 23 RESET FUNCTION.

When $75 \%+1 / 2 f_{\text {IL }}$ of the overflow time is reached, an interval interrupt can be generated.

### 10.2 Configuration of Watchdog Timer

The watchdog timer includes the following hardware.

Table 10-1. Configuration of Watchdog Timer

| Item | Configuration |
| :---: | :---: |
| Control register | Watchdog timer enable register (WDTE) |

How the counter operation is controlled, overflow time, window open period, and interval interrupt are set by the option byte.

Table 10-2. Setting of Option Bytes and Watchdog Timer

| Setting of Watchdog Timer | Option Byte (000COH) |
| :--- | :--- |
| Watchdog timer interval interrupt | Bit 7 (WDTINT) |
| Window open period | Bits 6 and 5 (WINDOW1, WINDOW0) |
| Controlling counter operation of watchdog timer | Bit 4 (WDTON) |
| Overflow time of watchdog timer | Bits 3 to 1 (WDCS2 to WDCS0) |
| Controlling counter operation of watchdog timer <br> (in HALT/STOP mode) | Bit 0 (WDSTBYON) |

Remark For the option byte, see CHAPTER 28 OPTION BYTE.

Figure 10-1. Block Diagram of Watchdog Timer


### 10.3 Register Controlling Watchdog Timer

The watchdog timer is controlled by the watchdog timer enable register (WDTE).

## (1) Watchdog timer enable register (WDTE)

Writing "ACH" to the WDTE register clears the watchdog timer counter and starts counting again.
This register can be set by an 8-bit memory manipulation instruction.
Reset signal generation sets this register to 9 AH or $1 \mathrm{AH}^{\text {Note }}$.

Figure 10-2. Format of Watchdog Timer Enable Register (WDTE)

Address: FFABH After reset: 9AH/1AH ${ }^{\text {Note }}$ R/W


Note The WDTE register reset value differs depending on the WDTON bit setting value of the option byte $(000 \mathrm{COH})$. To operate watchdog timer, set the WDTON bit to 1 .

| WDTON Bit Setting Value | WDTE Register Reset Value |
| :--- | :--- |
| 0 (watchdog timer count operation disabled) | 1 AH |
| 1 (watchdog timer count operation enabled) | 9 AH |

Cautions 1. If a value other than "ACH" is written to the WDTE register, an internal reset signal is generated.
2. If a 1-bit memory manipulation instruction is executed for the WDTE register, an internal reset signal is generated.
3. The value read from the WDTE register is 9AH/1AH (this differs from the written value (ACH)).

### 10.4 Operation of Watchdog Timer

### 10.4.1 Controlling operation of watchdog timer

1. When the watchdog timer is used, its operation is specified by the option byte $(000 \mathrm{COH})$.

- Enable counting operation of the watchdog timer by setting bit 4 (WDTON) of the option byte ( 000 COH ) to 1 (the counter starts operating after a reset release) (for details, see CHAPTER 28).

| WDTON | Watchdog Timer Counter |
| :---: | :--- |
| 0 | Counter operation disabled (counting stopped after reset) |
| 1 | Counter operation enabled (counting started after reset) |

- Set an overflow time by using bits 3 to 1 (WDCS2 to WDCSO) of the option byte ( 000 COH ) (for details, see 10.4.2 and CHAPTER 28).
- Set a window open period by using bits 6 and 5 (WINDOW1 and WINDOW0) of the option byte ( 000 COH ) (for details, see 10.4.3 and CHAPTER 28).

2. After a reset release, the watchdog timer starts counting.
3. By writing "ACH" to the watchdog timer enable register (WDTE) after the watchdog timer starts counting and before the overflow time set by the option byte, the watchdog timer is cleared and starts counting again.
4. After that, write the WDTE register the second time or later after a reset release during the window open period. If the WDTE register is written during a window close period, an internal reset signal is generated.
5. If the overflow time expires without "ACH" written to the WDTE register, an internal reset signal is generated. An internal reset signal is generated in the following cases.

- If a 1-bit manipulation instruction is executed on the WDTE register
- If data other than "ACH" is written to the WDTE register

Cautions 1. When data is written to the watchdog timer enable register (WDTE) for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.
2. If the watchdog timer is cleared by writing "ACH" to the WDTE register, the actual overflow time may be different from the overflow time set by the option byte by up to $2 / f \mathrm{fiL}$ seconds.
3. The watchdog timer can be cleared immediately before the count value overflows.

Cautions 4. The operation of the watchdog timer in the HALT and STOP and SNOOZE modes differs as follows depending on the set value of bit 0 (WDSTBYON) of the option byte ( 000 COH ).

|  | WDSTBYON $=0$ | WDSTBYON $=1$ |
| :--- | :---: | :--- |
| In HALT mode | Watchdog timer operation stops. | Watchdog timer operation continues. |
| In STOP mode |  |  |
| In SNOOZE mode |  |  |

If WDSTBYON $=0$, the watchdog timer resumes counting after the HALT or STOP mode is released. At this time, the counter is cleared to 0 and counting starts.
When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed.
Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset.
Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.
5. The watchdog timer continues its operation during self-programming of the flash memory and EEPROM ${ }^{\text {TM }}$ emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.

### 10.4.2 Setting overflow time of watchdog timer

Set the overflow time of the watchdog timer by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000COH).
If an overflow occurs, an internal reset signal is generated. The present count is cleared and the watchdog timer starts counting again by writing " ACH " to the watchdog timer enable register (WDTE) during the window open period before the overflow time.

The following overflow times can be set.

Table 10-3. Setting of Overflow Time of Watchdog Timer

| WDCS2 | WDCS1 | WDCS0 | Overflow Time of Watchdog Timer $(f i l=17.25 \mathrm{kHz}(\mathrm{MAX} .))$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $2^{6} / \mathrm{fIL}$ ( 3.71 ms ) |
| 0 | 0 | 1 | $2^{7} / \mathrm{fIL}$ ( 7.42 ms ) |
| 0 | 1 | 0 | $2^{8} / \mathrm{fliL}(14.84 \mathrm{~ms})$ |
| 0 | 1 | 1 | $2^{9} / \mathrm{ffiL}(29.68 \mathrm{~ms})$ |
| 1 | 0 | 0 | $2^{11} / \mathrm{fiL}(118.72 \mathrm{~ms})$ |
| 1 | 0 | 1 | $2^{13} / \mathrm{fLL}(474.90 \mathrm{~ms})$ |
| 1 | 1 | 0 | $2^{14} / \mathrm{fIL}(949.80 \mathrm{~ms})$ |
| 1 | 1 | 1 | $2^{16} / \mathrm{fIL}$ ( 3799.19 ms ) |

Caution The watchdog timer continues its operation during self-programming of the flash memory and EEPROM emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.

Remark flL: Low-speed on-chip oscillator clock frequency

### 10.4.3 Setting window open period of watchdog timer

Set the window open period of the watchdog timer by using bits 6 and 5 (WINDOW1, WINDOW0) of the option byte $(000 \mathrm{COH})$. The outline of the window is as follows.

- If "ACH" is written to the watchdog timer enable register (WDTE) during the window open period, the watchdog timer is cleared and starts counting again.
- Even if "ACH" is written to the WDTE register during the window close period, an abnormality is detected and an internal reset signal is generated.

Example: If the window open period is $50 \%$


Caution When data is written to the WDTE register for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.

The window open period can be set is as follows.

Table 10-4. Setting Window Open Period of Watchdog Timer

| WINDOW1 | WINDOW0 | Window Open Period of Watchdog Timer |
| :---: | :---: | :--- |
| 0 | 0 | Setting prohibited |
| 0 | 1 | $50 \%$ |
| 1 | 0 | $75 \%$ |
| 1 | 1 | $100 \%$ |

Cautions 1. The watchdog timer continues its operation during self-programming of the flash memory and EEPROM emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.
2. When bit 0 (WDSTBYON) of the option byte $(000 C O H)=0$, the window open period is $100 \%$ regardless of the values of the WINDOW1 and WINDOWO bits.

Remark If the overflow time is set to $2^{9} / \mathrm{fLL}$, the window close time and open time are as follows.

|  | Setting of Window Open Period |  |  |
| :--- | :--- | :--- | :--- |
|  | $50 \%$ | $75 \%$ | $100 \%$ |
| Window close time | 0 to 20.08 ms | 0 to 10.04 ms | None |
| Window open time | 20.08 to 29.68 ms | 10.04 to 29.68 ms | 0 to 29.68 ms |

<When window open period is $50 \%$ >

- Overflow time:

$$
2^{9} / \mathrm{fLL}(\text { MAX. })=2^{9} / 17.25 \mathrm{kHz}(\text { MAX. })=29.68 \mathrm{~ms}
$$

- Window close time:

$$
0 \text { to } 2^{9} / \text { fil }(\mathrm{MIN} .) \times(1-0.5)=0 \text { to } 2^{9} / 12.75 \mathrm{kHz} \times 0.5=0 \text { to } 20.08 \mathrm{~ms}
$$

- Window open time:

$$
2^{9} / \mathrm{ffL}(\mathrm{MIN} .) \times(1-0.5) \text { to } 2^{9} / \mathrm{fLL}(\mathrm{MAX} .)=2^{9} / 12.75 \mathrm{kHz}(\mathrm{MIN} .) \times 0.5 \text { to } 2^{9} / 17.25 \mathrm{kHz} \text { (MAX.) }
$$

$$
=20.08 \text { to } 29.68 \mathrm{~ms}
$$

### 10.4.4 Setting watchdog timer interval interrupt

Depending on the setting of bit 7 (WDTINT) of an option byte ( 000 COH ), an interval interrupt (INTWDTI) can be generated when $75 \%+1 / 2 \mathrm{f}_{\mathrm{IL}}$ of the overflow time is reached.

Table 10-5. Setting of Watchdog Timer Interval Interrupt

| WDTINT | $\quad$ Use of Watchdog Timer Interval Interrupt |
| :---: | :--- |
| 0 | Interval interrupt is not used. |
| 1 | Interval interrupt is generated when $75 \%+1 / 2 \mathrm{f}_{\mathrm{IL}}$ of overflow time is reached. |

Caution When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed.
Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset.
Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.

Remark The watchdog timer continues counting even after INTWDTI is generated (until ACH is written to the watchdog timer enable register (WDTE)). If ACH is not written to the WDTE register before the overflow time, an internal reset signal is generated.

## CHAPTER 11 AID CONVERTER

The number of analog input channels of the A/D converter differs, depending on the product.

|  | $48-$ pin | $64-$ pin | $80-$ pin | $100-$ pin | $128-\mathrm{pin}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog input <br> channels | $3+2 \mathrm{ch}$ | $3+2 \mathrm{ch}$ | $6+2 \mathrm{ch}$ | $7+2 \mathrm{ch}$ | $9+2 \mathrm{ch}$ |

Caution Most of the following descriptions in this chapter use the 128-pin products as an examples.

### 11.1 Function of A/D Converter

The A/D converter is a 10 -bit resolution ${ }^{\text {Note }}$ converter that converts analog input signals into digital values, and is configured to control analog inputs, including up to nine channels of A/D converter analog inputs (ANIO to ANI8).

The A/D converter has the following function.

- 10-bit resolution A/D conversion ${ }^{\text {Note }}$

10-bit resolution A/D conversion is carried out repeatedly for one analog input channel selected from ANIO to ANI8.
Each time an A/D conversion operation ends, an interrupt request (INTAD) is generated (when in the select mode).

Note 8 -bit resolution can also be selected by using the ADTYP bit of A/D converter mode register 2 (ADM2).

Various A/D conversion modes can be specified by using the mode combinations below.

| Trigger Mode | Channel Selection Mode | Conversion Operation Mode |
| :---: | :---: | :---: |
| - Software trigger Conversion is started by specifying a software trigger. <br> - Hardware trigger no-wait mode Conversion is started by detecting a hardware trigger. <br> - Hardware trigger wait mode The power is turned on by detecting a hardware trigger while the system is off and in the conversion standby state, and conversion is then started automatically after the stabilization wait time passes. | - Select mode <br> A/D conversion is performed on the analog input of one channel. <br> - Scan mode <br> A/D conversion is performed on the analog input of four channels in order. | - One-shot conversion mode A/D conversion is performed on the selected channel once. <br> - Sequential conversion mode A/D conversion is sequentially performed on the selected channels until it is stopped by software. |

Figure 11-1. Block Diagram of A/D Converter


Remark The analog input pins in the figure are provided in the 128-pin products.

### 11.2 Configuration of AID Converter

The A/D converter includes the following hardware.

## (1) ANIO to ANI8 pins

These are the analog input pins of the up to 9 channels of the A/D converter. They input analog signals to be converted into digital signals. Pins other than the one selected as the analog input pin can be used as I/O port pins.

## (2) Sample \& hold circuit

The sample \& hold circuit samples each of the analog input voltages sequentially sent from the input circuit, and sends them to the A/D voltage comparator. This circuit also holds the sampled analog input voltage during A/D conversion.

## (3) A/D voltage comparator

This A/D voltage comparator compares the voltage generated from the voltage tap of the comparison voltage generator with the analog input voltage. If the analog input voltage is found to be greater than the reference voltage ( $1 / 2$ AV $V_{\text {REF }}$ ) as a result of the comparison, the most significant bit (MSB) of the successive approximation register (SAR) is set. If the analog input voltage is less than the reference voltage ( $1 / 2 \mathrm{AV} V_{R E F}$ ), the MSB bit of the SAR is reset.

After that, bit 8 of the SAR register is automatically set, and the next comparison is made. The voltage tap of the comparison voltage generator is selected by the value of bit 9 , to which the result has been already set.

$$
\begin{aligned}
& \text { Bit } 9=0:\left(1 / 4 \mathrm{~A} V_{\text {REF }}\right) \\
& \text { Bit } 9=1:\left(3 / 4 \mathrm{~A} V_{\text {REF }}\right)
\end{aligned}
$$

The voltage tap of the comparison voltage generator and the analog input voltage are compared and bit 8 of the SAR register is manipulated according to the result of the comparison.

Analog input voltage $\geq$ Voltage tap of comparison voltage generator: Bit $8=1$
Analog input voltage $\leq$ Voltage tap of comparison voltage generator: Bit $8=0$

Comparison is continued like this to bit 0 of the SAR register.
When performing A/D conversion at a resolution of 8 bits, the comparison continues until bit 2 of the SAR register.

Remark $A V_{\text {ref: }}$ The + side reference voltage of the $A / D$ converter. This can be selected from $A V_{\text {refp, }}$ the internal reference voltage ( 1.45 V ), and Vdo.

## (4) Comparison voltage generator

The comparison voltage generator generates the comparison voltage input from an analog input pin.

## (5) Successive approximation register (SAR)

The SAR register is a 10-bit register that sets voltage tap data whose values from the comparison voltage generator match the voltage values of the analog input pins, 1 bit at a time starting from the most significant bit (MSB).
If data is set in the SAR register all the way to the least significant bit (LSB) (end of A/D conversion), the contents of the SAR register (conversion results) are held in the A/D conversion result register (ADCR). When all the specified $A / D$ conversion operations have ended, an A/D conversion end interrupt request signal (INTAD) is generated.
(6) 10-bit A/D conversion result register (ADCR)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCR register holds the A/D conversion result in its higher 10 bits (the lower 6 bits are fixed to 0 ).
(7) 8-bit A/D conversion result register (ADCRH)

The $A / D$ conversion result is loaded from the successive approximation register to this register each time $A / D$ conversion is completed, and the ADCRH register stores the higher 8 bits of the A/D conversion result.
(8) Controller

This circuit controls the conversion time of an input analog signal that is to be converted into a digital signal, as well as starting and stopping of the conversion operation. When $A / D$ conversion has been completed, this controller generates INTAD.
(9) $A V_{\text {refp }}$ pin

This pin inputs an external reference voltage (AVREFP).
If using $A V_{\text {REFP }}$ as the + side reference voltage of the A/D converter, set the ADREFP1 and ADREFP0 bits of A/D converter mode register 2 (ADM2) to 0 and 1 , respectively.
The analog signals input to ANIO to ANI8 are converted to digital signals based on the voltage applied between $A V_{\text {refp }}$ and the - side reference voltage ( $\mathrm{A} \mathrm{V}_{\text {refm }} / \mathrm{Vss}$ ).
In addition to $A V_{\text {REFP, }}$ it is possible to select $\mathrm{VDD}_{\mathrm{DD}}$ or the internal reference voltage ( 1.45 V ) as the + side reference voltage of the $A / D$ converter.

## (10) AVrefm pin

This pin inputs an external reference voltage (AVrefm). If using $A V_{\text {refm }}$ as the - side reference voltage of the $A / D$ converter, set the ADREFM bit of the ADM2 register to 1 .

In addition to $A V_{\text {refm, }}$ it is possible to select Vss as the - side reference voltage of the $\mathrm{A} / \mathrm{D}$ converter.

## Caution The A/D conversion accuracy differs depending on the used pins or reference voltage setting. For details, see CHAPTER 33 ELECTRICAL SPECIFICATIONS (J GRADE PRODUCT) and CHAPTER 34 ELECTRICAL SPECIFICATIONS (L GRADE PRODUCT).

### 11.3 Registers Used in A/D Converter

The A/D converter uses the following registers.

- Peripheral enable register 1 (PER1)
- A/D converter mode register 0 (ADM0)
- A/D converter mode register 1 (ADM1)
- A/D converter mode register 2 (ADM2)
- 10-bit A/D conversion result register (ADCR)
- 8-bit A/D conversion result register (ADCRH)
- Analog input channel specification register (ADS)
- Conversion result comparison upper limit setting register (ADUL)
- Conversion result comparison lower limit setting register (ADLL)
- A/D test register (ADTES)
- A/D port configuration register (ADPC)
- Port mode registers 0 to 9 , and 13 to 15 (PM0 to PM9, PM13 to PM15)
(1) Peripheral enable register 1 (PER1)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.
When the A/D converter is used, be sure to set bit 7 (ADCEN) of this register to 1.
The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 11-2. Format of Peripheral Enable Register 1 (PER1)

| Address: F00F1H After reset: 00H R/W |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> |
| PER1 | ADCEN | 0 | MTRCEN | SGEN | 0 | 0 | 0 | 0 |
|  | ADCEN | Control of A/D converter input clock supply |  |  |  |  |  |  |
|  | 0 | Stops input clock supply. <br> - SFR used by the A/D converter cannot be written. <br> - The A/D converter is in the reset status. |  |  |  |  |  |  |
|  | 1 | Enables input clock supply. <br> - SFR used by the A/D converter can be read/written. |  |  |  |  |  |  |

Cautions When setting the A/D converter, be sure to set the ADCEN bit to 1 first. If ADCEN $=0$, writing to a control register of the AID converter is ignored, and, even if the register is read, only the default value is read (except for port mode registers 2 and 15 (PM2, PM15) and A/D port configuration register (ADPC)).

## (2) A/D converter mode register 0 (ADMO)

This register sets the conversion time for analog input to be A/D converted, and starts/stops conversion.
The ADMO register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 11-3. Format of A/D Converter Mode Register 0 (ADMO)

| Address: FFF30H |  | After reset: 00 H | R/W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | <7> | 6 | 5 | 4 | 3 | 2 | 1 | <0> |
| ADM0 | ADCS | ADMD | FR2 ${ }^{\text {Note } 1}$ | FR1 ${ }^{\text {Note } 1}$ | $F R 0^{\text {Note } 1}$ | DV1 ${ }^{\text {Note }} 1$ | DV0 ${ }^{\text {Note } 1}$ | ADCE |


| ADTMD1 | A/D conversion operation control |
| :---: | :--- |
| 0 | Stops conversion operation <br> $[$ When read $]$ <br> Conversion stopped/standby status |
| 1 | Enables conversion operation <br> $\left[\begin{array}{l}\text { When read }{ }^{\text {Note 2 }]} \\ \text { While in the software trigger mode: Conversion operation status } \\ \text { While in the hardware trigger wait mode: Stabilization wait status + conversion operation status }\end{array}\right.$ |


| ADMD | Specification of the A/D conversion channel selection mode |
| :---: | :--- |
| 0 | Select mode |
| 1 | Scan mode |


| ADCE | A/D voltage comparator operation control ${ }^{\text {Note } 3}$ |
| :---: | :--- |
| 0 | Stops A/D voltage comparator operation |
| 1 | Enables A/D voltage comparator operation |

Notes 1. For details of the FR2 to FR0, LV1, LV0 bits, and A/D conversion, see Table 11-3 A/D Conversion Time Selection.
2. While in the software trigger mode or hardware trigger no-wait mode, the operation of the $A / D$ voltage comparator is controlled by the ADCS and ADCE bits, and it takes $1 \mu$ s from the start of operation for the operation to stabilize. Therefore, when the ADCS bit is set to 1 after $1 \mu \mathrm{~s}$ or more has elapsed from the time ADCE bit is set to 1 , the conversion result at that time has priority over the first conversion result. Otherwise, ignore data of the first conversion.
Cautions 1. Change the bits ADMD, FR2 to FR0, LV1 and LV0, and ADCE in the conversion stop state or conversion wait state (ADCS = 0 ).
2. It is prohibited to change the ADCE and ADCS bits from 0 to 1 by an 8-bit manipulation instruction. To change these bits, use the procedure described in 11.7, A/D Converter Setup Flowchart.

Table 11-1. Settings of ADCS and ADCE Bits

| ADCS | ADCE | A/D Conversion Operation |
| :---: | :---: | :--- |
| 0 | 0 | Stop status (DC power consumption path does not exist) |
| 0 | 1 | Conversion standby mode (only A/D voltage comparator consumes power ${ }^{\text {Note }}$ ) |
| 1 | 0 | Setting prohibited |
| 1 | 1 | Conversion mode (A/D voltage comparator: enables operation) |

Note In hardware trigger wait mode, the DC power consumption path is not provided even in conversion wait mode.

Table 11-2. Setting and Clearing Conditions for ADCS Bit

| A/D Conversion Mode |  |  | Set Conditions | Clear Conditions |
| :---: | :---: | :---: | :---: | :---: |
| Software trigger | Select mode | Sequential conversion mode | When 1 is written to ADCS | When 0 is written to ADCS |
|  |  | One-shot conversion mode |  | - When 0 is written to ADCS <br> - The bit is automatically cleared to 0 when A/D conversion ends. |
|  | Scan mode | Sequential conversion mode |  | When 0 is written to ADCS |
|  |  | One-shot conversion mode |  | - When 0 is written to ADCS <br> - The bit is automatically cleared to 0 when conversion ends on the specified four channels. |
| Hardware trigger no-wait mode | Select mode | Sequential conversion mode | When a hardware trigger is input | When 0 is written to ADCS |
|  |  | One-shot conversion mode |  | When 0 is written to ADCS |
|  | Scan mode | Sequential conversion mode |  | When 0 is written to ADCS |
|  |  | One-shot conversion mode |  | When 0 is written to ADCS |
| Hardware trigger wait mode | Select mode | Sequential conversion mode |  | When 0 is written to ADCS |
|  |  | One-shot conversion mode |  | - When 0 is written to ADCS <br> - The bit is automatically cleared to 0 when A/D conversion ends. |
|  | Scan mode | Sequential conversion mode |  | When 0 is written to ADCS |
|  |  | One-shot conversion mode |  | - When 0 is written to ADCS <br> - The bit is automatically cleared to 0 when conversion ends on the specified four channels. |

Figure 11-4. Timing Chart When A/D Voltage Comparator Is Used


Notes 1. While in the software trigger mode or hardware trigger no-wait mode, the time from the rising of the ADCE bit to the falling of the ADCS bit must be $1 \mu$ s or longer to stabilize the internal circuit.
2. In starting conversion, the longer will take up to following time.

| ADM0 |  |  | Conversion clock ( $f_{\mathrm{AD}}$ ) | Conversion Operation Time (fclk clock) |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FR2 | FR1 | FR0 |  | Software trigger mode / Hardware trigger no-wait mode | Hardware trigger wait mode |
| 0 | 0 | 0 | fCLK/64 | 63 | 1 |
| 0 | 0 | 1 | fCLK/32 | 31 |  |
| 0 | 1 | 0 | fCLK/16 | 15 |  |
| 0 | 1 | 1 | fclk/8 | 7 |  |
| 1 | 0 | 0 | fclk/6 | 5 |  |
| 1 | 0 | 1 | fclk/5 | 4 |  |
| 1 | 1 | 0 | fCLK/4 | 3 |  |
| 1 | 1 | 1 | fclk/2 | 1 |  |

In the conversion after the second conversion in continuous conversion mode or after the scan 1 in scan mode, the conversion startup time or A/D power supply stabilization wait time is not generated after detection of a hardware trigger.

Cautions 1. If using the hardware trigger wait mode, setting the ADCS bit to 1 is prohibited (but the bit is automatically switched to 1 when the hardware trigger signal is detected). However, it is possible to clear the ADCS bit to 0 to specify the A/D conversion standby status.
2. While in the one-shot conversion mode of the hardware trigger no-wait mode, the ADCS flag is not automatically cleared to 0 when A/D conversion ends. Instead, 1 is retained.

Cautions 3. Only rewrite the value of the ADCE bit when ADCS $=0$ (while in the conversion stopped/conversion standby status).
4. To complete A/D conversion, the following hardware trigger interval time is required: In hardware trigger no-wait mode: Two fcLk clock cycles + A/D conversion time
In hardware trigger wait mode: Two fcLk clock cycles + stabilization wait time + A/D conversion time

Remark fcLk: CPU/peripheral hardware clock frequency

Table 11-3. A/D Conversion Time Selection (1/6)
(1) $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$

When there is no stabilization wait time (software trigger mode/hardware trigger no-wait mode)

| A/D Converter Mode Register 0 <br> (ADM0) |  |  |  |  | Mode | Conversion <br> Clock ( $\mathrm{f}_{\mathrm{Ad}}$ ) | Conversion Time Selection |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FR2 | FR1 | FR0 | LV1 | LV0 |  |  | $\mathrm{fcLK}=1 \mathrm{MHz}$ | fclk $=2 \mathrm{MHz}$ | $\mathrm{fCLK}=4 \mathrm{MHz}$ | $\mathrm{fcLk}=8 \mathrm{MHz}$ | $\mathrm{fcLK}=16 \mathrm{MHz}$ | fclk $=32 \mathrm{MHz}$ |
| 0 | 0 | 0 | 0 | 0 | Normal 1 | fcık/64 | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | $38 \mu \mathrm{~s}$ |
| 0 | 0 | 1 |  |  |  | fclk/32 |  |  |  |  | $38 \mu \mathrm{~s}$ | $19 \mu \mathrm{~s}$ |
| 0 | 1 | 0 |  |  |  | fclk/16 |  |  |  | $38 \mu \mathrm{~s}$ | $19 \mu \mathrm{~s}$ | $9.5 \mu \mathrm{~s}$ |
| 0 | 1 | 1 |  |  |  | fclk/8 |  |  | $38 \mu \mathrm{~s}$ | $19 \mu \mathrm{~s}$ | $9.5 \mu \mathrm{~s}$ | $4.75 \mu \mathrm{~s}$ |
| 1 | 0 | 0 |  |  |  | fcık/6 |  |  | $28.5 \mu \mathrm{~s}$ | $14.25 \mu \mathrm{~s}$ | $7.125 \mu \mathrm{~s}$ | $3.5625 \mu \mathrm{~s}$ |
| 1 | 0 | 1 |  |  |  | fcık/5 |  |  | $23.75 \mu \mathrm{~s}$ | $11.875 \mu \mathrm{~s}$ | $5.938 \mu \mathrm{~s}$ | $2.9688 \mu \mathrm{~s}$ |
| 1 | 1 | 0 |  |  |  | fcık/4 |  | $38 \mu \mathrm{~s}$ | $19 \mu \mathrm{~s}$ | $9.5 \mu \mathrm{~s}$ | $4.75 \mu \mathrm{~s}$ | $2.375 \mu \mathrm{~s}$ |
| 1 | 1 | 1 |  |  |  | fcık/2 | $38 \mu \mathrm{~s}$ | $19 \mu \mathrm{~s}$ | $9.5 \mu \mathrm{~s}$ | $4.75 \mu \mathrm{~s}$ | $2.375 \mu \mathrm{~s}$ | Setting prohibited |
| 0 | 0 | 0 | 0 | 1 | Normal 2 | fcık/64 | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | $34 \mu \mathrm{~s}$ |
| 0 | 0 | 1 |  |  |  | fCLK/32 |  |  |  |  | $34 \mu \mathrm{~s}$ | $17 \mu \mathrm{~s}$ |
| 0 | 1 | 0 |  |  |  | fcık/16 |  |  |  | $34 \mu \mathrm{~s}$ | $17 \mu \mathrm{~s}$ | $8.5 \mu \mathrm{~s}$ |
| 0 | 1 | 1 |  |  |  | fcık/8 |  |  | $34 \mu \mathrm{~s}$ | $17 \mu \mathrm{~s}$ | $8.5 \mu \mathrm{~s}$ | $4.25 \mu \mathrm{~s}$ |
| 1 | 0 | 0 |  |  |  | fсık/6 |  |  | $25.5 \mu \mathrm{~s}$ | $12.75 \mu \mathrm{~s}$ | $6.375 \mu \mathrm{~s}$ | $3.1875 \mu \mathrm{~s}$ |
| 1 | 0 | 1 |  |  |  | fcık/5 |  |  | $21.25 \mu \mathrm{~s}$ | $10.625 \mu \mathrm{~s}$ | $5.3125 \mu \mathrm{~s}$ | $2.6563 \mu \mathrm{~s}$ |
| 1 | 1 | 0 |  |  |  | fCLK/4 |  | $34 \mu \mathrm{~s}$ | $17 \mu \mathrm{~s}$ | $8.5 \mu \mathrm{~s}$ | $4.25 \mu \mathrm{~s}$ | $2.125 \mu \mathrm{~s}$ |
| 1 | 1 | 1 |  |  |  | fCLK/2 | $34 \mu \mathrm{~s}$ | $17 \mu \mathrm{~s}$ | $8.5 \mu \mathrm{~s}$ | $4.25 \mu \mathrm{~s}$ | $2.125 \mu \mathrm{~s}$ | Setting prohibited |
| Other than the above |  |  |  |  |  | Setting prohibited |  |  |  |  |  |  |

Cautions 1. When rewriting the FR2 to FR0, LV1, and LVO bits to other than the same data, stop A/D conversion once (ADCS $=0$ ) beforehand.
2. The above conversion time does not include the conversion startup time. Add the conversion startup time for the first conversion. Also, the above conversion time does not include clock frequency errors. Select conversion time, taking clock frequency errors into consideration.

Remark fсLк: CPU/peripheral hardware clock frequency

Table 11-3. A/D Conversion Time Selection (2/6)
(2) $2.7 \mathrm{~V} \leq \mathrm{VDD}^{<} 5.5 \mathrm{~V}$

When there is no stabilization wait time (software trigger mode/hardware trigger no-wait mode)

| A/D Converter Mode Register 0 (ADMO) |  |  |  |  | Mode | Conversion Clock (fad) | Conversion Time Selection |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FR2 | FR1 | FRO | LV1 | LVo |  |  | fack $=1 \mathrm{MHz}$ | fıık $=2 \mathrm{MHz}$ | fсıк $=4 \mathrm{MHz}$ | fack $=8 \mathrm{MHz}$ | faLk $=16 \mathrm{MHz}$ | fcık $=32 \mathrm{MHz}$ |
| 0 | 0 | 0 | 0 | 0 | Normal 1 | fcık/64 | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | $38 \mu \mathrm{~s}$ |
| 0 | 0 | 1 |  |  |  | fcık/32 |  |  |  |  | $38 \mu \mathrm{~s}$ | $19 \mu$ s |
| 0 | 1 | 0 |  |  |  | fcık/16 |  |  |  | $38 \mu \mathrm{~s}$ | $19 \mu \mathrm{~s}$ | $9.5 \mu \mathrm{~s}$ |
| 0 | 1 | 1 |  |  |  | fсıк/8 |  |  | $38 \mu \mathrm{~s}$ | $19 \mu \mathrm{~s}$ | $9.5 \mu \mathrm{~s}$ | $4.75 \mu \mathrm{~s}$ |
| 1 | 0 | 0 |  |  |  | fсıк/6 |  |  | $28.5 \mu \mathrm{~s}$ | $14.25 \mu \mathrm{~s}$ | $7.125 \mu \mathrm{~s}$ | $3.5625 \mu \mathrm{~s}$ |
| 1 | 0 | 1 |  |  |  | fськ/5 |  |  | $23.75 \mu \mathrm{~s}$ | $11.875 \mu \mathrm{~s}$ | $5.9375 \mu \mathrm{~s}$ | Setting |
| 1 | 1 | 0 |  |  |  | fcık/4 |  | $38 \mu \mathrm{~s}$ | $19 \mu \mathrm{~s}$ | $9.5 \mu \mathrm{~s}$ | $4.75 \mu \mathrm{~s}$ | prohibited |
| 1 | 1 | 1 |  |  |  | fсık/2 | $38 \mu \mathrm{~s}$ | $19 \mu \mathrm{~s}$ | $9.5 \mu \mathrm{~s}$ | $4.75 \mu \mathrm{~s}$ | Setting prohibited |  |
| 0 | 0 | 0 | 0 | 1 | Normal 2 | fcık/64 | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | $34 \mu \mathrm{~s}$ |
| 0 | 0 | 1 |  |  |  | fcık/32 |  |  |  |  | $34 \mu \mathrm{~s}$ | $17 \mu \mathrm{~s}$ |
| 0 | 1 | 0 |  |  |  | fcık/16 |  |  |  | $34 \mu \mathrm{~s}$ | $17 \mu \mathrm{~s}$ | $8.5 \mu \mathrm{~s}$ |
| 0 | 1 | 1 |  |  |  | fсık/8 |  |  | $34 \mu \mathrm{~s}$ | $17 \mu \mathrm{~s}$ | $8.5 \mu \mathrm{~s}$ | $4.25 \mu \mathrm{~s}$ |
| 1 | 0 | 0 |  |  |  | f¢Lk/6 |  |  | $25.5 \mu \mathrm{~s}$ | $12.75 \mu \mathrm{~s}$ | $6.375 \mu \mathrm{~s}$ | $3.1875 \mu \mathrm{~s}$ |
| 1 | 0 | 1 |  |  |  | fсıк/5 |  |  | $21.25 \mu \mathrm{~s}$ | $10.625 \mu \mathrm{~s}$ | $5.3125 \mu \mathrm{~s}$ | $2.6563 \mu \mathrm{~s}$ |
| 1 | 1 | 0 |  |  |  | fcık/4 |  | $34 \mu \mathrm{~s}$ | $17 \mu \mathrm{~s}$ | $8.5 \mu \mathrm{~s}$ | $4.25 \mu \mathrm{~s}$ | Setting |
| 1 | 1 | 1 |  |  |  | fсıк/2 | $34 \mu \mathrm{~s}$ | $17 \mu \mathrm{~s}$ | $8.5 \mu \mathrm{~s}$ | $4.25 \mu \mathrm{~s}$ | Setting prohibited | prohibited |
| Other than the above |  |  |  |  |  | Setting prohibited |  |  |  |  |  |  |

Cautions 1. When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, stop A/D conversion once (ADCS $=0$ ) beforehand.
2. The above conversion time does not include the conversion startup time. Add the conversion startup time for the first conversion. Also, the above conversion time does not include clock frequency errors. Select conversion time, taking clock frequency errors into consideration.

Remark fcLk: CPU/peripheral hardware clock frequency

Table 11-3. A/D Conversion Time Selection (3/6)
(3) $1.8 \mathrm{~V} \leq \mathrm{VDD}^{<} 5.5 \mathrm{~V}$

When there is no stabilization wait time (software trigger mode/hardware trigger no-wait mode)

| A/D Converter Mode Register 0 (ADMO) |  |  |  |  | Mode | Conversion Clock (fad) | Conversion Time Selection |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FR2 | FR1 | FRO | LV1 | LVo |  |  | $\mathrm{fčk}=1 \mathrm{MHz}$ | fıLK $=2 \mathrm{MHz}$ | fıLK $=4 \mathrm{MHz}$ | $\mathrm{fLLK}=8 \mathrm{MHz}$ | fсık $=16 \mathrm{MHz}$ | fıLK $=32 \mathrm{MHz}$ |
| 0 | 0 | 0 | 0 | 0 | Normal 1 | fcık/64 | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | $38 \mu \mathrm{~s}$ |
| 0 | 0 | 1 |  |  |  | fcık/32 |  |  |  |  | $38 \mu \mathrm{~s}$ | $19 \mu \mathrm{~s}$ |
| 0 | 1 | 0 |  |  |  | fclk/16 |  |  |  | $38 \mu \mathrm{~s}$ | $19 \mu \mathrm{~s}$ | Setting |
| 0 | 1 | 1 |  |  |  | f¢ık/8 |  |  | $38 \mu \mathrm{~s}$ | $19 \mu \mathrm{~s}$ | Setting | prohibited |
| 1 | 0 | 0 |  |  |  | fсık/6 |  |  | $28.5 \mu \mathrm{~s}$ | Setting | prohibited |  |
| 1 | 0 | 1 |  |  |  | fсık/5 |  |  | $23.75 \mu \mathrm{~s}$ | prohibited |  |  |
| 1 | 1 | 0 |  |  |  | fcık/4 |  | $38 \mu \mathrm{~s}$ | $19 \mu \mathrm{~s}$ |  |  |  |
| 1 | 1 | 1 |  |  |  | f¢ıK/2 | $38 \mu \mathrm{~s}$ | $19 \mu \mathrm{~s}$ | Setting prohibited |  |  |  |
| 0 | 0 | 0 | 0 | 1 | Normal 2 | fcık/64 | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | $34 \mu \mathrm{~s}$ |
| 0 | 0 | 1 |  |  |  | fcık/32 |  |  |  |  | $34 \mu \mathrm{~s}$ | $17 \mu \mathrm{~s}$ |
| 0 | 1 | 0 |  |  |  | fclk/16 |  |  |  | $34 \mu \mathrm{~s}$ | $17 \mu \mathrm{~s}$ | Setting |
| 0 | 1 | 1 |  |  |  | f¢ıк18 |  |  | $34 \mu \mathrm{~s}$ | $17 \mu \mathrm{~s}$ | Setting | prohibited |
| 1 | 0 | 0 |  |  |  | f¢ıк/6 |  |  | $25.5 \mu \mathrm{~s}$ | Setting | prohibited |  |
| 1 | 0 | 1 |  |  |  | fсıк/5 |  |  | $21.25 \mu \mathrm{~s}$ | prohibited |  |  |
| 1 | 1 | 0 |  |  |  | f¢ıL/4 |  | $34 \mu \mathrm{~s}$ | $17 \mu$ s |  |  |  |
| 1 | 1 | 1 |  |  |  | f¢LK/2 | $34 \mu \mathrm{~s}$ | $17 \mu \mathrm{~s}$ | Setting prohibited |  |  |  |
| Other than the above |  |  |  |  |  | Setting prohibited |  |  |  |  |  |  |

Cautions 1. When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, stop A/D conversion once (ADCS $=0$ ) beforehand.
2. The above conversion time does not include the conversion startup time. Add the conversion startup time for the first conversion. Also, the above conversion time does not include clock frequency errors. Select conversion time, taking clock frequency errors into consideration.

Remark fcLk: CPU/peripheral hardware clock frequency

Table 11-3. A/D Conversion Time Selection (4/6)
(4) $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$

When there is stabilization wait time (hardware trigger wait mode)

| A/D Converter Mode Register 0 (ADMO) |  |  |  |  | Mode | Conversion Clock (fad) | Conversion Time Selection |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FR2 | FR1 | FRO | LV1 | LVo |  |  | $\mathrm{fcLK}=1 \mathrm{MHz}$ | fııк $=2 \mathrm{MHz}$ | fıLK $=4 \mathrm{MHz}$ | $\mathrm{fcLK}=8 \mathrm{MHz}$ | fcık $=16 \mathrm{MHz}$ | fсıк $=32 \mathrm{MHz}$ |
| 0 | 0 | 0 | 0 | 0 | Normal 1 | fcık/64 | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited |
| 0 | 0 | 1 |  |  |  | fcık/32 |  |  |  |  |  | $27 \mu$ s |
| 0 | 1 | 0 |  |  |  | fclk/16 |  |  |  |  | $27 \mu \mathrm{~s}$ | $13.5 \mu \mathrm{~s}$ |
| 0 | 1 | 1 |  |  |  | fcık/8 |  |  |  | $27 \mu \mathrm{~s}$ | $13.5 \mu \mathrm{~s}$ | $6.75 \mu \mathrm{~s}$ |
| 1 | 0 | 0 |  |  |  | fсık/6 |  |  |  | $20.25 \mu \mathrm{~s}$ | $10.125 \mu \mathrm{~s}$ | $5.0625 \mu \mathrm{~s}$ |
| 1 | 0 | 1 |  |  |  | fсık/5 |  |  | $33.75 \mu \mathrm{~s}$ | $16.875 \mu \mathrm{~s}$ | $8.4375 \mu \mathrm{~s}$ | $4.2188 \mu \mathrm{~s}$ |
| 1 | 1 | 0 |  |  |  | fıık/4 |  |  | $27 \mu$ s | $13.5 \mu \mathrm{~s}$ | $6.75 \mu \mathrm{~s}$ | $3.375 \mu \mathrm{~s}$ |
| 1 | 1 | 1 |  |  |  | f¢ıK/2 |  | $27 \mu \mathrm{~s}$ | $13.5 \mu \mathrm{~s}$ | $6.75 \mu \mathrm{~s}$ | $3.375 \mu \mathrm{~s}$ | Setting prohibited |
| 0 | 0 | 0 | 0 | 1 | Normal 2 | fcık/64 | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited |
| 0 | 0 | 1 |  |  |  | fcık/32 |  |  |  |  |  | $25 \mu \mathrm{~s}$ |
| 0 | 1 | 0 |  |  |  | fcLk/16 |  |  |  |  | $25 \mu \mathrm{~s}$ | $12.5 \mu \mathrm{~s}$ |
| 0 | 1 | 1 |  |  |  | f¢LK/8 |  |  |  | $25 \mu \mathrm{~s}$ | $12.5 \mu \mathrm{~s}$ | $6.25 \mu \mathrm{~s}$ |
| 1 | 0 | 0 |  |  |  | f¢LK/6 |  |  | $37.5 \mu \mathrm{~s}$ | 18.75 / | $9.375 \mu \mathrm{~s}$ | $4.6875 \mu \mathrm{~s}$ |
| 1 | 0 | 1 |  |  |  | f¢ık/5 |  |  | $31.25 \mu \mathrm{~s}$ | $15.625 \mu \mathrm{~s}$ | $7.8125 \mu \mathrm{~s}$ | $3.9063 \mu \mathrm{~s}$ |
| 1 | 1 | 0 |  |  |  | fcık/4 |  |  | $25 \mu$ s | $12.5 \mu \mathrm{~s}$ | $6.25 \mu \mathrm{~s}$ | $3.125 \mu \mathrm{~s}$ |
| 1 | 1 | 1 |  |  |  | f¢LK/2 |  | $25 \mu \mathrm{~s}$ | $12.5 \mu \mathrm{~s}$ | $6.25 \mu \mathrm{~s}$ | $3.125 \mu \mathrm{~s}$ | Setting prohibited |
| Other than the above |  |  |  |  |  | Setting prohibited |  |  |  |  |  |  |

Cautions 1. When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, stop A/D conversion once (ADCS $=0$ ) beforehand.
2. The above conversion time does not include the conversion startup time. Add the conversion startup time for the first conversion. Also, the above conversion time does not include clock frequency errors. Select conversion time, taking clock frequency errors into consideration.
3. While in the hardware trigger wait mode, the conversion time includes the time spent waiting for stabilization after the hardware trigger is detected.

Remark fcLk: CPU/peripheral hardware clock frequency

Table 11-3. A/D Conversion Time Selection (5/6)
(5) $2.7 \mathrm{~V} \leq \mathrm{VDD}<5.5 \mathrm{~V}$

When there is stabilization wait time (hardware trigger wait mode)

| A/D Converter Mode Register 0 (ADM0) |  |  |  |  | Mode | Conversion Clock (fad) | Conversion Time Selection |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FR2 | FR1 | FR0 | LV1 | LV0 |  |  | $\mathrm{fcLK}=1 \mathrm{MHz}$ | $\mathrm{fcLK}=2 \mathrm{MHz}$ | fcLk $=4 \mathrm{MHz}$ | $\mathrm{fcLK}=8 \mathrm{MHz}$ | fcık $=16 \mathrm{MHz}$ | fcık $=32 \mathrm{MHz}$ |
| 0 | 0 | 0 | 0 | 0 | Normal 1 | fcık/64 | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited |
| 0 | 0 | 1 |  |  |  | fclk/32 |  |  |  |  |  | $27 \mu \mathrm{~s}$ |
| 0 | 1 | 0 |  |  |  | fclk/16 |  |  |  |  | $27 \mu \mathrm{~s}$ | $13.5 \mu \mathrm{~s}$ |
| 0 | 1 | 1 |  |  |  | fcık/8 |  |  |  | $27 \mu \mathrm{~s}$ | $13.5 \mu \mathrm{~s}$ | $6.75 \mu \mathrm{~s}$ |
| 1 | 0 | 0 |  |  |  | fcık/6 |  |  |  | $20.25 \mu \mathrm{~s}$ | $10.125 \mu \mathrm{~s}$ | $5.0625 \mu \mathrm{~s}$ |
| 1 | 0 | 1 |  |  |  | fcık/5 |  |  | $33.75 \mu \mathrm{~s}$ | $16.875 \mu \mathrm{~s}$ | $8.4375 \mu \mathrm{~s}$ | $4.2188 \mu \mathrm{~s}$ |
| 1 | 1 | 0 |  |  |  | fclk/4 |  |  | $27 \mu \mathrm{~s}$ | $13.5 \mu \mathrm{~s}$ | $6.75 \mu \mathrm{~s}$ | $3.375 \mu \mathrm{~s}$ |
| 1 | 1 | 1 |  |  |  | fcık/2 |  | $27 \mu \mathrm{~s}$ | $13.5 \mu \mathrm{~s}$ | $6.75 \mu \mathrm{~s}$ | $3.375 \mu \mathrm{~s}$ | Setting prohibited |
| 0 | 0 | 0 | 0 | 1 | Normal 2 | fcık/64 | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited |
| 0 | 0 | 1 |  |  |  | fclk/32 |  |  |  |  |  | $25 \mu \mathrm{~s}$ |
| 0 | 1 | 0 |  |  |  | fclk/16 |  |  |  |  | $25 \mu \mathrm{~s}$ | $12.5 \mu \mathrm{~s}$ |
| 0 | 1 | 1 |  |  |  | fcık/8 |  |  |  | $25 \mu \mathrm{~s}$ | $12.5 \mu \mathrm{~s}$ | $6.25 \mu \mathrm{~s}$ |
| 1 | 0 | 0 |  |  |  | fcık/6 |  |  | $37.5 \mu \mathrm{~s}$ | $18.75 \mu \mathrm{~s}$ | $9.375 \mu \mathrm{~s}$ | $4.6875 \mu \mathrm{~s}$ |
| 1 | 0 | 1 |  |  |  | fcık/5 |  |  | $31.25 \mu \mathrm{~s}$ | $15.625 \mu \mathrm{~s}$ | $7.8125 \mu \mathrm{~s}$ | $3.9063 \mu \mathrm{~s}$ |
| 1 | 1 | 0 |  |  |  | fclk/4 |  |  | $25 \mu \mathrm{~s}$ | $12.5 \mu \mathrm{~s}$ | $6.25 \mu \mathrm{~s}$ | Setting |
| 1 | 1 | 1 |  |  |  | fcık/2 |  | $25 \mu \mathrm{~s}$ | $12.5 \mu \mathrm{~s}$ | $6.25 \mu \mathrm{~s}$ | Setting prohibited | prohibited |
| Other than the above |  |  |  |  |  | Setting prohibited |  |  |  |  |  |  |

Cautions 1. When rewriting the FR2 to FR0, LV1, and LVO bits to other than the same data, stop A/D conversion once (ADCS $=0$ ) beforehand.
2. The above conversion time does not include the conversion startup time. Add the conversion startup time for the first conversion. Also, the above conversion time does not include clock frequency errors. Select conversion time, taking clock frequency errors into consideration.
3. While in the hardware trigger wait mode, the conversion time includes the time spent waiting for stabilization after the hardware trigger is detected.

Remark fсLк: CPU/peripheral hardware clock frequency

Table 11-3. A/D Conversion Time Selection (6/6)
(6) $1.8 \mathrm{~V} \leq \mathrm{VDD}_{\mathrm{DD}}<5.5 \mathrm{~V}$

When there is stabilization wait time (hardware trigger wait mode)

| A/D Converter Mode Register 0 (ADMO) |  |  |  |  | Mode | Conversion Clock (fad) | Conversion Time Selection |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FR2 | FR1 | FRO | LV1 | LVo |  |  | $\mathrm{fcLK}=1 \mathrm{MHz}$ | fııк $=2 \mathrm{MHz}$ | fıLK $=4 \mathrm{MHz}$ | $\mathrm{fLLK}=8 \mathrm{MHz}$ | fcık $=16 \mathrm{MHz}$ | fcık $=32 \mathrm{MHz}$ |
| 0 | 0 | 0 | 0 | 0 | Normal 1 | fcık/64 | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited |
| 0 | 0 | 1 |  |  |  | fcık/32 |  |  |  |  |  | $27 \mu$ s |
| 0 | 1 | 0 |  |  |  | fclk/16 |  |  |  |  | $27 \mu \mathrm{~s}$ | Setting |
| 0 | 1 | 1 |  |  |  | f¢ık/8 |  |  |  | $27 \mu$ s | Setting | prohibited |
| 1 | 0 | 0 |  |  |  | f¢ık/6 |  |  |  | $20.25 \mu \mathrm{~s}$ | prohibited |  |
| 1 | 0 | 1 |  |  |  | fсıк/5 |  |  | $33.75 \mu \mathrm{~s}$ | Setting |  |  |
| 1 | 1 | 0 |  |  |  | fıık/4 |  |  | $27 \mu$ s | prohibited |  |  |
| 1 | 1 | 1 |  |  |  | f¢ık/2 |  | $27 \mu \mathrm{~s}$ | Setting prohibited |  |  |  |
| 0 | 0 | 0 | 0 | 1 | Normal 2 | fcık/64 | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited | Setting prohibited |
| 0 | 0 | 1 |  |  |  | fcık/32 |  |  |  |  |  | $25 \mu \mathrm{~s}$ |
| 0 | 1 | 0 |  |  |  | fcık/16 |  |  |  |  | $25 \mu \mathrm{~s}$ | Setting |
| 0 | 1 | 1 |  |  |  | f¢ıк18 |  |  |  | $25 \mu \mathrm{~s}$ | Setting | prohibited |
| 1 | 0 | 0 |  |  |  | f¢LK/6 |  |  | $37.5 \mu \mathrm{~s}$ | 18.75 /s | prohibited |  |
| 1 | 0 | 1 |  |  |  | fсıк/5 |  |  | $31.25 \mu \mathrm{~s}$ | Setting |  |  |
| 1 | 1 | 0 |  |  |  | fcık/4 |  |  | $25 \mu \mathrm{~s}$ | prohibited |  |  |
| 1 | 1 | 1 |  |  |  | f¢டk/2 |  | $25 \mu \mathrm{~s}$ | Setting prohibited |  |  |  |
| Other than the above |  |  |  |  |  | Setting prohibited |  |  |  |  |  |  |

Cautions 1. When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, stop A/D conversion once (ADCS = 0) beforehand.
2. The above conversion time does not include the conversion startup time. Add the conversion startup time for the first conversion. Also, the above conversion time does not include clock frequency errors. Select conversion time, taking clock frequency errors into consideration.
3. While in the hardware trigger wait mode, the conversion time includes the time spent waiting for stabilization after the hardware trigger is detected.

Remark fcLk: CPU/peripheral hardware clock frequency

Figure 11-5. A/D Converter Sampling and AID Conversion Timing (Example for Software Trigger Mode)

(3) A/D converter mode register 1 (ADM1)

This register is used to specify the A/D conversion trigger, conversion mode, and hardware trigger signal. Hardware trigger mode with ADTRG is added to be supported. ADTRG is allocated to P72 as alternate function. The ADM1 register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00 H .

Figure 11-6. Format of A/D Converter Mode Register 1 (ADM1)

| Address | FF32H | reset: 001 | W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | <7> | <6> | <5> | 4 | 3 | 2 | <1> | <0> |
| ADM1 | ADTMD1 | ADTMD0 | ADSCM | 0 | 0 | 0 | ADTRS1 | ADTRS0 |


| ADTMD1 | ADTMD0 | Selection of the A/D conversion trigger mode |
| :---: | :---: | :--- |
| 0 | x | Software trigger mode |
| 1 | 0 | Hardware trigger no-wait mode |
| 1 | 1 | Hardware trigger wait mode |


| ADSCM | Specification of the A/D conversion mode |
| :---: | :--- |
| 0 | Sequential conversion mode |
| 1 | One-shot conversion mode |


| ADTRS1 | ADTRS0 | Selection of the hardware trigger signal |
| :---: | :---: | :--- |
| 0 | 0 | End of TAU 02 count or capture interrupt (INTTM02) |
| 0 | 1 | End of TAU 04 count or capture interrupt (INTTM04) |
| 1 | 0 | Hardware trigger from external pin (ADTRG) without noise filter |
| 1 | 1 | Hardware trigger from external pin (ADTRG) with noise filter |

(Cautions and Remarks are listed on the next page.)

Cautions 1. Only rewrite the value of the ADM1 register while conversion operation is stopped (which is indicated by the ADCE bit of A/D converter mode register 0 (ADMO) being 0 ).
2. To complete A/D conversion, the following hardware trigger interval time is required: In hardware trigger no-wait mode: Two fCLK clock cycles + A/D conversion time In hardware trigger wait mode: Two fCLK clock cycles + stabilization wait time + A/D conversion time

Remarks 1. $\times$ : don't care
2. $\mathrm{f}_{\text {CLK: }} \mathrm{CPU}$ /peripheral hardware clock frequency
(4) A/D converter mode register 2 (ADM2)

This register is used to select the A/D converter reference voltage, check the upper limit and lower limit A/D conversion result values, select the resolution, and specify whether to use SNOOZE mode.
The ADM2 register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 11-7. Format of AID Converter Mode Register 2 (ADM2) (1/2)

| Address: | 0010H A | reset: 00 H | /W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | <7> | <6> | <5> | 4 | <3> | <2> | 1 | <0> |
| ADM2 | ADREFP1 | ADREFP0 | ADREFM | 0 | ADRCK | AWC | 0 | ADTYP |


| ADREFP1 | ADREFP0 | Selection of the + side reference voltage source of the A/D converter |
| :---: | :---: | :--- |
| 0 | 0 | Supplied from VDD |
| 0 | 1 | Supplied from P20/AVREFP/ANI0 (recommended setting) |
| 1 | 0 | Supplied from the internal reference voltage $(1.45 \mathrm{~V})^{\text {Note }}$ |
| 1 | 1 | Setting prohibited |
| Rewrite the values of the ADREFP1 and ADREFP0 bits in the following procedure: |  |  |
| 1. Set ADCE to 0. |  |  |
| 2. Change ADREFP1 and ADREFP0. |  |  |
| 3. Count the stabilization wait time (A). |  |  |
| 4. Set ADCE to 1. |  |  |
| 5. Count the stabilization wait time (B). |  |  |
| To set ADREFP1 to 1 and ADREFP0 to 0 : A = $5 \mu \mathrm{~s}, \mathrm{~B}=1 \mu \mathrm{~s}$ |  |  |
| To set ADREFP1 to 0 and ADREFP0 to 0 , or ADREFP1 to 0 and ADREFP0 to $1: \mathrm{A}=$ no wait, B = $1 \mu \mathrm{~s}$ |  |  |
| After step 5, start A/D conversion. |  |  |


| ADREFM | Selection of the - side reference voltage source of the A/D converter |
| :---: | :--- |
| 0 | Supplied from $\mathrm{V}_{\text {ss }}$ |
| 1 | Supplied from P21/AV $\mathrm{REFM}^{\text {REANIA }}$ (recommended setting) |

Note Can only be selected in HS (high-speed main) mode.

| ADRCK | Checking the upper limit and lower limit conversion result values |
| :---: | :--- |
| 0 | The interrupt signal (INTAD) is output when the ADLL register $\leq$ the ADCR register $\leq$ the ADUL register <br> $(<1>)$. |
| 1 | The interrupt signal (INTAD) is output when the ADCR register $<$ the ADLL register ( $<2>$ ) or the ADUL <br> register < the ADCR register ( $<3>)$. |
| Figure 11-8 shows the generation range of the interrupt signal (INTAD) for $<1>$ to $<3>$. |  |

Cautions 1. Only rewrite the value of the ADM2 register while conversion operation is stopped (which is indicated by the ADCE bit of A/D converter mode register 0 (ADM0) being 0 ).
2. Do not set the ADREFP1 bit to 1 when shifting to STOP mode, or to HALT mode while the CPU is operating on the subsystem clock.
3. To use $A V_{\text {REFP }}$ and $A V_{\text {REFM, }}$, set ANIO and ANI1 to analog inputs and port mode register to input mode.

Figure 11-7. Format of A/D Converter Mode Register 2 (ADM2) (2/2)

| Address | 0010H A | reset: 00 H | /W |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | <7> | <6> | <5> | 4 | <3> | <2> | 1 | <0> |
| ADM2 | ADREFP1 | ADREFP0 | ADREFM | 0 | ADRCK | AWC | 0 | ADTYP |


| AWC | Specification of SNOOZE mode |
| :---: | :--- |
| 0 | Do not use the SNOOZE mode function. |
| 1 | Use the SNOOZE mode function. |

When there is a hardware trigger signal in the STOP mode, the STOP mode is exited, and A/D conversion is performed without operating the CPU (the SNOOZE mode).

- The SNOOZE mode function can only be specified when the high-speed on-chip oscillator clock is selected for the CPU/peripheral hardware clock (fclk). If any other clock is selected, specifying this mode is prohibited.
- Using the SNOOZE mode function in the software trigger mode or hardware trigger no-wait mode is prohibited.
- Using the SNOOZE mode function in the sequential conversion mode is prohibited.
- When using the SNOOZE mode function, specify a hardware trigger interval of at least "transition time to SNOOZE mode ${ }^{\text {Note }}+A / D$ power supply stabilization wait time $+A / D$ conversion time + two $f_{\text {CLK }}$ clock cycles".
- When using the SNOOZE function in normal operation mode, set AWC to 0 , and then change it to 1 immediately before a transition to STOP mode.
Be sure to change AWC to 0 after returning from STOP mode to normal operation mode.
If AWC remains $1, A / D$ conversion is not correctly started regardless whether the subsequent mode is SNOOZE mode or normal operation mode.

| ADTYP | Selection of the A/D conversion resolution |
| :---: | :--- |
| 0 | 10-bit resolution |
| 1 | 8-bit resolution |

Note See the descriptions of "From STOP to SNOOZE" in 22.2.3, SNOOZE mode.

Caution Only rewrite the value of the ADM2 register while conversion operation is stopped (which is indicated by the ADCE bit of A/D converter mode register 0 (ADMO) being 0 ).

Figure 11-8. ADRCK Bit Interrupt Signal Generation Range

| ADCR register value (A/D conversion result) |  |  |
| :---: | :---: | :---: |
| 1111111111 | $\begin{gathered} <3> \\ (\text { ADUL }<\text { ADCR }) \end{gathered}$ | INTAD is generated when ADRCK $=1$. |
|  | $(\mathrm{ADLL} \leq \mathrm{ADCR} \leq \mathrm{ADUL})$ | ADUL register setting <br> INTAD is generated when ADRCK $=0$. |
| 0000000000 | $\begin{gathered} <2> \\ (\mathrm{ADCR} \end{gathered} \text { < ADLL) }$ | ADLL register setting <br> INTAD is generated when ADRCK $=1$. |

Remark: If INTAD is not generated, the A/D conversion results are not stored in the ADCR or ADCRH register.
(5) 10-bit A/D conversion result register (ADCR)

This register is a 16-bit register that stores the A/D conversion result in the select mode. The lower 6 bits are fixed to 0 . Each time A/D conversion ends, the conversion result is loaded from the successive approximation register (SAR). The higher 8 bits of the conversion result are stored in FFF1FH and the lower 2 bits are stored in the higher 2 bits of FFF1EH. ${ }^{\text {Note }}$
The ADCR register can be read by a 16 -bit memory manipulation instruction.
Reset signal generation clears this register to 0000 H .

Note If the A/D conversion result value is outside the range of values specified by the A/D conversion result comparison function (which is set up by using the ADRCK bit and ADUL/ADLL register (see figure 11-8)), the value is not stored.

Figure 11-9. Format of 10-bit A/D Conversion Result Register (ADCR)


Cautions 1. When writing to the AID converter mode register 0 (ADMO), analog input channel specification register (ADS), and AID port configuration register (ADPC), the contents of the ADCR register may become undefined. Read the conversion result following conversion completion before writing to the ADMO, ADS, and ADPC registers. Using timing other than the above may cause an incorrect conversion result to be read.
2. When 8-bit resolution A/D conversion is selected (when the ADTYP bit of A/D converter mode register 2 (ADM2) is 1 ) and the ADCR register is read, 0 is read from the lower two bits (ADCR1 and ADCRO).
3. When the ADCR register is accessed in 16-bit units, the higher 10 bits of the conversion result are read in order starting at bit 15 .
(6) 8-bit A/D conversion result register (ADCRH)

This register is an 8 -bit register that stores the A/D conversion result. The higher 8 bits of 10 -bit resolution are stored. The ADCRH register can be read by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Note If the $A / D$ conversion result value is outside the range of values specified by the $A / D$ conversion result comparison function (which is set up by using the ADRCK bit and ADUL/ADLL register (see figure 11-8)), the value is not stored.

Figure 11-10. Format of 8-bit A/D Conversion Result Register (ADCRH)


Caution When writing to the AID converter mode register 0 (ADMO), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of the ADCRH register may become undefined. Read the conversion result following conversion completion before writing to the ADMO, ADS, and ADPC registers. Using timing other than the above may cause an incorrect conversion result to be read.

## (7) Analog input channel specification register (ADS)

This register specifies the input channel of the analog voltage to be A/D converted.
The ADS register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 11-11. Format of Analog Input Channel Specification Register (ADS)

Address: FFF31H After reset: 00H R/W

| Symbol | 7 | 6 | 5 | 4 | <3> | <2> | <1> | <0> |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS | 0 | 0 | 0 | 0 | ADS. 3 | ADS. 2 | ADS. 1 | ADS. 0 |

O Select mode (ADMD = 0)

| ADS3 | ADS2 | ADS1 | ADS0 | Analog input channel | Input source |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | ANIO | P20/ANIO/AV REFP pin |
| 0 | 0 | 0 | 1 | ANI1 | P21/ANI1/AVREFM pin |
| 0 | 0 | 1 | 0 | ANI2 | P22/ANI2 pin |
| 0 | 0 | 1 | 1 | ANI3 | P23/ANI3 pin |
| 0 | 1 | 0 | 0 | ANI4 | P24/ANI4 pin |
| 0 | 1 | 0 | 1 | ANI5 | P25/ANI5 pin |
| 0 | 1 | 1 | 0 | ANI6 | P26/ANI6 pin |
| 0 | 1 | 1 | 1 | ANI7 | P27/ANI7 pin |
| 1 | 0 | 0 | 0 | ANI8 | P150/ANI8 pin |
| 1 | 0 | 0 | 1 | ANI9 | P151/ANI9 pin |
| 1 | 0 | 1 | 0 | ANI10 | P152/ANI10 pin |
| Other than the above |  |  |  | Setting prohibited |  |

O Scan mode (ADMD = 1)

| ADS3 | ADS2 | ADS1 | ADS0 | Analog input channel |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Scan 0 | Scan 1 | Scan 2 | Scan 3 |
| 0 | 0 | 0 | 0 | ANIO | ANI1 | ANI2 | ANI3 |
| 0 | 0 | 0 | 1 | ANI1 | ANI2 | ANI3 | ANI4 |
| 0 | 0 | 1 | 0 | ANI2 | ANI3 | ANI4 | ANI5 |
| 0 | 0 | 1 | 1 | ANI3 | ANI4 | ANI5 | ANI6 |
| 0 | 1 | 0 | 0 | ANI4 | ANI5 | ANI6 | ANI7 |
| 0 | 1 | 0 | 1 | ANI5 | ANI6 | ANI7 | ANI8 |
| 0 | 1 | 1 | 0 | ANI6 | ANI7 | ANI8 | ANI9 |
| 0 | 1 | 1 | 1 | ANI7 | ANI8 | ANI9 | ANI10 |
| Other than the above |  |  |  | Setting prohibited |  |  |  |

(Cautions are listed on the next page.)

## Cautions 1. Be sure to clear bits $4,5,6$, and 7 to 0 .

2. Set a channel to be used for A/D conversion in the input mode by using port mode registers 2,15 (PM2, PM15).
3. Do not set the pin that is set by the A/D port configuration register (ADPC) as digital I/O by the ADS register.
4. If using $A V_{\text {REFP }}$ as the + side reference voltage source of the A/D converter, do not select ANIO as an AID conversion channel.
5. If using AVrefm as the - side reference voltage source of the A/D converter, do not select ANI1 as an A/D conversion channel.
6. Do not set the ADREFP1 bit to 1 when shifting to STOP mode, or to HALT mode while the CPU is operating on the subsystem clock.
7. The corresponding ANI pin does not exist depending on the product. In this case, ignore the conversion result.
(8) Conversion result comparison upper limit setting register (ADUL)

This register is used to specify the setting for checking the upper limit of the A/D conversion results.
The A/D conversion results and ADUL register value are compared, and interrupt signal (INTAD) generation is controlled in the range specified for the ADRCK bit of A/D converter mode register 2 (ADM2) (shown in Figure 11-8). The ADUL register can be set by an 8-bit memory manipulation instruction.
Reset signal generation sets this register to FFH.
Caution When 10-bit resolution A/D conversion is selected, the higher eight bits of the 10-bit A/D conversion result register (ADCR) are compared with the ADUL register.

Figure 11-12. Format of Conversion Result Comparison Upper Limit Setting Register (ADUL)

Address: F0011H After reset: FFH R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADUL | ADUL. 7 | ADUL. 6 | ADUL. 5 | ADUL. 4 | ADUL. 3 | ADUL. 2 | ADUL. 1 | ADUL. 0 |

## (9) Conversion result comparison lower limit setting register (ADLL)

This register is used to specify the setting for checking the lower limit of the A/D conversion results. The A/D conversion results and ADLL register value are compared, and interrupt signal (INTAD) generation is controlled in the range specified for the ADRCK bit of A/D converter mode register 2 (ADM2) (shown in Figure 11-8). The ADLL register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 11-13. Format of Conversion Result Comparison Lower Limit Setting Register (ADLL)

Address: F0012H After reset: 00H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADLL | ADLL. 7 | ADLL. 6 | ADLL. 5 | ADLL. 4 | ADLL. 3 | 0 | ADLL. 1 | ADLL. 0 |

Caution When 10-bit resolution A/D conversion is selected, the higher eight bits of the 10-bit A/D conversion result register (ADCR) are compared with the ADLL register.

## (10) A/D test register (ADTES)

This register is used to select the + side reference voltage (AVREFP) or - side reference voltage (AVREFM) of the $A / D$ converter, or the analog input channel (ANIxx) as the A/D conversion target for the A/D test function.
The ADTES register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 11-14. Format of A/D Test Register (ADTES)

Address: F0013H After reset: 00H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADTES | 0 | 0 | 0 | 0 | 0 | ADTES2 | ADTES1 | ADTES0 |


| ADTES2 | ADTES1 | ADTES0 | A/D conversion target |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | ANIxx (This is specified using the analog input channel specification <br> register (ADS).) |
| 0 | 1 | 0 | AV REFM |
| 0 | 1 | 1 | AV REFP |
| Other than the above |  |  |  |

<R> (11) A/D port configuration register (ADPC)
This register switches the ANIO/P20 to ANI7/P27 and ANI8/P150 to ANI10/P152 pins to analog input of A/D converter or digital I/O of port.
The ADPC register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 11-15. Format of A/D Port Configuration Register (ADPC)

Address: F0076H After reset: 00 H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADPC | 0 | 0 | 0 | 0 | ADPC. 3 | ADPC. 2 | ADPC. 1 | ADPC. 0 |


| $\begin{aligned} & \text { O} \\ & \text { ǹ } \\ & \text { Q } \end{aligned}$ | $\begin{aligned} & \text { N} \\ & \text { Ò } \\ & \text { Q } \end{aligned}$ |  | $\begin{aligned} & 0 \\ & \text { D } \\ & \text { qu } \end{aligned}$ | Analog input (A)/digital I/O (D) switching |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \text { N } \\ & \frac{N}{2} \\ & \frac{0}{2} \\ & \frac{2}{2} \end{aligned}$ | $\begin{aligned} & \overline{5} \\ & \frac{1}{2} \\ & \frac{1}{2} \\ & \frac{2}{2} \end{aligned}$ | $\begin{aligned} & \text { 요 } \\ & \frac{1}{2} \\ & \frac{\infty}{\infty} \\ & \frac{1}{c} \end{aligned}$ | $\underset{\substack{N \\ \underset{N}{N}}}{\substack{N}}$ |  | $\frac{\stackrel{N}{N}}{\substack{\frac{N}{n} \\ \sum_{<}^{2}}}$ | $\frac{\stackrel{N}{N}}{\frac{\sim}{2}}$ | $\frac{\stackrel{N}{N}}{\stackrel{N}{M}}$ | $\begin{aligned} & \underset{N}{N} \\ & \stackrel{N}{N} \\ & \underset{<}{2} \end{aligned}$ |  |  |
| 0 | 0 | 0 | 0 | A | A | A | A | A | A | A | A | A | A | A |
| 0 | 0 | 0 | 1 | D | D | D | D | D | D | D | D | D | D | D |
| 0 | 0 | 1 | 0 | D | D | D | D | D | D | D | D | D | D | A |
| 0 | 0 | 1 | 1 | D | D | D | D | D | D | D | D | D | A | A |
| 0 | 1 | 0 | 0 | D | D | D | D | D | D | D | D | A | A | A |
| 0 | 1 | 0 | 1 | D | D | D | D | D | D | D | A | A | A | A |
| 0 | 1 | 1 | 0 | D | D | D | D | D | D | A | A | A | A | A |
| 0 | 1 | 1 | 1 | D | D | D | D | D | A | A | A | A | A | A |
| 1 | 0 | 0 | 0 | D | D | D | D | A | A | A | A | A | A | A |
| 1 | 0 | 0 | 1 | D | D | D | A | A | A | A | A | A | A | A |
| 1 | 0 | 1 | 0 | D | D | A | A | A | A | A | A | A | A | A |
| 1 | 0 | 1 | 1 | D | A | A | A | A | A | A | A | A | A | A |
| Other than the above |  |  |  | Setting prohibited |  |  |  |  |  |  |  |  |  |  |

Cautions 1 Set the port to analog input by ADPC register to the input mode by using port mode registers 2, 15 (PM2, PM15).
2. Do not set the pin set by the ADPC register as digital I/O by the analog input channel specification register (ADS).
3. To use $A V_{\text {refp }}$ and $A V_{\text {REFM, }}$ set $A N I 0$ and $A N I 1$ to analog inputs and port mode register to input mode.
<R> (12) Port mode registers (PM0 to PM15)
When using the ANIO to ANI8 pin for an analog input port, set the PMmn bit to 1. The output latches of Pnm at this time may be 0 or 1 .
If the PMmn bits are set to 0 , they cannot be used as analog input port pins.
The PMmn registers can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets these registers to FFH.

Caution If a pin is set as an analog input port, not the pin level but " 0 " is always read.
Remark $m=0$ to $15, \mathrm{n}=0$ to 7

Figure 11-16. Format of Port Mode Register (128-pin products)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PM0 | PM07 | PM06 | PM05 | PM04 | PM03 | PM02 | PM01 | PM00 | FFF20 | FFH | R/W |
| PM1 | PM17 | PM16 | PM15 | PM14 | PM13 | PM12 | PM11 | PM10 | FFF21 | FFH | R/W |
| PM2 | PM27 | PM26 | PM25 | PM24 | PM23 | PM22 | PM21 | PM20 | FFF22 | FFH | R/W |
| PM3 | PM37 | PM36 | PM35 | PM34 | PM33 | PM32 | PM31 | PM30 | FFF23 | FFH | R/W |
| PM4 | PM47 | PM46 | PM45 | PM44 | PM43 | PM42 | PM41 | PM40 | FFF24 | FFH | R/W |
| PM5 | PM57 | PM56 | PM55 | PM54 | PM53 | PM52 | PM51 | PM50 | FFF25 | FFH | R/W |
| PM6 | 1 | PM66 | PM65 | PM64 | PM63 | PM62 | PM61 | PM60 | FFF26 | FFH | R/W |
| PM7 | 1 | 1 | PM75 | PM74 | PM73 | PM72 | PM71 | PM70 | FFF27 | FFH | R/W |
| PM8 | PM87 | PM86 | PM85 | PM84 | PM83 | PM82 | PM81 | PM80 | FFF28 | FFH | R/W |
| PM9 | PM97 | PM96 | PM95 | PM94 | PM93 | PM92 | PM91 | PM90 | FFF29 | FFH | R/W |
| PM10 | PM107 | PM106 | PM105 | PM104 | PM103 | PM102 | PM101 | PM100 | FFF2A | FFH | R/W |
| PM11 | PM117 | PM116 | PM115 | PM114 | PM113 | PM112 | PM111 | PM110 | FFF2B | FFH | R/W |
| PM12 | PM127 | PM126 | PM125 | 1 | 1 | 1 | 1 | 1 | FFF2C | FFH | R/W |
| PM13 | 1 | PM136 | PM135 | PM134 | PM133 | PM132 | PM131 | 0 | FFF2D | FEH | R/W |
| PM14 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | PM140 | FFF2E | FFH | R/W |
| PM15 | 1 | 1 | 1 | 1 | 1 | PM152 | PM151 | PM150 | FFF2F | FFH | R/W |
|  | PMmn |  |  | Pmn p | I/O mod | selectio | (m = 0 | $15 ; n=$ | 0 to 7) |  |  |
|  | 0 | Output | de (out | t buffer |  |  |  |  |  |  |  |
|  | 1 | Input mod | de (output | buffer o |  |  |  |  |  |  |  |

Caution To use $A V_{\text {refp }}$ and $A V_{\text {refm }}$, set $A N I O$ and $A N I 1$ to analog inputs and port mode register to input mode.

Remark For details of the port mode register other than 100-pin products, see 4. 3 Registers Controlling Port Function.

The ANIO/P20 to ANI7/P27 pins are as shown below depending on the settings of the A/D port configuration register (ADPC), analog input channel specification register (ADS), and PM2 registers.

Table 11-4. Setting Functions of ANIO/P20 to ANI7IP27 Pins

| ADPC | PM2 | ADS | ANIO/P20 to ANI7/P27 Pins |
| :--- | :--- | :--- | :--- |
| Digital I/O selection | Input mode | - | Digital input |
|  | Output mode | - | Digital output |
| Analog input selection | Input mode | Selects ANI. | Analog input (to be converted) |
|  |  | Does not select ANI. | Analog input (not to be converted) |
|  | Output mode | Selects ANI. | Setting prohibited |
|  |  | Does not select ANI. |  |

The ANI8/P150 pin is as shown below depending on the settings of the A/D port configuration register (ADPC), analog input channel specification register (ADS), and PM15 registers.

Table 11-5. Setting Functions of ANI8/P150 Pins

| ADPC | PM15 | ADS | ANI8/P150 to ANI10/P152 Pins |
| :--- | :--- | :--- | :--- |
| Digital I/O selection | Input mode | - | Digital input |
|  | Output mode | - | Digital output |
| Analog input selection | Input mode | Selects ANI. | Analog input (to be converted) |
|  |  | Does not select ANI. | Analog input (not to be converted) |
|  | Output mode | Selects ANI. | Setting prohibited |
|  |  |  |  |

### 11.4 AID Converter Conversion Operations

The A/D converter conversion operations are described below.
<1> The voltage input to the selected analog input channel is sampled by the sample \& hold circuit.
<2> When sampling has been done for a certain time, the sample \& hold circuit is placed in the hold state and the sampled voltage is held until the A/D conversion operation has ended.
$<3>$ Bit 9 of the successive approximation register (SAR) is set. The series resistor string voltage tap is set to (1/2) $A V_{\text {ref }}$ by the tap selector.
<4> The voltage difference between the series resistor string voltage tap and sampled voltage is compared by the voltage comparator. If the analog input is greater than (1/2) AVREF, the MSB bit of the SAR register remains set to 1 . If the analog input is smaller than (1/2) AVref, the MSB bit is reset to 0 .
<5> Next, bit 8 of the SAR register is automatically set to 1 , and the operation proceeds to the next comparison. The series resistor string voltage tap is selected according to the preset value of bit 9 , as described below.

- Bit $9=1$ : (3/4) AVREF
- Bit $9=0$ : ( $1 / 4$ ) $A V_{\text {ReF }}$

The voltage tap and sampled voltage are compared and bit 8 of the SAR register is manipulated as follows.

- Sampled voltage $\geq$ Voltage tap: Bit $8=1$
- Sampled voltage < Voltage tap: Bit $8=0$
$<6>$ Comparison is continued in this way up to bit 0 of the SAR register.
$<7>$ Upon completion of the comparison of 10 bits, an effective digital result value remains in the SAR register, and the result value is transferred to the A/D conversion result register (ADCR, ADCRH) and then latched ${ }^{\text {Note1 }}$. At the same time, the A/D conversion end interrupt request (INTAD) can also be generated ${ }^{\text {Note1 }}$.
$<8>$ Repeat steps $<1>$ to $<7>$, until the ADCS bit is cleared to $0^{\text {Note2 }}$. To stop the A/D converter, clear the ADCS bit to 0 .

Notes 1. If the $A / D$ conversion result value is outside the range of values specified by the $A / D$ conversion result comparison function (which is set up by using the ADRCK bit and ADUL/ADLL register), the A/D conversion end interrupt request signal (INTAD) is not generated. In this case, the result value is not stored in the ADCR or ADCRH register.
2. While in the sequential conversion mode, the ADCS flag is not automatically cleared to 0 . This flag is not automatically cleared to 0 while in the one-shot conversion mode of the hardware trigger no-wait mode, either. Instead, 1 is retained.

Remarks 1. Two types of the A/D conversion result registers are available.

- ADCR register (16 bits): Store 10-bit A/D conversion value
- ADCRH register ( 8 bits): Store 8 -bit A/D conversion value

2. $A V_{\text {REF: }}$ The + side reference voltage of the $A / D$ converter. This can be selected from $A V_{\text {REFP, }}$ the internal reference voltage ( 1.45 V ), and $\mathrm{V} D \mathrm{D}$.

Figure 11-17. Conversion Operation of A/D Converter (Software Trigger Mode)


A/D conversion operations are performed continuously until bit 7 (ADCS) of the A/D converter mode register (ADM) is reset (0) by software.

If a write operation is performed to the analog input channel specification register (ADS) during an $A / D$ conversion operation, the conversion operation is initialized, and if the ADCS bit is set (1), conversion starts again from the beginning.

Reset signal generation clears the A/D conversion result register (ADCR, ADCRH) to 0000H or 00H.

### 11.5 Input Voltage and Conversion Results

The relationship between the analog input voltage input to the analog input pins (ANIO to ANI8) and the theoretical A/D conversion result (stored in the 10-bit A/D conversion result register (ADCR)) is shown by the following expression.

$$
\mathrm{SAR}=\operatorname{INT}\left(\frac{V_{\text {AIN }}}{\mathrm{A} V_{\text {REF }}} \times 1024+0.5\right)
$$

$$
\text { ADCR }=S A R \times 64
$$

or

$$
\left(\frac{\mathrm{ADCR}}{64}-0.5\right) \times \frac{A V_{\text {REF }}}{1024} \leq \mathrm{V}_{\text {AIN }}<\left(\frac{\mathrm{ADCR}}{64}+0.5\right) \times \frac{A V_{\text {REF }}}{1024}
$$

where, INT( ): Function which returns integer part of value in parentheses
VAIN: Analog input voltage
$A V_{\text {ref: }} A V_{\text {ref pin }}$ voltage
ADCR: A/D conversion result register (ADCR) value
SAR: Successive approximation register

Figure 11-18 shows the relationship between the analog input voltage and the A/D conversion result.

Figure 11-18. Relationship Between Analog Input Voltage and AID Conversion Result


Remark $A V_{\text {ref: }}$ The + side reference voltage of the $A / D$ converter. This can be selected from $A V_{\text {refp, }}$ the internal reference voltage ( 1.45 V ), and Vdo.

### 11.6 AID Converter Operation Modes

The operation of each A/D converter mode is described below. In addition, the procedure for specifying each mode is described in 11.7 A/D Converter Setup Flowchart.

### 11.6.1 Software trigger mode (select mode, sequential conversion mode)

$<1>$ In the power-down status, the ADCE bit of A/D converter mode register 0 (ADMO) is set to 1 , and the system enters the A/D conversion standby status.
<2> After the software counts up to the stabilization wait time ( $1 \mu \mathrm{~s}$ ), the ADCS bit of the ADM0 register is set to 1 to perform the A/D conversion of the analog input specified by the analog input channel specification register (ADS).
$<3>$ When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts.
<4> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
<5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
$<6>$ Even if a hardware trigger is input during conversion operation, A/D conversion does not start.
$<7>$ When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status.
<8> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the power-down status. When ADCE $=0$, specifying 1 for ADCS is ignored and A/D conversion does not start.

Figure 11-19. Example of Software Trigger Mode (Select Mode, Sequential Conversion Mode) Operation Timing


### 11.6.2 Software trigger mode (select mode, one-shot conversion mode)

$<1>$ In the power-down status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1 , and the system enters the A/D conversion standby status.
<2> After the software counts up to the stabilization wait time ( $1 \mu \mathrm{~s}$ ), the ADCS bit of the ADM0 register is set to 1 to perform the A/D conversion of the analog input specified by the analog input channel specification register (ADS).
$<3>$ When A/D conversion ends, the conversion result is stored in the A/D conversion result register ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated.
<4> After A/D conversion ends, the ADCS bit is automatically cleared to 0 , and the system enters the $A / D$ conversion standby status.
<5> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
<6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
$<7>$ When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status.
<8> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the power-down status. When ADCE $=0$, specifying 1 for ADCS is ignored and A/D conversion does not start. In addition, A/D conversion does not start even if a hardware trigger is input while in the A/D conversion standby status.

Figure 11-20. Example of Software Trigger Mode (Select Mode, One-Shot Conversion Mode) Operation Timing


### 11.6.3 Software trigger mode (scan mode, sequential conversion mode)

$<1>$ In the power-down status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1 , and the system enters the A/D conversion standby status.
<2> After the software counts up to the stabilization wait time ( $1 \mu \mathrm{~s}$ ), the ADCS bit of the ADM0 register is set to 1 to perform A/D conversion on the four analog input channels specified by scan 0 to scan 3 , which are specified by the analog input channel specification register (ADS). A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0 .
<3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the $A / D$ conversion result register (ADCR, ADCRH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion of the four channels ends, the A/D conversion of the channel following the specified channel automatically starts (until all four channels are finished).
<4> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
$<5>$ When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
<6> Even if a hardware trigger is input during conversion operation, A/D conversion does not start.
$<7>$ When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status.
<8> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the power-down status. When $\operatorname{ADCE}=0$, specifying 1 for ADCS is ignored and A/D conversion does not start.

Figure 11-21. Example of Software Trigger Mode (Scan Mode, Sequential Conversion Mode) Operation Timing


### 11.6.4 Software trigger mode (scan mode, one-shot conversion mode)

$<1>$ In the power-down status, the ADCE bit of A/D converter mode register 0 (ADMO) is set to 1 , and the system enters the A/D conversion standby status.
<2> After the software counts up to the stabilization wait time ( $1 \mu \mathrm{~s}$ ), the ADCS bit of the ADM0 register is set to 1 to perform A/D conversion on the four analog input channels specified by scan 0 to scan 3 , which are specified by the analog input channel specification register (ADS). A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0 .
<3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the $A / D$ conversion result register (ADCR, ADCRH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated.
$<4>$ After A/D conversion of the four channels ends, the ADCS bit is automatically cleared to 0 , and the system enters the A/D conversion standby status.
<5> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
<6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
$<7>$ When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status.
<8> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the power-down status. When $A D C E=0$, specifying 1 for $A D C S$ is ignored and $A / D$ conversion does not start. In addition, $A / D$ conversion does not start even if a hardware trigger is input while in the $A / D$ conversion standby status.

Figure 11-22. Example of Software Trigger Mode (Scan Mode, One-Shot Conversion Mode) Operation Timing


### 11.6.5 Hardware trigger no-wait mode (select mode, sequential conversion mode)

<1> In the power-down status, the ADCE bit of A/D converter mode register 0 (ADMO) is set to 1 , and the system enters the A/D conversion standby status.
<2> After the software counts up to the stabilization wait time ( $1 \mu \mathrm{~s}$ ), the ADCS bit of the ADM0 register is set to 1 to place the system in the hardware trigger standby status (and conversion does not start at this stage). Note that, while in this status, A/D conversion does not start even if ADCS is set to 1 .
$<3>$ If a hardware trigger is input while $\operatorname{ADCS}=1, A / D$ conversion is performed on the analog input specified by the analog input channel specification register (ADS).
<4> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts.
<5> If a hardware trigger is input during conversion operation, the current $A / D$ conversion is interrupted, and conversion restarts. The partially converted data is discarded.
<6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
$<7>$ When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
<8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status. However, the A/D converter does not power down in this status.
<9> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the power-down status. When ADCS $=0$, inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 11-23. Example of Hardware Trigger No-Wait Mode (Select Mode, Sequential Conversion Mode) Operation Timing


### 11.6.6 Hardware trigger no-wait mode (select mode, one-shot conversion mode)

$<1>$ In the power-down status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1 , and the system enters the A/D conversion standby status.
<2> After the software counts up to the stabilization wait time ( $1 \mu \mathrm{~s}$ ), the ADCS bit of the ADM0 register is set to 1 to place the system in the hardware trigger standby status (and conversion does not start at this stage). Note that, while in this status, A/D conversion does not start even if ADCS is set to 1 .
$<3>$ If a hardware trigger is input while $A D C S=1, A / D$ conversion is performed on the analog input specified by the analog input channel specification register (ADS).
<4> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated.
$<5>$ After A/D conversion ends, the ADCS bit remains set to 1 , and the system enters the A/D conversion standby status.
<6> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
$<7>$ When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
<8> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
<9> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status. However, the A/D converter does not power down in this status.
$<10>$ When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the power-down status. When ADCS $=0$, inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 11-24. Example of Hardware Trigger No-Wait Mode (Select Mode, One-Shot Conversion Mode) Operation Timing


### 11.6.7 Hardware trigger no-wait mode (scan mode, sequential conversion mode)

$<1>$ In the power-down status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1 , and the system enters the A/D conversion standby status.
<2> After the software counts up to the stabilization wait time ( $1 \mu \mathrm{~s}$ ), the ADCS bit of the ADM0 register is set to 1 to place the system in the hardware trigger standby status (and conversion does not start at this stage). Note that, while in this status, A/D conversion does not start even if ADCS is set to 1 .
$<3>$ If a hardware trigger is input while $\operatorname{ADCS}=1, A / D$ conversion is performed on the four analog input channels specified by scan 0 to scan 3 , which are specified by the analog input channel specification register (ADS). A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0 .
<4> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the $A / D$ conversion result register (ADCR, ADCRH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion of the four channels ends, the A/D conversion of the channel following the specified channel automatically starts.
$<5>$ If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
<6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
$<7>$ When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
<8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status. However, the A/D converter does not power down in this status.
<9> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the power-down status. When ADCE $=0$, specifying 1 for ADCS is ignored and A/D conversion does not start.

Figure 11-25. Example of Hardware Trigger No-Wait Mode (Scan Mode, Sequential Conversion Mode) Operation Timing


### 11.6.8 Hardware trigger no-wait mode (scan mode, one-shot conversion mode)

$<1>$ In the power-down status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1 , and the system enters the A/D conversion standby status.
$<2>$ After the software counts up to the stabilization wait time ( $1 \mu \mathrm{~s}$ ), the ADCS bit of the ADM0 register is set to 1 to place the system in the hardware trigger standby status (and conversion does not start at this stage). Note that, while in this status, A/D conversion does not start even if ADCS is set to 1 .
$<3>$ If a hardware trigger is input while $\operatorname{ADCS}=1, \mathrm{~A} / \mathrm{D}$ conversion is performed on the four analog input channels specified by scan 0 to scan 3 , which are specified by the analog input channel specification register (ADS). A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0 .
<4> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the $A / D$ conversion result register (ADCR, ADCRH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated.
$<5>$ After A/D conversion of the four channels ends, the ADCS bit remains set to 1 , and the system enters the A/D conversion standby status.
<6> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
$<7>$ When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
<8> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
<9> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status. However, the A/D converter does not power down in this status.
$<10>$ When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the power-down status. When ADCS $=0$, inputting a hardware trigger is ignored and $A / D$ conversion does not start.

Figure 11-26. Example of Hardware Trigger No-Wait Mode (Scan Mode, One-Shot Conversion Mode) Operation Timing


### 11.6.9 Hardware trigger wait mode (select mode, sequential conversion mode)

$<1>$ In the power-down status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1 , and the system enters the hardware trigger standby status.
<2> If a hardware trigger is input while in the hardware trigger standby status, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS). The ADCS bit of the ADM0 register is automatically set to 1 according to the hardware trigger input.
$<3>$ When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts. (At this time, no hardware trigger is necessary.)
<4> If a hardware trigger is input during conversion operation, the current $A / D$ conversion is interrupted, and conversion restarts. The partially converted data is discarded.
<5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
<6> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
$<7>$ When ADCS is cleared to 0 during conversion operation, the current $A / D$ conversion is interrupted, the system enters the hardware trigger standby status, and the A/D converter enters the power-down status. When ADCE = 0 , inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 11-27. Example of Hardware Trigger Wait Mode (Select Mode, Sequential Conversion Mode) Operation Timing


### 11.6.10 Hardware trigger wait mode (select mode, one-shot conversion mode)

$<1>$ In the power-down status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1 , and the system enters the hardware trigger standby status.
<2> If a hardware trigger is input while in the hardware trigger standby status, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS). The ADCS bit of the ADM0 register is automatically set to 1 according to the hardware trigger input.
$<3>$ When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated.
<4> After A/D conversion ends, the ADCS bit is automatically cleared to 0 , and the A/D converter enters the powerdown status.
<5> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
<6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
$<7>$ When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is initialized.
<8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the system enters the hardware trigger standby status, and the A/D converter enters the power-down status. When ADCE = 0 , inputting a hardware trigger is ignored and $A / D$ conversion does not start.

Figure 11-28. Example of Hardware Trigger Wait Mode (Select Mode, One-Shot Conversion Mode) Operation Timing


### 11.6.11 Hardware trigger wait mode (scan mode, sequential conversion mode)

<1> In the power-down status, the ADCE bit of A/D converter mode register 0 (ADMO) is set to 1 , and the system enters the A/D conversion standby status.
<2> If a hardware trigger is input while in the hardware trigger standby status, A/D conversion is performed on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). The ADCS bit of the ADMO register is automatically set to 1 according to the hardware trigger input. A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0 .
<3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the $A / D$ conversion result register (ADCR, ADCRH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion of the four channels ends, the A/D conversion of the channel following the specified channel automatically starts.
<4> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
$<5>$ When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
<6> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
$<7>$ When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the system enters the hardware trigger standby status, and the A/D converter enters the power-down status. When ADCE = 0 , inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 11-29. Example of Hardware Trigger Wait Mode (Scan Mode, Sequential Conversion Mode) Operation Timing


### 11.6.12 Hardware trigger wait mode (scan mode, one-shot conversion mode)

$<1>$ In the power-down status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1 , and the system enters the A/D conversion standby status.
<2> If a hardware trigger is input while in the hardware trigger standby status, A/D conversion is performed on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). The ADCS bit of the ADM0 register is automatically set to 1 according to the hardware trigger input. A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0 .
<3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the $A / D$ conversion result register (ADCR, ADCRH) each time conversion ends, and the $A / D$ conversion end interrupt request signal (INTAD) is generated.
<4> After A/D conversion ends, the ADCS bit is automatically cleared to 0 , and the A/D converter enters the powerdown status.
$<5>$ If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
<6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
$<7>$ When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
<8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the system enters the hardware trigger standby status, and the A/D converter enters the power-down status. When ADCE = 0 , inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 11-30. Example of Hardware Trigger Wait Mode (Scan Mode, One-Shot Conversion Mode) Operation Timing


### 11.7 AID Converter Setup Flowchart

The A/D converter setup flowchart in each operation mode is described below.

### 11.7.1 Setting up software trigger mode

Figure 11-31. Setting up Software Trigger Mode


Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR and ADCRH registers.

### 11.7.2 Setting up hardware trigger no-wait mode

Figure 11-32. Setting up Hardware Trigger No-Wait Mode


Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR and ADCRH registers.

### 11.7.3 Setting up hardware trigger wait mode

Figure 11-33. Setting up Hardware Trigger Wait Mode


Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR and ADCRH registers.

### 11.7.4 Setting up test mode

Figure 11-34. Setting up Test Trigger Mode


Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR and ADCRH registers.

### 11.8 SNOOZE Mode Function

In the SNOOZE mode, A/D conversion is triggered by inputting a hardware trigger in the STOP mode. Normally, A/D conversion is stopped while in the STOP mode, but, by using the SNOOZE mode, A/D conversion can be performed without operating the CPU by inputting a hardware trigger. This is effective for reducing the operation current.

By specifying the conversion result range with ADUL and ADLL in SNOOZE mode, A/D conversion results can be checked at the specified interval, which allows the monitoring of power supply voltage and check of $A / D$ input keys.

In the SNOOZE mode, only the following two conversion modes can be used:

- Hardware trigger wait mode (select mode, one-shot conversion mode)
- Hardware trigger wait mode (scan mode, one-shot conversion mode)

Note that the SNOOZE mode can only be specified when the high-speed on-chip oscillator clock is selected for fclk.

Figure 11-35. Block Diagram When Using SNOOZE Mode Function


When using the SNOOZE mode function, the initial setting of each register is specified before switching to the STOP mode. (For details about these settings, see 11.7.3 Setting up hardware trigger wait mode ${ }^{\text {Note } 2}$.) At this time, bit 2 (AWC) of $A / D$ converter mode register 2 (ADM2) is set to 1 . After the initial settings are specified, bit 0 (ADCE) of $A / D$ converter mode register 0 (ADMO) is set to 1 .

If a hardware trigger is input after switching to the STOP mode, the high-speed on-chip oscillator clock is supplied to the $A / D$ converter. After supplying this clock, the system automatically counts up to the stabilization wait time, and then A/D conversion starts.

The SNOOZE mode operation after A/D conversion ends differs depending on whether an interrupt signal is generated ${ }^{\text {Note } 1}$.

Notes 1. Depending on the setting of the A/D conversion result comparison function (ADRCK bit, ADUL/ADLL register), there is a possibility of no interrupt signal being generated.
2. Be sure to set the ADM1 register to E 2 H or E 3 H .

Remark The hardware trigger is ADTRG.
Specify the hardware trigger by using the A/D Converter Mode Register 1 (ADM1).

## (1) If an interrupt is generated after A/D conversion ends

If the $A / D$ conversion result value is within the range of values specified by the $A / D$ conversion result comparison function (which is set up by using the ADRCK bit and ADUL/ADLL register), the A/D conversion end interrupt request signal (INTAD) is generated.

- While in the select mode

After $A / D$ conversion ends and the $A / D$ conversion end interrupt request signal (INTAD) is generated, the $A / D$ converter switches from the SNOOZE mode to the normal operation mode. At this time, clear bit 2 (AWC) of A/D converter mode register 2 (ADM2) to 0 to release SNOOZE mode. If AWC remains $1, A / D$ conversion is not correctly started regardless whether the subsequent mode is SNOOZE mode or normal operation mode.

- While in the scan mode

If even one A/D conversion end interrupt request signal (INTAD) is generated during A/D conversion of the four channels, the A/D converter switches from the SNOOZE mode to the normal operation mode. At this time, clear bit 2 (AWC) of A/D converter mode register 2 (ADM2) to 0 to release SNOOZE mode. If AWC remains $1, A / D$ conversion is not correctly started regardless whether the subsequent mode is SNOOZE mode or normal operation mode.

Figure 11-36. Operation Example When Interrupt Is Generated After A/D Conversion Ends (While in Scan Mode)


## (2) If no interrupt is generated after A/D conversion ends

If the $A / D$ conversion result value is outside the range of values specified by the $A / D$ conversion result comparison function (which is set up by using the ADRCK bit and ADUL/ADLL register), the A/D conversion end interrupt request signal (INTAD) is not generated.

- While in the select mode

If the $A / D$ conversion end interrupt request signal (INTAD) is not generated after A/D conversion ends, the clock request signal (an internal signal) is automatically set to the low level, and supplying the high-speed on-chip oscillator clock stops. If a hardware trigger is input later, $A / D$ conversion work is again performed in the SNOOZE mode.

- While in the scan mode

If the $A / D$ conversion end interrupt request signal (INTAD) is not generated even once during $A / D$ conversion of the four channels, the clock request signal (an internal signal) is automatically set to the low level after A/D conversion of the four channels ends, and supplying the high-speed on-chip oscillator clock stops. If a hardware trigger is input later, A/D conversion work is again performed in the SNOOZE mode.

Figure 11-37. Operation Example When No Interrupt Is Generated After AID Conversion Ends (While in Scan Mode)


### 11.9 How to Read AID Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

## (1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by \%FSR (Full Scale Range).

1 LSB is as follows when the resolution is 10 bits.

$$
\begin{aligned}
1 \text { LSB } & =1 / 2^{10}=1 / 1024 \\
& =0.098 \% F S R
\end{aligned}
$$

Accuracy has no relation to resolution, but is determined by overall error.

## (2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value.
Zero-scale error, full-scale error, integral linearity error, and differential linearity errors that are combinations of these express the overall error.
Note that the quantization error is not included in the overall error in the characteristics table.

## (3) Quantization error

When analog values are converted to digital values, $a \pm 1 / 2 \mathrm{LSB}$ error naturally occurs. In an A/D converter, an analog input voltage in a range of $\pm 1 / 2 \mathrm{LSB}$ is converted to the same digital code, so a quantization error cannot be avoided. Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.

Figure 11-38. Overall Error


Figure 11-39. Quantization Error


## (4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0...... 000 to $0 . . . . .001$.
If the actual measurement value is greater than the theoretical value, it shows the difference between the actual measurement value of the analog input voltage and the theoretical value ( $3 / 2 \mathrm{LSB}$ ) when the digital output changes from 0 . .001 to 0. $\qquad$ 010.

## (5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (Full-scale - 3/2LSB) when the digital output changes from 1...... 110 to 1...... 111.

## (6) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zeroscale error and full-scale error are 0 .

## (7) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.

Figure 11-40. Zero-Scale Error


Figure 11-42. Integral Linearity Error


Figure 11-41. Full-Scale Error


Figure 11-43. Differential Linearity Error

(8) Conversion time

This expresses the time from the start of sampling to when the digital output is obtained.
The sampling time is included in the conversion time in the characteristics table.

## (9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample \& hold circuit.


### 11.10 Cautions for A/D Converter

## (1) Operating current in STOP mode

Shift to STOP mode after stopping the A/D converter (by setting bit 7 (ADCS) of A/D converter mode register 0 (ADM0) to 0 ). The operating current can be reduced by setting bit 0 (ADCE) of the ADM0 register to 0 at the same time.
To restart from the standby status, clear bit 0 (ADIF) of interrupt request flag register 1 H (IF1H) to 0 and start operation.

## <R> (2) Input range of ANIO to ANI10 pins

Observe the rated range of the ANIO to ANI8 pins input voltage. If a voltage of Vdd and AVrefp or higher and Vss and $A V_{\text {refm }}$ or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.
If the internal reference voltage $(1.45 \mathrm{~V})$ is selected as the reference voltage on the plus side of the $A / D$ converter, do not apply the voltage of 1.45 V or more to the pin selected by the ADS register. To the other pins, there are no problems if the applied voltage is 1.45 V or more.

Note The internal reference voltage ( 1.45 V ) can only be selected in HS (high-speed main) mode.

## (3) Conflicting operations

$<1>$ Conflict between the A/D conversion result register (ADCR, ADCRH) write and the ADCR or ADCRH register read by instruction upon the end of conversion The ADCR or ADCRH register read has priority. After the read operation, the new conversion result is written to the ADCR or ADCRH registers.
<2> Conflict between the ADCR or ADCRH register write and the A/D converter mode register 0 (ADM0) write, the analog input channel specification register (ADS), or A/D port configuration register (ADPC) write upon the end of conversion
The ADMO, ADS, or ADPC registers write has priority. The ADCR or ADCRH register write is not performed, nor is the conversion end interrupt signal (INTAD) generated.

## (4) Noise countermeasures

To maintain the 10-bit resolution, attention must be paid to noise input to the AVrefp, Vdd, ANIO to ANI8 pins.
$<1>$ Connect a capacitor with a low equivalent resistance and a good frequency response to the power supply.
<2> The higher the output impedance of the analog input source, the greater the influence. To reduce the noise, connecting external C as shown in Figure 11-44 is recommended.
<3> Do not switch these pins with other pins during conversion.
<4> The accuracy is improved if the HALT mode is set immediately after the start of conversion.

Figure 11-44. Analog Input Pin Connection

(5) Analog input (ANIn) pins
<1> The analog input pins (ANIO to ANI8) are also used as input port pins (P20 to P27, P150).
When A/D conversion is performed with any of the ANIO to ANI8 pins selected, do not change the output value to P20 to P27 and P150 while conversion is in progress; otherwise the conversion accuracy may be degraded.
$<2>$ If the pins adjacent to the pins currently used for A/D conversion is used as digital I/O ports, the expected value of the $A / D$ conversion may not be obtained due to coupling noise. Take care not to input or output such a pulse to these pins.
(6) Input impedance of analog input (ANIn) pins

This A/D converter charges a sampling capacitor for sampling during sampling time.
Therefore, only a leakage current flows when sampling is not in progress, and a current that charges the capacitor flows during sampling. Consequently, the input impedance fluctuates depending on whether sampling is in progress, and on the other states.
To make sure that sampling is effective, however, it is recommended to keep the output impedance of the analog input source to within $1 \mathrm{k} \Omega$, and to connect a capacitor of about 100 pF to the ANIO to ANI8 pins (see Figure 11-44).

## (7) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed.
Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF flag for the pre-change analog input may be set just before the ADS register rewrite. Caution is therefore required since, at this time, when ADIF flag is read immediately after the ADS register rewrite, ADIF flag is set despite the fact A/D conversion for the post-change analog input has not ended.
When A/D conversion is stopped and then resumed, clear ADIF flag before the A/D conversion operation is resumed.

Figure 11-45. Timing of A/D Conversion End Interrupt Request Generation

(8) Conversion results just after AID conversion start

While in the software trigger mode or hardware trigger no-wait mode, the first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within $1 \mu \mathrm{~s}$ after the ADCE bit was set to 1. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.
(9) A/D conversion result register (ADCR, ADCRH) read operation

When a write operation is performed to A/D converter mode register 0 (ADMO), analog input channel specification register (ADS), A/D port configuration register (ADPC), the contents of the ADCR and ADCRH registers may become undefined. Read the conversion result following conversion completion before writing to the ADMO, ADS, or ADPC register. Using a timing other than the above may cause an incorrect conversion result to be read.

## (10) Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.

Figure 11-46. Internal Equivalent Circuit of ANIn Pin


Table 11-6. Resistance and Capacitance Values of Equivalent Circuit (Reference Values)

| AV REFP, $^{2} \mathrm{VDD}^{2}$ | ANIn pin | $\mathrm{R} 1[\mathrm{k} \Omega]$ | $\mathrm{C} 1[\mathrm{pF}]$ | $\mathrm{C} 2[\mathrm{pF}]$ |
| :---: | :---: | :---: | :---: | :---: |
| $4.0 \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5$ | ANI0 to ANI7 | 14 | 8 | 2.5 |
|  | $2.7 \leq \mathrm{V}_{\mathrm{DD}} \leq 4.0$ | ANI8 | 18 | 8 |
| 7.0 |  |  |  |  |
|  | ANI0 to ANI7 | 39 | 8 | 2.5 |
| $1.8 \leq \mathrm{V}_{\mathrm{DD}} \leq 2.7$ | ANI8 | 53 | 8 | 7.0 |
|  | ANI0 to ANI7 | 231 | 8 | 2.5 |
|  | ANI8 | 321 | 8 | 7.0 |

Remark The resistance and capacitance values shown in Table 11-6 are not guaranteed values.
(11) Starting the A/D converter

Start the A/D converter after the AVREFP and VDD voltages stabilize.

## CHAPTER 12 SERIAL ARRAY UNIT

Serial array unit 0 has two serial channels, serial array unit 1 has two serial channels. Serial array unit 0 channel can achieve 3 -wire serial (CSI), and UART. Serial array unit 1 channel can achieve 3 -wire serial (CSI), and simplified $I^{2} C$ communication.

Function assignment of each channel supported by the RL78/D1A is as shown below.

- 48, 64, 80-pin products

| Unit | Channel | Used as CSI | Used as UART | Used as Simplified I ${ }^{2}$ C |
| :--- | :--- | :---: | :---: | :---: |
| 0 | 0 | CSI00 | - | - |
|  | 1 | CSIO1 | - | - |
| 1 | 0 | - | - | - |
|  | 1 | - | - | IC11 |

- 100 products

| Unit | Channel | Used as CSI | Used as UART | Used as Simplified I ${ }^{2}$ C |
| :--- | :--- | :---: | :---: | :---: |
| 0 | 0 | csI00 | - | - |
|  | 1 | csI01 | - | - |
| 1 | 0 | CSI10 | - | - |
|  | 1 | - | - | IIC11 |

<R>

- 128-pin products

\left.| Unit |  | Channel | Used as CSI | Used as UART |
| :--- | :--- | :---: | :---: | :---: |$\right]$ Used as Simplified I ${ }^{2}$ C

<R> When "UARTO" is used for channels 0 and 1 of the unit 0, CSIOO and CSIO1 cannot be used, but CSIIO, or IIC11 can be used.

Caution Most of the following descriptions in this chapter use the units and channels of the 128-pin products as an example.

### 12.1 Functions of Serial Array Unit

Each serial interface supported by the RL78/D1A has the following features.

### 12.1.1 3-wire serial I/O (CSIO0, CSIO1, CSI10)

Data is transmitted or received in synchronization with the serial clock (SCK) output from the master channel.
3-wire serial communication is clocked communication performed by using three communication lines: one for the serial clock (SCK), one for transmitting serial data (SO), one for receiving serial data (SI).

For details about the settings, see $\mathbf{1 2 . 5}$ Operation of 3-Wire Serial I/O (CSI00, CSIO1, CSI10) Communication.
[Data transmission/reception]

- Data length of 7 to 16 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable
- Level setting of transmit/receive data
[Clock control]
- Master/slave selection
- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel
[Interrupt function]
- Transfer end interrupt/buffer empty interrupt
[Error detection flag]
- Overrun error
<R> 12.1.2 UART (UARTO)
This is an asynchronous communication function using two lines: serial data transmission (TxD) and serial data reception ( $\mathrm{R} \times \mathrm{D}$ ) lines. By using these two communication lines, each data frame, which consist of a start bit, data, parity bit, and stop bit, is transferred asynchronously (using the internal baud rate) between the microcontroller and the other communication party. Full-duplex UART communication can be performed by using a channel dedicated to transmission (even-numbered channel) and a channel dedicated to reception (odd-numbered channel).

For details about the settings, see 12.6 Operation of UART (UARTO) Communication.
[Data transmission/reception]

- Data length of $7,8,9$ or 16 bits (UARTO)
- Select the MSB/LSB first
- Level setting of transmit/receive data and select of reverse
- Parity bit appending and parity check functions
- Stop bit appending
[Interrupt function]
- Transfer end interrupt/buffer empty interrupt/reception interrupt
[Error detection flag]
- Framing error, parity error, or overrun error


### 12.1.3 Simplified I ${ }^{2} \mathrm{C}$ (IIC11)

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock ( SCL ) and serial data (SDA). This simplified $I^{2} \mathrm{C}$ is designed for single communication with a device such as EEPROM, flash memory, or A/D converter, and therefore, it functions only as a master.

Make sure by using software, as well as operating the control registers, that the AC specifications of the start and stop conditions are observed.

For details about the settings, see 12.6 Operation of Simplified I ${ }^{2} \mathrm{C}$ (IIC11) Communication.
[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output function ${ }^{\text {Note }}$ and ACK detection function
- Data length of 8 bits (When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- Manual generation of start condition and stop condition
[Interrupt function]
- Transfer end interrupt
[Error detection flag]
- Overrun error
- Parity error (ACK error)
* [Functions not supported by simplified $\mathrm{I}^{2} \mathrm{C}$ ]
- Slave transmission, slave reception
- Arbitration loss detection function
- Wait detection functions

Note When receiving the last data, ACK will not be output if 0 is written to the SOEm.n bit (serial output enable register m (SOEm)) and serial communication data output is stopped. See the processing flow in $\mathbf{1 2 . 6 . 3}$ (2) for details.

Remark $m$ : Unit number $(m=0,1)$, $n$ : Channel number $(\mathrm{n}=0,1)$

### 12.2 Configuration of Serial Array Unit

The serial array unit includes the following hardware.

Table 12-1. Configuration of Serial Array Unit

| Item | Configuration |
| :---: | :---: |
| Shift register | 16 bits |
| Buffer register | Serial data register mn (SDRmn) ${ }^{\text {Note }}$ |
| Serial clock I/O | SCK00, SCK01, SCK10 pins (for 3-wire serial I/O), SCL11 pins (for simplified I ${ }^{2} \mathrm{C}$ ) |
| Serial data input | SI00, SI01, SI10 pins (for 3-wire serial I/O), R×D0 pin (for UART) |
| Serial data output | SO00, SO01, SO10 pins (for 3-wire serial I/O) , TxD0 pin (for UART) |
| Serial data I/O | SDA11 pins (for simplified ${ }^{2} \mathrm{C}$ ) |
| Control registers | <Registers of unit setting block> <br> - Peripheral enable registers 0 (PERO) <br> - Serial clock select register m (SPSm) <br> - Serial channel enable status register m (SEm) <br> - Serial channel start register m (SSm) <br> - Serial channel stop register m (STm) <br> - Serial output enable register m (SOEm) <br> - Serial output register m (SOm) <br> - Serial output level register m (SOLm) |
|  | <Registers of each channel> <br> - Serial data register mn (SDRmn) <br> - Serial mode register mn (SMRmn) <br> - Serial communication operation setting register mn (SCRmn) <br> - Serial status register mn (SSRmn) <br> - Serial flag clear trigger register mn (SIRmn) <br> - Serial communication pin select register (STSEL) |
|  | - Port input mode registers 0, 1, 3, 5 to 7, 13 (PIM0, PIM1, PIM3, PIM5 to PIM7, PIM13) <br> - Port output mode register (POM) <br> - Port mode registers 0, 1, 3, 5 to 7, 13 (PM0, PM1, PM3, PM5 to PM7, PM13) <br> - Port registers 0, 1, 3, 5 to 7, 13 (P0, P1, P3, P5 to P7, P13) |

Note. During operation $(S E m n=1)$

Remark $m$ : Unit number ( $m=0,1$ ), $n$ : Channel number ( $n=0,1$ ),
p: CSI number ( $p=00,01,10$ ), $q$ : UART number $(q=0)$, $r$ : IIC number ( $r=11$ )

Figure 12-1 shows the block diagram of the serial array unit 0 .

Figure 12-1. Block Diagram of Serial Array Unit 0


Notes 1. When operation is stopped (SEmn $=0$ ), the higher 7 bits become the clock division setting section and the lower bits are fixed to 0 .

During operation (SEmn = 1), it becomes a buffer register.
2. Serial pin selection (see Figure 12-2)

Figure 12-2. Port Configuration Diagram of Serial Array Unit 0


Figure 12-3 shows the block diagram of the serial array unit 1.

Figure 12-3. Block Diagram of Serial Array Unit 1


Notes 1. When operation is stopped $(S E m n=0)$, the higher 7 bits become the clock division setting section and the lower bits are fixed to 0 .
During operation (SEmn = 1), it becomes a buffer register.
2. Serial pin selection (see Figure 12-2)

Figure 12-4. Port Configuration Diagram of Serial Array Unit 1


## (1) Shift register

This is an 16-bit register that converts parallel data into serial data or vice versa.
During reception, it converts data input to the serial pin into parallel data.
When data is transmitted, the value set to this register is output as serial data from the serial output pin.
The shift register cannot be directly manipulated by program.
To read or write the shift register, serial data register $m \mathrm{~m}$ (SDRmn) is used during operation (SEmn $=1$ ).

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## (2) Serial data register mn (SDRmn)

SDRmn is the transmit/receive data register (16 bits) of channel n . When operation is stopped (SEm. $\mathrm{n}=0$ ), bits 15 to 9 are used as the division setting register of the operating clock (fмск). During operation (SEm.n = 1), bits 15 to 9 are used as a transmission/reception buffer register.
When data is received, parallel data converted by the shift register is stored. When data is to be transmitted, set transmit to be transferred to the shift register.
The data stored in this register is as follows, depending on the setting of bits 4 to 0 (DLSmn4 to DLSmn0) of the SCRmn register, regardless of the output sequence of the data.

- 7-bit data length (stored in bits 0 to 6 of SDRmn register)
- 8 -bit data length (stored in bits 0 to 7 of SDRmn register)
- 16-bit data length (stored in bits 0 to15 of SDRmn register)

SDRmn can be read or written in 16-bit units.
When SEm.n $=1$, the lower 8 bits of SDRmn can be read or written ${ }^{\text {Note }}$ in 8 -bit units as SDRmnL. The SDRmnL registers that can be used according to the communication methods are shown below.

- CSIp communication ... SIOpL
- UARTq reception ... RxDq (UARTq receive data register)
- UARTq transmission ... TxDq (UARTq transmit data register)
- IICr communication ... SDRrL (IICr data register)

Reset signal generation clears this register to 0000 H .

Note $\quad$ Writing in 8 -bit units is prohibited when the operation is stopped $(S E m . n=0)$.

Remark $m$ : Unit number ( $m=0,1$ ), $n$ : Channel number ( $n=0,1$ ),
$p$ : CSI number ( $p=00,01,10$ ), $q$ : UART number ( $q=0$ to 2 ), $r$ : IIC number ( $r=11$ )

Figure 12-5. Format of Serial Data Register mn (SDRmn)
Address: FFF10H, FFF11H (SDR00), FFF12H, FFF13H (SDR01), After reset: 0000 H R/W
FFF14H, FFF15H (SDR10), FFF16H, FFF17H (SDR11)


Remarks 1. For the function of the higher 7 bits of SDRmn, see 12.3 Registers Controlling Serial Array Unit.
2. $m$ : Unit number $(m=0,1), n$ : Channel number $(n=0,1)$,

### 12.3 Registers Controlling Serial Array Unit

Serial array unit is controlled by the following registers.

- Peripheral enable register 0 (PERO)
- Serial clock select register m (SPSm)
- Serial mode register mn (SMRmn)
- Serial communication operation setting register mn (SCRmn)
- Serial data register mn (SDRmn)
- Serial flag clear trigger register mn (SIRmn)
- Serial status register mn (SSRmn)
- Serial channel start register m (SSm)
- Serial channel stop register m (STm)
- Serial channel enable status register m (SEm)
- Serial output enable register m (SOEm)
- Serial output level register m (SOLm)
- Serial output register m (SOm)
- Serial communication pin select register (STSEL)
- Port input mode registers 0, 1, 3, 5 to 7, 13 (PIM0, PIM1, PIM3, PIM5 to PIM7, PIM13)
- Port output mode register (POM)
- Port mode registers 0, 1, 3, 5 to 7, 13 (PM0, PM1, PM3, PM5 to PM7, PM13)
- Port registers 0, 1, 3, 5 to 7,13 (P0, P1, P3, P5 to P7, P13)

Remark $m$ : Unit number $(m=0,1), n$ : Channel number $(n=0,1)$
(1) Peripheral enable registers 0 (PER0)

PERO are used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.
When serial array unit 0 is used, be sure to set bit 3 (SAUOEN) of PERO.
When serial array unit 1 is used, be sure to set bit 4 (SAU1EN) of PERO.
PERO can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 12-6. Format of Peripheral Enable Register 0 (PERO)


| SAUmEN | Control of serial array unit $m$ input clock supply $(\mathrm{m}=0,1)$ |
| :---: | :--- |
| 0 | Stops supply of input clock. <br> - SFR used by serial array unit $m$ cannot be written. <br> - Serial array unit $m$ is in the reset status. |
| 1 | Enables input clock supply. <br> • SFR used by serial array unit $m$ can be read/written. |

Cautions 1. When setting serial array unit $m$, be sure to set the $\operatorname{SAUmEN}$ bit to 1 first. If $S A U m E N=0$, writing to a control register of serial array unit $\mathbf{m}$ is ignored, and, even if the register is read, only the default value is read (except for Serial communication pin select register (STSEL), port input mode register (PIM0, PIM1, PIM3, PIM5 to PIM7, PIM13), port output mode register (POM), port mode registers (PM0, PM1, PM3, PM5 to PM7, PM13), and port registers (P0, P1, P3, P5 to P7, P13)).
2. After setting the SAUmEN bit to 1 , be sure to set serial clock select register $m$ (SPSm) after 4 or more fclk clocks have elapsed.

Remark m : Unit number ( $\mathrm{m}=0$ to 1 )
(2) Serial clock select register m (SPSm)

The SPSm register is a 16-bit register that is used to select two types of operation clocks (CKm0, CKm1) that are commonly supplied to each channel. CKm1 is selected by bits 7 to 4 of the SPSm register, and CKm0 is selected by bits 3 to 0 .
Rewriting the SPSm register is prohibited when the register is in operation (when SEm.n = 1).
The SPSm register can be set by a 16 -bit memory manipulation instruction.
The lower 8 bits of the SPSm register can be set with an 8-bit memory manipulation instruction with SPSmL. Reset signal generation clears the SPSm register to 0000H.

Figure 12-7. Format of Serial Clock Select Register m (SPSm)

| Address: F0116H, F0117H (SPS0), F0146H, F0147H (SPS1) |  |  |  |  |  |  |  |  |  | After reset: 0000 H |  | R/W |  | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |  |  |  |
| SPSm | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PRSm13 | PRSm12 | PRSm11 | PRSm10 | PRSm03 | PRSm02 | PRSm01 | PRSm00 |


| PRS | PRS | PRS | PRS |  |  | tion of op | on clock (C | p) ${ }^{\text {Note }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mp3 | mp2 | mp1 | mp0 |  | $\begin{aligned} & \text { fcLk }= \\ & 4 \mathrm{MHz} \end{aligned}$ | $\begin{gathered} \mathrm{fcLK}= \\ 8 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} \text { fcLk }= \\ 16 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} \text { fcLk }= \\ 24 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} \text { fcLk }= \\ 32 \mathrm{MHz} \end{gathered}$ |
| 0 | 0 | 0 | 0 | fcLk | 4 MHz | 8 MHz | 16 MHz | 24 MHz | 32 MHz |
| 0 | 0 | 0 | 1 | fcık/2 | 2 MHz | 4 MHz | 8 MHz | 12 MHz | 16 MHz |
| 0 | 0 | 1 | 0 | fcLk $/ 2{ }^{2}$ | 1 MHz | 2 MHz | 4 MHz | 6 MHz | 8 MHz |
| 0 | 0 | 1 | 1 | fclk $/ 2{ }^{3}$ | 500 kHz | 1 MHz | 2 MHz | 3 MHz | 4 MHz |
| 0 | 1 | 0 | 0 | fcık $/ 2^{4}$ | 250 kHz | 500 kHz | 1 MHz | 1.5 MHz | 2 MHz |
| 0 | 1 | 0 | 1 | fcLk $/ 2{ }^{5}$ | 125 kHz | 250 kHz | 500 kHz | 750 kHz | 1 MHz |
| 0 | 1 | 1 | 0 | fcLk/2 ${ }^{6}$ | 62.5 kHz | 125 kHz | 250 kHz | 375 kHz | 500 kHz |
| 0 | 1 | 1 | 1 | fcık $/ 2^{7}$ | 31.3 kHz | 62.5 kHz | 125 kHz | 187.5 kHz | 250 kHz |
| 1 | 0 | 0 | 0 | fcık $/ 2^{8}$ | 15.6 kHz | 31.3 kHz | 62.5 kHz | 93.75 kHz | 125 kHz |
| 1 | 0 | 0 | 1 | fcLk $/ 2{ }^{9}$ | 7.81 kHz | 15.6 kHz | 31.3 kHz | 46.88 kHz | 62.5 kHz |
| 1 | 0 | 1 | 0 | fclk $/ 2{ }^{10}$ | 3.91 kHz | 7.81 kHz | 15.6 kHz | 23.44 kHz | 31.3 kHz |
| 1 | 0 | 1 | 1 | fcık/2 ${ }^{11}$ | 1.95 kHz | 3.91 kHz | 7.81 kHz | 11.72 kHz | 15.6 kHz |
| 1 | 1 | 1 | 1 | INTTM23 |  |  |  |  |  |
| Other than the above |  |  |  | Setting prohibited |  |  |  |  |  |

Note When changing the clock selected for fcLk (by changing the system clock control register (CKC) value), do so after having stopped $(S T m=0003 H)$ the operation of the serial array unit $m(S A U m)$.

Cautions 1. Be sure to clear bits 15 to 8 to " 0 ".
2. After setting bit 3 (SAUOEN) and bit 4 (SAU1EN) of the PERO register to 1 , be sure to set serial clock select register m(SPSm) after 4 or more fcLk clocks have elapsed.

Remarks 1. fcık: CPU/peripheral hardware clock frequency
2. $m$ : Unit number $(m=0,1), p=0,1$
(3) Serial mode register mn (SMRmn)

The SMRmn register is a register that sets an operation mode of channel $n$. It is also used to select an operation clock (fмск), specify whether the serial clock (fscк) may be input or not, set a start trigger, an operation mode (CSI, UART, or $I^{2} C$ ), and an interrupt source.
Rewriting the SMRmn register is prohibited when the register is in operation (when SEm.n $=1$ ). However, the MDmn0 bit can be rewritten during operation.
The SMRmn register can be set by a 16 -bit memory manipulation instruction.
Reset signal generation sets the SMRmn register to 0020H.

Figure 12-8. Format of Serial Mode Register mn (SMRmn) (1/2)

| F0108H, F0109H (SMR00), F010AH, F010BH (SMR01), After reset: 0020 F0138H, F0139H (SMR10), F013AH, F013BH (SMR11) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SMRmn | $\begin{gathered} \text { CKS } \\ \mathrm{mn} \end{gathered}$ | $\begin{gathered} \mathrm{CCS} \\ \mathrm{mn} \end{gathered}$ | 0 | 0 | 0 | 0 | 0 | STS <br> mn <br> Note | 0 | SIS <br> mn0 <br> Note | 1 | 0 | 0 | $\begin{gathered} \mathrm{MD} \\ \mathrm{mn} 2 \end{gathered}$ | $\begin{gathered} \mathrm{MD} \\ \mathrm{mn} 1 \end{gathered}$ | $\begin{aligned} & \mathrm{MD} \\ & \mathrm{mnO} \end{aligned}$ |


| CKSm <br> $n$ | Selection of operation clock ( $f_{M C K}$ ) of channel $n$ |
| :---: | :--- |
| 0 | Operation clock CKm0 set by the SPSm register |
| 1 | Operation clock CKm1 set by the SPSm register |
| Operation clock (fmck) is used by the edge detector. In addition, depending on the setting of the CCSmn bit and the <br> higher 7 bits of the SDRmn register, a transfer clock (fTcLк) is generated. |  |


| $\begin{gathered} \mathrm{CCSm} \\ \mathrm{n} \\ \hline \end{gathered}$ | Selection of transfer clock (ftclk) of channel $n$ |
| :---: | :---: |
| 0 | Divided operation clock fмск specified by the CKSmn bit |
| 1 | Clock input fsck from the SCKp pin (slave transfer in CSI mode) |
| Transfer clock ftcle is used for the shift register, communication controller, output controller, interrupt controller, and error controller. When $\operatorname{CCSmn}=0$, the division ratio of operation clock $\left(f_{м с к}\right)$ is set by the higher 7 bits of the SDRmn register. |  |


| STS <br> $\mathrm{mn}^{\text {Note }}$ |  |
| :---: | :--- |
| 0 | Only software trigger is valid (selected for CSI, UART transmission, and simplified I ${ }^{2} \mathrm{C}$ ). |
| 1 | Valid edge of the RxDq pin (selected for UART reception) |
| Transfer is started when the above source is satisfied after 1 is set to the SSm register. |  |

Note The SMR01 register only.

Caution Be sure to clear bits 13 to $9,7,6,4$, and 3 to " 0 ". Be sure to set bit 5 to " 1 ".

Remark m: Unit number ( $\mathrm{m}=0,1$ ), n : Channel number $(\mathrm{n}=0,1)$

Figure 12-8. Format of Serial Mode Register mn (SMRmn) (2/2)

Address: F0108H, F0109H (SMR00), F010AH, F010BH (SMR01), After reset: 0020H R/W F0138H, F0139H (SMR10), F013AH, F013BH (SMR11)

| Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SMRmn | CKS <br> mn | $\begin{gathered} \mathrm{CCS} \\ \mathrm{mn} \end{gathered}$ | 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { STS } \\ \mathrm{mn} \end{gathered}$ | 0 | SIS <br> mn0 <br> Note1 | 1 | 0 | 0 | $\begin{aligned} & \mathrm{MD} \\ & \mathrm{mn} 2 \end{aligned}$ | MD <br> mn1 | MD $\mathrm{mnO}$ |


| SIS <br> $\mathrm{mn0} 0^{\text {Note1 }}$ | Controls inversion of level of receive data of channel n in UART mode |
| :---: | :--- |
| 0 | Falling edge is detected as the start bit. <br> The input communication data is captured as is. |
| 1 | Rising edge is detected as the start bit. <br> The input communication data is inverted and captured. |


| MD <br> $m n 2$ | MD <br> $m n 1$ | Setting of operation mode of channel $n^{\text {Note }}$ <br> 0 |
| :---: | :---: | :--- |
| 0 | CSI mode |  |
| 1 | 1 | UART mode ${ }^{\text {Note2 }}$ |
| 1 | 1 | Simplified $I^{2} C$ mode |


| MD <br> mnO | Selection of interrupt source of channel n |
| :---: | :--- |
| 0 | Transfer end interrupt |
| 1 | Buffer empty interrupt <br> (Occurs when data is transferred from the SDRmn register to the shift register.) |
| For successive transmission, the next transmit data is written by setting MDmn0 to 1 when SDRmn data has run <br> out. |  |

Notes 1. The SMR01 register only.
2. The SMR00 and SMR01 registers.

Remarks 1. See Table 12-1 Serial Function Assignment of Each Product for details of the modes implemented for each unit and product.
2. $m$ : Unit number $(m=0,1), \mathrm{n}$ : Channel number $(\mathrm{n}=0,1)$
(4) Serial communication operation setting register mn (SCRmn)

The SCRmn register is a communication operation setting register of channel n . It is used to set a data transmission/reception mode, phase of data and clock, whether an error signal is to be masked or not, parity bit, start bit, stop bit, and data length.
Rewriting the SCRmn register is prohibited when the register is in operation (when SEm.n = 1).
The SCRmn register can be set by a 16 -bit memory manipulation instruction.
Reset signal generation sets the SCRmn register to 0087 H .

Figure 12-9. Format of Serial Communication Operation Setting Register mn (SCRmn) (1/3)

Address: F010CH, F010DH (SCR00), F010EH, F010FH (SCR01), After reset: 0087H R/W
F013CH, F013DH (SCR10), F013EH, F013FH (SCR11)

| Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCRmn | $\begin{aligned} & \text { TXE } \\ & \text { mn } \end{aligned}$ | $\begin{gathered} \text { RXE } \\ \mathrm{mn} \end{gathered}$ | $\begin{gathered} \text { DAP } \\ \mathrm{mn} \end{gathered}$ | $\begin{gathered} \text { CKP } \\ \mathrm{mn} \end{gathered}$ | 0 | 0 | PTC <br> mn1 | $\begin{aligned} & \text { PTC } \\ & \text { mn0 } \end{aligned}$ | $\begin{gathered} \text { DIR } \\ \mathrm{mn} \end{gathered}$ | 0 | $\begin{aligned} & \text { SLC } \\ & \text { mn1 } \\ & \text { Note } 1 \end{aligned}$ | $\begin{aligned} & \text { SLC } \\ & \text { mn0 } \end{aligned}$ | $\begin{aligned} & \text { DLS } \\ & \text { mn3 } \end{aligned}$ | $\begin{aligned} & \text { DLS } \\ & \text { mn2 } \end{aligned}$ | DLS <br> mn1 <br> Note 2 | $\begin{aligned} & \text { DLS } \\ & \text { mn0 } \end{aligned}$ |


| TXE <br> mn | RXE <br> mn |  |
| :---: | :---: | :--- |
| 0 | 0 | Disable communication. |
| 0 | 1 | Reception only of operation mode of channel n |
| 1 | 0 | Transmission only |
| 1 | 1 | Transmission/reception |



Notes 1. The SCR00 register only.
2. The SCR00 and SCR01 registers only. For other registers, the bit is fixed to 1 .

Caution Be sure to clear bits 6, 10 and 11 of SCRmn to "0".

Remark $m$ : Unit number $(m=0,1)$, $n$ : Channel number $(n=0,1), p$ CSI number $(p=00,01,10,11)$

Figure 12-9. Format of Serial Communication Operation Setting Register mn (SCRmn) (2/3)

Address: F010CH, F010DH (SCR00), F010EH, F010FH (SCR01), After reset: 0087H R/W F013CH, F013DH (SCR10), F013EH, F013FH (SCR11)

| Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCRmn | $\begin{aligned} & \text { TXE } \\ & \text { mn } \end{aligned}$ | $\begin{gathered} \text { RXE } \\ \mathrm{mn} \end{gathered}$ | $\begin{gathered} \text { DAP } \\ \mathrm{mn} \end{gathered}$ | CKP <br> mn | 0 | 0 | PTC <br> mn1 | PTC <br> mn0 | DIR mn | 0 | SLC <br> mn1 <br> Note 1 | $\begin{aligned} & \mathrm{SLC} \\ & \mathrm{mnO} \end{aligned}$ | DLS <br> mn3 | DLS <br> mn2 | DLS mn1 <br> Note 2 | $\begin{aligned} & \text { DLS } \\ & \text { mn0 } \end{aligned}$ |


| PTC <br> mn1 | PTC | Setting of parity bit in UART mode |  |  |
| :---: | :---: | :--- | :--- | :---: |
|  |  | Transmission | Reception |  |
| 0 | 0 | Does not output the parity bit. | Receives without parity |  |
| 0 | 1 | Outputs 0 parity ${ }^{\text {Note } 3}$ | No parity judgment |  |
| 1 | 0 | Outputs even parity. | Judged as even parity. |  |
| 1 | 1 | Outputs odd parity. | Judges as odd parity. |  |
| Be sure to set PTCmn1, PTCmn0 $=0,0$ in the CSI mode and simplified I ${ }^{2}$ C mode. |  |  |  |  |


| DIR <br> mn | Selection of data transfer sequence in CSI and UART modes |
| :---: | :--- |
| 0 | Inputs/outputs data with MSB first. |
| 1 | Inputs/outputs data with LSB first. |
| Be sure to clear DIRmn $=0$ in the simplified I ${ }^{2} \mathrm{C}$ mode. |  |


| SLC <br> mn1 <br> Note 1 SLC <br> mn0  |
| :--- |
| 0 |

Notes 1. The SCR00 register only.
2. The SCR00 and SCR01 registers only. For other registers, the bit is fixed to 1 .
3. 0 is always added regardless of the data contents.

Caution Be sure to clear bits 6, 10 and 11 to " 0 ".

Remark $m$ : Unit number $(m=0,1)$, $n$ : Channel number $(n=0,1), p$ CSI number $(p=00,01,10)$

Figure 12-9. Format of Serial Communication Operation Setting Register mn (SCRmn) (3/3)

Address: F010CH, F010DH (SCR00), F010EH, F010FH (SCR01), After reset: 0087H R/W F013CH, F013DH (SCR10), F013EH, F013FH (SCR11)

Symbol

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { TXE } \\ \text { mn } \end{gathered}$ | $\begin{gathered} \text { RXE } \\ \mathrm{mn} \end{gathered}$ | $\begin{gathered} \text { DAP } \\ \mathrm{mn} \end{gathered}$ | $\begin{gathered} \text { CKP } \\ \mathrm{mn} \end{gathered}$ | 0 | 0 | PTC <br> mn1 | PTC <br> mn0 | $\begin{aligned} & \text { DIR } \\ & \mathrm{mn} \end{aligned}$ | 0 | SLC <br> mn1 <br> Note 1 | $\begin{aligned} & \mathrm{SLC} \\ & \mathrm{mnO} \end{aligned}$ | $\begin{aligned} & \text { DLS } \\ & \text { mn3 } \end{aligned}$ | $\begin{aligned} & \text { DLS } \\ & \mathrm{mn} 2 \end{aligned}$ | DLS <br> mn1 <br> Note 2 | $\begin{aligned} & \text { DLS } \\ & \text { mnO } \end{aligned}$ |


| DLS <br> mn3 | $\begin{aligned} & \text { DLS } \\ & \text { mn2 } \end{aligned}$ | DLS <br> mn1 <br> Note 2 | $\begin{aligned} & \text { DLS } \\ & \mathrm{mnO} \end{aligned}$ | Setting of data length in CSI mode | Serial-function correspondence |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | CSI | UART | IIC |
| 0 | 1 | 1 | 0 | 7-bit data length (stored in bits 0 to 6 of SDRmn register) | $\sqrt{ }$ | $\sqrt{ }$ | - |
| 0 | 1 | 1 | 1 | 8-bit data length (stored in bits 0 to 7 of SDRmn register) | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| 1 | 0 | 0 | 0 | 9-bit data length (stored in bits 0 to 8 of SDRmn register) | $\sqrt{ }$ | $\sqrt{ }$ | - |
| 1 | 0 | 0 | 1 | 10-bit data length (stored in bits 0 to 9 of SDRmn register) | $\sqrt{ }$ | - | - |
| 1 | 0 | 1 | 0 | 11-bit data length (stored in bits 0 to 10 of SDRmn register) | $\sqrt{ }$ | - | - |
| 1 | 0 | 1 | 1 | 12-bit data length (stored in bits 0 to 11 of SDRmn register) | $\sqrt{ }$ | - | - |
| 1 | 1 | 0 | 0 | 13-bit data length (stored in bits 0 to 12 of SDRmn register) | $\sqrt{ }$ | - | - |
| 1 | 1 | 0 | 1 | 14-bit data length (stored in bits 0 to 13 of SDRmn register) | $\sqrt{ }$ | - | - |
| 1 | 1 | 1 | 0 | 15-bit data length (stored in bits 0 to 14 of SDRmn register) | $\sqrt{ }$ | - | - |
| 1 | 1 | 1 | 1 | 16-bit data length (stored in bits 0 to 15 of SDRmn register) | $\sqrt{ }$ | $\sqrt{ }$ | - |
| Other than the above |  |  |  | Setting prohibited |  |  |  |
| Be sure to set DLSmn3 to DLSmn0 $=0111 \mathrm{~B}$ in the simplified $\mathrm{I}^{2} \mathrm{C}$ mode . |  |  |  |  |  |  |  |

Notes 1. The SCROO register only.
2. The SCR00 and SCR01 registers only. For other registers, the bit is fixed to 1.

Caution Be sure to clear bits $\mathbf{6 , 1 0}$ and 11 of SCRmn to " 0 ".

Remark $m$ : Unit number $(m=0,1), n$ : Channel number $(n=0,1)$
(5) Higher 7 bits of the serial data register mn (SDRmn)

SDRmn is the transmit/receive data register ( 16 bits) of channel n . When operation is stopped (SEm. $\mathrm{n}=0$ ), bits 15 to 9 are used as the division setting register of the operating clock (fмск). During operation (SEm.n = 1), bits 15 to 9 are used as a transmission/reception buffer register.
If the CCSmn bit of serial mode register mn (SMRmn) is cleared to 0 , the clock set by dividing the operating clock by the higher 7 bits of SDRmn is used as the transfer clock.
See 12.2 Configuration of Serial Array Unit for the functions of SDRmn during operation (SEm.n = 1).
SDRmn can be read or written in 16-bit units.
Reset signal generation clears this register to 0000H.

Figure 12-10. Format of Serial Data Register mn (SDRmn)

Address: FFF10H, FFF11H (SDR00), FFF12H, FFF13H (SDR01), After reset: 0000H R/W
FFF14H, FFF15H (SDR10), FFF16H, FFF17H (SDR11)


| SDRmn[15:9] |  |  |  |  |  |  | Setting of division ratio of operation clock (fMCK) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $f_{M C K}$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | $f_{M C K / 2}$ |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | $f_{M C K} / 3$ |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | $f_{M C K / 4}$ |  |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | $f_{M C K} / 127$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | $f_{M C K} / 128$ |  |

Cautions 1. When operation is stopped (SEm.n = 0), be sure to clear bits 8 to 0 to " 0 ".
2. Setting SDRmn $[15: 9]=(0000000 \mathrm{~B}, 0000001 \mathrm{~B})$ is prohibited when UART is used.
3. Setting SDRmn[15:9] = 0000000B is prohibited when simplified $I^{2} C$ is used. Set SDRmn[15:9] to 0000001B or greater.
4. Do not write eight bits to the lower eight bits if operation is stopped (SEm.n = 0). (If these bits are written to, the higher seven bits are cleared to 0 .)

Remarks 1. For the function of during operation (SEm.n = 1), see 12.2 Configuration of Serial Array Unit.
2. $m$ : Unit number $(m=0,1)$, $n$ : Channel number $(n=0,1)$
(6) Serial flag clear trigger register mn (SIRmn)

The SIRmn register is a trigger register that is used to clear each error flag of channel $n$.
When each bit (PECTmn, OVCTmn) of this register is set to 1 , the corresponding bit (PEFmn, OVFmn) of serial status register mn is cleared to 0 . Because the SIRmn register is a trigger register, it is cleared immediately when the corresponding bit of the SSRmn register is cleared.
The SIRmn register can be set by a 16-bit memory manipulation instruction.
The lower 8 bits of the SIRmn register can be set with an 8-bit memory manipulation instruction with SIRmnL. Reset signal generation clears the SIRmn register to 0000H.

Figure 12-11. Format of Serial Flag Clear Trigger Register mn (SIRmn)

Address: $\mathrm{F0104H,F0105H} \mathrm{(SIR00)}, \mathrm{F0106H}, \mathrm{F0107H} \mathrm{(SIR01)} ,\mathrm{After} \mathrm{reset:} \mathrm{0000H} \mathrm{R/W} \begin{aligned} & \text { F0134H, F0135H (SIR10), F0136H, F0137H (SIR11) }\end{aligned}$

| Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SIRmn | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \text { FEC } \\ & \text { Tmn } \\ & \text { Note } \end{aligned}$ | $\begin{aligned} & \text { PEC } \\ & \text { Tmn } \end{aligned}$ | $\begin{aligned} & \text { OVC } \\ & \text { Tmn } \end{aligned}$ |


| FEC <br> Tmn | Clear trigger of framing error of channel $n$ |
| :---: | :--- |
| 0 | Not cleared |
| 1 | Clears the FEFmn bit of the SSRmn register to 0. |


| PEC <br> T11 | Clear trigger of parity error of SCL11 |
| :---: | :--- |
| 0 | No trigger operation |
| 1 | Clears PEF11 bit of SSR11 register to 0. |


| OVC |  |
| :---: | :--- |
| Tmn |  |$\quad$ Clear trigger of overrun error flag of channel $n$

Cautions 1. Be sure to clear bits $\mathbf{1 5}$ to $\mathbf{2}$ of SIRmn to "0".
2. Only the error flag set to the SSRn register is cleared by using the SIRmn register. When a clear operation is performed for an error flag that is not set and when a new error is detected between reading the error flag and the clear operation, the error flag may be erased.

Remarks 1. When the SIRmn register is read, 0000 H is always read.
2. When writing " 1 " to a clear trigger and setting (1) the corresponding error flag occur simultaneously, setting the error flag takes precedence.
3. $m$ : Unit number $(m=0,1), n$ : Channel number $(n=0,1)$

## (7) Serial status register mn (SSRmn)

The SSRmn register is a register that indicates the communication status and error occurrence status of channel $n$. The errors indicated by this register are a framing error, parity error, and overrun error.
The SSRmn register can be read by a 16-bit memory manipulation instruction.
The lower 8 bits of the SSRmn register can be set with an 8-bit memory manipulation instruction with SSRmnL. Reset signal generation clears the SSRmn register to 0000 H .

Figure 12-12. Format of Serial Status Register mn (SSRmn) (1/2)

```
Address: F0100H, F0101H (SSR00), F0102H, F0103H (SSR01), After reset: 0000H R
``` F0130H, F0131H (SSR10), F0132H, F0133H (SSR11)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Symbol & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SSRmn & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \[
\begin{gathered}
\text { TSF } \\
\mathrm{mn}
\end{gathered}
\] & \[
\begin{gathered}
\text { BFF } \\
\mathrm{mn}
\end{gathered}
\] & 0 & 0 & \begin{tabular}{l}
FEF mn \\
Note
\end{tabular} & \[
\begin{gathered}
\text { PEF } \\
\mathrm{mn}
\end{gathered}
\] & \[
\begin{gathered}
\text { OVF } \\
\mathrm{mn}
\end{gathered}
\] \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline \begin{tabular}{c} 
TSF \\
\(m n\)
\end{tabular} & \multicolumn{1}{|c|}{ Communication status indication flag of channel n} \\
\hline 0 & Communication is stopped or suspended. \\
\hline 1 & Communication is in progress. \\
\hline <Clear conditions> \\
- The STm.n bit of the STm register is set to 1 (communication is stopped) or the SSm.n bit of the SSm register is \\
set to 1 (communication is suspended). \\
- Communication ends. \\
<Set condition> \\
- Communication starts.
\end{tabular}
\begin{tabular}{|c|l|}
\hline \begin{tabular}{c} 
BFF \\
\(m n\)
\end{tabular} & \multicolumn{1}{|c|}{ Buffer register status indication flag of channel n} \\
\hline 0 & Valid data is not stored in the SDRmn register. \\
\hline 1 & Valid data is stored in the SDRmn register. \\
\hline <Clear conditions> \\
- Transferring transmit data from the SDRmn register to the shift register ends during transmission. \\
- Reading receive data from the SDRmn register ends during reception. \\
- The STm.n bit of the STm register is set to 1 (communication is stopped) or the SSm.n bit of the SSm register is \\
set to 1 (communication is enabled). \\
<Set conditions> \\
- Transmit data is written to the SDRmn register while the TXEmn bit of the SCRmn register is set to 1 \\
(transmission or transmission and reception mode in each communication mode). \\
- Receive data is stored in the SDRmn register while the RXEmn bit of the SCRmn register is set to 1 (reception or \\
transmission and reception mode in each communication mode). \\
- A reception error occurs.
\end{tabular}

Note The SSR01 register only.

Caution If data is written to the SDRmn register when BFFmn \(=1\), the transmit/receive data stored in the register is discarded and an overrun error \((\) OVEmn \(=1\) ) is detected.

Remark m: Unit number ( \(\mathrm{m}=0,1\) ), n : Channel number \((\mathrm{n}=0,1\) )
Figure 12-12. Format of Serial Status Register mn (SSRmn) (2/2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{17}{|l|}{Address: \(\mathrm{F0100H}, \mathrm{F0101H}\) (SSR00), F0102H, F0103H (SSR01), After reset: 0000H R F0130H, F0131H (SSR10), F0132H, F0133H (SSR11)} \\
\hline Symbol & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SSRmn & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \[
\begin{aligned}
& \text { TSF } \\
& \mathrm{mn}
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{BFF} \\
\mathrm{mn}
\end{gathered}
\] & 0 & 0 & \begin{tabular}{l}
FEF \\
mn \\
Note
\end{tabular} & \[
\begin{gathered}
\text { PEF } \\
\mathrm{mn}
\end{gathered}
\] & \[
\begin{gathered}
\text { OVF } \\
\mathrm{mn}
\end{gathered}
\] \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline \begin{tabular}{c} 
FEFm \\
\(n^{\text {Note }}\)
\end{tabular} & Framing error detection flag of channel \(n\) \\
\hline 0 & No error occurs. \\
\hline 1 & An error occurs (during UART reception). \\
\hline <Clear condition> \\
• 1 is written to the FECTmn bit of the SIRmn register. \\
<Set condition> \\
\(\bullet\) A stop bit is not detected when UART reception ends. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline \begin{tabular}{c} 
PEF \\
mn
\end{tabular} & \multicolumn{1}{|c|}{ Parity error detection flag of channel 11} \\
\hline 0 & No error occurs. \\
\hline 1 & An error occurs (during UART reception) or ACK is not detected (during I \(\mathrm{I}^{2} \mathrm{C}\) transmission). \\
\hline <Clear condition> \\
• 1 is written to the PECTmn bit of the SIRmn register. \\
<Set condition> \\
• No ACK signal is returned from the slave channel at the ACK reception timing during I \({ }^{2} \mathrm{C}\) transmission (ACK is \\
not detected).
\end{tabular}
\begin{tabular}{|c|l|}
\hline \begin{tabular}{c} 
OVF \\
mn
\end{tabular} & \multicolumn{1}{|c|}{ Overrun error detection flag of channel n} \\
\hline 0 & No error occurs. \\
\hline 1 & An error occurs \\
\hline <Clear condition> \\
- 1 is written to the OVCTmn bit of the SIRmn register. \\
<Set condition> \\
- Even though receive data is stored in the SDRmn register, that data is not read and transmit data or the next \\
receive data is written while the RXEmn bit of the SCRmn register is set to 1 (reception or transmission and \\
reception mode in each communication mode). \\
- Transmit data is not ready for slave transmission or transmission and reception in CSI mode. \\
\hline
\end{tabular}

Note The SSR01 register only.

Remark m: Unit number \((m=0,1)\), \(n\) : Channel number \((n=0,1)\), PEF bit is SSR11 only
(8) Serial channel start register m (SSm)

The SSm register is a trigger register that is used to enable starting communication/count by each channel.
When 1 is written a bit of this register (SSmn), the corresponding bit (SEm.n) of serial channel enable status register m (SEm) is set to 1 (Operation is enabled). Because the SSm.n bit is a trigger bit, it is cleared immediately when SEm.n = 1 .
The SSm register can be set by a 16 -bit memory manipulation instruction.
The lower 8 bits of the SSm register can be set with an 1-bit or 8-bit memory manipulation instruction with SSmL. Reset signal generation clears the SSm register to 0000H.

Figure 12-13. Format of Serial Channel Start Register m (SSm)
Address: F0112H, F0113H (SS0), F0142H, F0143H (SS1), After reset: 0000H R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Symbol & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline sSm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & SSm & sSm \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline SSmn & \multicolumn{1}{|c|}{ Operation start trigger of channel n} \\
\hline 0 & No trigger operation \\
\hline 1 & Sets the SEm.n bit to 1 and enters the communication wait status \({ }^{\text {Note }}\). \\
\hline
\end{tabular}

Note If the SSmn bit is set to 1 during communication, the communication stops and the communication wait state is entered. At this time, the values of the control registers and shift register and the status of the SCKmn and SOmn pins and the PEFmn, and OVFmn flags are held.

Caution Be sure to clear bits \(\mathbf{1 5}\) to 2 of SSm to "0".

Remarks 1. When the SSm register is read, 0000 H is always read.
2. \(m\) : Unit number \((m=0,1)\), \(n\) : Channel number \((n=0,1)\)

\section*{(9) Serial channel stop register m (STm)}

The STm register is a trigger register that is used to enable stopping communication/count by each channel.
When 1 is written a bit of this register (STm.n), the corresponding bit (SEm.n) of serial channel enable status register m (SEm) is cleared to 0 (operation is stopped). Because the STm.n bit is a trigger bit, it is cleared immediately when SEm. \(n=0\).
The STm register can set written by a 16-bit memory manipulation instruction.
The lower 8 bits of the STm register can be set with a 1-bit or 8-bit memory manipulation instruction with STmL. Reset signal generation clears the STm register to 0000 H .

Figure 12-14. Format of Serial Channel Stop Register m (STm)


Note Communication stops while holding the value of the control register and shift register, and the status of the serial clock I/O pin, serial data output pin, and each error flag (PEFmn: parity error flag, OVFmn: overrun error flag).

\section*{Caution Be sure to clear bits 15 to 2 of STm to " 0 ".}

Remarks 1. When the STm register is read, 0000 H is always read.
2. \(m\) : Unit number \((m=0,1)\), \(n\) : Channel number \((n=0,1)\)

\section*{(10) Serial channel enable status register m (SEm)}

The SEm register indicates whether data transmission/reception operation of each channel is enabled or stopped. When 1 is written a bit of serial channel start register \(\mathrm{m}(\mathrm{SSm})\), the corresponding bit of this register is set to 1 . When 1 is written a bit of serial channel stop register \(m\) (STm), the corresponding bit is cleared to 0 .
Channel \(n\) that is enabled to operate cannot rewrite by software the value of the CKOmn bit (serial clock output of channel \(n\) ) of serial output register \(m(S O m)\) to be described below, and a value reflected by a communication operation is output from the serial clock pin.
Channel \(n\) that stops operation can set the value of the CKOmn bit of the SOm register by software and output its value from the serial clock pin. In this way, any waveform, such as that of a start condition/stop condition, can be created by software.
The SEm register can be read by a 16-bit memory manipulation instruction.
The lower 8 bits of the SEm register can be set with a 1-bit or 8-bit memory manipulation instruction with SEmL. Reset signal generation clears the SEm register to 0000H.

Figure 12-15. Format of Serial Channel Enable Status Register m (SEm)
Address: F0110H, F0111H (SE0), F0140H, F0141H (SE1) After reset: 0000H R
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Symbol & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SEm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & SEm & \[
\begin{gathered}
\text { SEm } \\
0
\end{gathered}
\] \\
\hline
\end{tabular}
\begin{tabular}{|c|ll|}
\hline SEmn & \multicolumn{1}{|c|}{ Indication of operation enable/stop status of channel n} \\
\hline 0 & Operation stops & \\
\hline 1 & Operation is enabled. & \\
\hline
\end{tabular}

Remark m: Unit number ( \(\mathrm{m}=0,1\) ), n : Channel number \((\mathrm{n}=0,1)\)

\section*{(11) Serial output enable register \(m\) (SOEm)}

The SOEm register is a register that is used to enable or stop output of the serial communication operation of each channel.
Channel \(n\) that enables serial output cannot rewrite by software the value of the SOm.n bit of serial output register \(\mathrm{m}(\mathrm{SOm})\) to be described below, and a value reflected by a communication operation is output from the serial data output pin.
For channel \(n\), whose serial output is stopped, the SOm.n bit value of the SOm register can be set by software, and that value can be output from the serial data output pin. In this way, any waveform of the start condition and stop condition can be created by software.

The SOEm register can be set by a 16-bit memory manipulation instruction.
The lower 8 bits of the SOEm register can be set with a 1-bit or 8-bit memory manipulation instruction with SOEmL.
Reset signal generation clears the SOEm register to 0000 H .

Figure 12-16. Format of Serial Output Enable Register m (SOEm)


\section*{Caution Be sure to clear bits \(\mathbf{1 5}\) to 2 of SOEm.}

Remark m: Unit number \((\mathrm{m}=0,1)\), n : Channel number \((\mathrm{n}=0,1)\)

\section*{(12) Serial output register m (SOm)}

The SOm register is a buffer register for serial output of each channel.
The value of the SOm.n bit of this register is output from the serial data output pin of channel \(n\).
The value of the CKOmn bit of this register is output from the serial clock output pin of channel \(n\).
The SOm.n bit of this register can be rewritten by software only when serial output is disabled (SOEm.n = 0). When serial output is enabled (SOEm.n = 1), rewriting by software is ignored, and the value of the register can be changed only by a serial communication operation.
The CKOmn bit of this register can be rewritten by software only when the channel operation is stopped (SEm.n = 0 ). While channel operation is enabled (SEm.n = 1), rewriting by software is ignored, and the value of the CKOmn bit can be changed only by a serial communication operation.
To use the serial interface pin as a port function pin, set the corresponding CKOmn and SOm.n bits to " 1 ".
The SOm register can be set by a 16 -bit memory manipulation instruction.
Reset signal generation clears the SOm register to 0FOFH.

Figure 12-17. Format of Serial Output Register m (SOm)

Address: F0118H, F0119H (SO0), F0148H, F0149H (SO1), After reset: 0303H R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Symbol & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline som & 0 & 0 & 0 & 0 & 0 & 0 & \[
\begin{gathered}
\text { CKO } \\
\text { m1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CKO } \\
\text { mo }
\end{gathered}
\] & 0 & 0 & 0 & 0 & 0 & 0 & \[
\begin{aligned}
& \text { so } \\
& \text { m1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { so } \\
& \text { m0 }
\end{aligned}
\] \\
\hline
\end{tabular}
\begin{tabular}{|c|ll|}
\hline \begin{tabular}{c} 
CKO \\
mn
\end{tabular} & & Serial clock output of channel n \\
\hline 0 & Serial clock output value is "0". & \\
\hline 1 & Serial clock output value is " 1 ". & \\
\hline
\end{tabular}
\begin{tabular}{|c|ll|}
\hline \begin{tabular}{c} 
SO \\
m.n
\end{tabular} & & Serial data output of channel \(n\) \\
\hline 0 & Serial data output value is "0". & \\
\hline 1 & Serial data output value is " 1 ". & \\
\hline
\end{tabular}

Caution Be sure to set bits 15 to 10,7 to 2 of SOm to " 0 ".

Remark \(m\) : Unit number \((m=0,1), n\) : Channel number \((\mathrm{n}=0,1)\)

\section*{(13) Serial output level register m (SOLm)}

The SOLm register is a register that is used to set inversion of the data output level of each channel.
This register can be set only in the UART mode. Be sure to set 0000 H in the CSI mode and simplifies \(\mathrm{I}^{2} \mathrm{C}\) mode. Inverting channel \(n\) by using this register is reflected on pin output only when serial output is enabled (SOEm.n = 1). When serial output is disabled (SOEm. \(n=0\) ), the value of the SOm.n bit is output as is.

Rewriting the SOLm register is prohibited when the register is in operation (when SEm.n = 1 ).
The SOLm register can be set by a 16-bit memory manipulation instruction.
The lower 8 bits of the SOLm register can be set with an 8-bit memory manipulation instruction with SOLmL. Reset signal generation clears the SOLm register to 0000 H .

Figure 12-18. Format of Serial Output Level Register m (SOLm)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{17}{|l|}{Address: F0120H, F0121H (SOLO), F0150H, F0151H (SOL1), After reset: 0000H R/W} \\
\hline Symbol & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SOLm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \[
\begin{gathered}
\text { SOL } \\
\text { m. } 0
\end{gathered}
\] \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline \begin{tabular}{c} 
SOL \\
mn
\end{tabular} & \multicolumn{1}{|c|}{ Selects inversion of the level of the transmit data of channel n in UART mode } \\
\hline 0 & Communication data is output as is. \\
\hline 1 & Communication data is inverted and output. \\
\hline
\end{tabular}

Caution Be sure to clear bits 15 to 1 to " 0 ".

Remark m: Unit number \((\mathrm{m}=0,1)\)

\section*{(14) Serial communication pin select register 0, 1 (STSEL0, STSEL1)}

These registers are used for alternate switch of serial input/output pins. STSELO and STSEL1 can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 12-19. Serial communication pin select register 0 (STSELO)

Address: FFF3CH After reset: \(00 \mathrm{H} \quad\) R/W (Note: Bits 5 and 7 are read only bit)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline STSELO & 0 & SCSI100 & 0 & SCSI010 & SCSI001 & SCSIOOO & SUARTF1 & SUARTFO \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline \multirow{2}{*}{ SUARTFO } & \multicolumn{3}{|c|}{ Communication pin selection of UARTFO } \\
\cline { 2 - 3 } & LTxD0 & LR×D0 \\
\hline 0 & P71 & P70 \\
\hline 1 & P15 & P14 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline \multirow{2}{*}{ SUARTF1 } & \multicolumn{2}{|c|}{ Communication pin selection of UARTF1 } \\
\cline { 2 - 3 } & LTxD1 & LRxD1 \\
\hline 0 & P10 & P11 \\
\hline 1 & P131 & P132 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{ STSCSIOO } & SCSIO00 & \multicolumn{3}{|c|}{ CSIOO/UART0 communication pin selection } \\
\cline { 3 - 5 } & & SCK00 & SI00 & SO00 \\
\hline 0 & 0 & P10 & P11 & P12 \\
\hline 0 & 1 & P04 & P03 & P02 \\
\hline 1 & 0 & P34 & P33 & P32 \\
\hline \multicolumn{2}{|c|}{ Other tan above } & \multicolumn{3}{|c|}{ Setting prohibited (same as "00" setting) } \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \multirow{2}{*}{ SCSIO10 } & \multicolumn{3}{|c|}{ CSIO1 communication pin selection } \\
\cline { 2 - 4 } & SCK01 & SI01 & SO01 \\
\hline 0 & P74 & P75 & P13 \\
\hline 1 & P56 & P55 & P54 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \multirow{2}{*}{ SCSI100 } & \multicolumn{3}{|c|}{ CSI10 communication pin selection } \\
\cline { 2 - 4 } & SCK10 & SI10 & SO10 \\
\hline 0 & P133 & P132 & P131 \\
\hline 1 & P51 & P52 & P53 \\
\hline
\end{tabular}

Figure 12-20. Serial communication pin select register 1 (STSEL1)

Address: FFF3D After reset: 00 H R/W (Note: Bits 4, 5 are read only bit)
\begin{tabular}{ccc|c|c|c|c|c|c|c|} 
Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 1 \\
\cline { 2 - 10 } STSEL1 & SIIC1 & SIIC0 & 0 & 0 & SCAN1 & SCAN0 & TMCAN1 & TMCAN0 \\
\cline { 2 - 9 } &
\end{tabular}
\begin{tabular}{|c|c|l|l|}
\hline \multirow{2}{*}{ SIIC1 } & \multirow{2}{*}{ SIIC0 } & \multicolumn{2}{|c|}{ Communication pin selection of IIC11 } \\
\cline { 3 - 4 } & & \multicolumn{2}{|c|}{ SCL11 } \\
\hline 0 & 0 & P60 & SDA11 \\
\hline 0 & 1 & P30 & P31 \\
\hline 1 & 0 & P136 & P50 \\
\hline \multicolumn{5}{|l|}{} \\
\hline
\end{tabular}
(15) Port input mode registers 0, 1, 3, 5 to 7, and 13 (PIM0, PIM1, PIM3, PIM5 to PIM7, PIM13)

These registers set the input buffer of ports \(0,1,3,5\) to 7 , and 13 in 1-bit units.
The PIM0, PIM1, PIM3, PIM5 to PIM7, and PIM13 registers can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears the PIM0, PIM1, PIM3, PIM5 to PIM7, and PIM13 registers to 00H.

Figure 12-21. Format of Port Input Mode Registers 0, 1, 3, 5 to 7, and 13 (PIM0, PIM1, PIM3, PIM5 to PIM7, PIM13)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: & & se & & B & & & & \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline PIMO & 0 & 0 & 0 & 0 & 0 & 0 & PIM0.1 & 0 \\
\hline
\end{tabular}

Address: F0041H After reset: 00H R/W (Note: Bits 2 to 6 are read only bit)
\begin{tabular}{cc|c|c|c|c|c|c|c|} 
Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } & 7 & PIM1.7 & 0 & 0 & 0 & 0 & 0 & PIM1.1 \\
\cline { 2 - 8 } & PIM1.0 \\
\hline
\end{tabular}

Address: F0043H After reset: \(00 \mathrm{H} \quad\) R/W (Note: Bits 0,2 to 7 are read only bit)
\begin{tabular}{cc|c|c|c|c|c|c|c|} 
Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } & 7 & 0 & 0 & 0 & 0 & 0 & PIM3.1 & 0 \\
\hline
\end{tabular}

Address: F0045H After reset: 00H R/W (Note: Bits 3, 4 are read only bit)
\begin{tabular}{cc|c|c|c|c|c|c|c|} 
Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } & 7 & PIM5.7 & PIM5.6 & PIM5.5 & 0 & 0 & PIM5.2 & PIM5.1 \\
\cline { 2 - 7 } & PIM5.0 \\
\hline
\end{tabular}

Address: F0046H After reset: 00H R/W (Note: Bits 0, 2, 4 to 7 are read only bit)
\begin{tabular}{cc|c|c|c|c|c|c|c|} 
Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 10 } & 7 & 0 & 0 & 0 & PIM6.3 & 0 & PIM6.1 & 0 \\
\hline
\end{tabular}

Address: F0047H After reset: 00H R/W (Note: Bits 1 to 7 are read only bit)
\begin{tabular}{ccc|c|c|c|c|c|c|c|} 
Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } & 7 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & PIM7.0 \\
\hline
\end{tabular}

Address: F004DH After reset: 00H R/W (Note: Bits 0 to 4, 6, 7 are read only bit)
\begin{tabular}{cc|c|c|c|c|c|c|c|c|} 
Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 8 } & 7 & 0 & PIM13.5 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|ll|}
\hline PIMmn & & Port input threshold selection \\
\hline 0 & Schmit1 input mode & \\
\hline 1 & Schmit3 input mode & \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Bit name } & PIM5.2 & PIM5.1 & PIM5.0 & PIM3.1 & PIM1.7 & PIM1.1 & PIM1.0 & PIM0.1 \\
\hline \begin{tabular}{l} 
Port input \\
function
\end{tabular} & P52/SI10 & P51/SCK10 & P50/SDA11 & P31/SDA11 & P17 & \begin{tabular}{c} 
P11/LRxD1/ \\
SI00
\end{tabular} & P10/SCK00 & \begin{tabular}{c} 
P01/ \\
CRxD0
\end{tabular} \\
\hline Bit name & & PIM135 & PIM70 & PIM63 & PIM61 & PIM57 & PIM56 & PIM55 \\
\hline \begin{tabular}{l} 
Port input \\
function
\end{tabular} & & \begin{tabular}{c} 
P135/ \\
CRxD1
\end{tabular} & \begin{tabular}{c} 
P70/ \\
CRxD0/ \\
LRxD0
\end{tabular} & \begin{tabular}{c} 
P63/ \\
CRxD1
\end{tabular} & P61/SDA11 & P57 & P56/SCK01 & P55/SI01 \\
\hline
\end{tabular}

Remark For details of the Port Input mode registers (PIM), see 4.3 (4) Port Input mode registers.

\section*{(16) Port output mode register (POM)}

These registers set the output mode of P30, P31, P50, P60, P61, P136 in 1-bit units.
Port output mode is set by 1-bit unit. N-ch open drain output (VDD tolerance) mode can be selected during serial communication with an external device of the different potential, and for the SDA11 and SCL11 pins during simplified \(I^{2} C\) communication with an external device of the same potential.
This register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 12-22. Format of Port Output Mode Register (POM)

Address: F006FH After reset: 00 H R/W (Note: Bits 6, 7 are read only bit)
\begin{tabular}{cc|c|c|c|c|c|c|c|}
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } & POM & 0 & 0 & POM5 & POM4 & POM3 & POM2 & POM1 \\
\cline { 2 - 8 } & & POM0 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline POMnx & \multicolumn{1}{|c|}{ Port input threshold selection } \\
\hline 0 & Normal output (CMOS) mode \\
\hline 1 & Nch-OD output (VDD tolerance) mode \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Bit name & POM5 & POM4 & POM3 & POM2 & POM1 & POM0 \\
\hline \multirow{3}{*}{ Port output function } & P50/ & P136/ & P31/ & P30/ & P61/ & P60/ \\
& TO02/ & TO00/ & TO21/ & TO20/ & TO21/ & TO20/ \\
& SDA11 & SCL11 & SDA11 & SCL11 & SDA11 & SCL11 \\
\hline
\end{tabular}

If use the alternate function of IIC, port output need to be set as Nch open-drain (Nch-OD) output. At that time, output signal can also enter into port input (ENI=ON) and on -chip pull-up resistors should not be active (disabled by circuit).

Remark For details of the Port output mode register (POM), see 4.3 (5) Port output mode register.
(17) Port mode registers 0, 1, 3, 5 to 7, 13 (PM0, PM1, PM3, PM5 to PM7, PM13)

These registers set input/output of ports \(0,1,3,5\) to 7,13 in 1-bit units.
When using the ports (such as P02/ SO00/TxD0/TIO2/TO02/ TI12/TO12) to be shared with the serial data output pin for serial data output, set the port mode register ( PMxx ) bit corresponding to each port to 0 . And set the port register (Pxx) bit corresponding to each port to 1.

Example: When using P02/SO00/TxD0/TIO2/TO02/TI12/TO12 for serial data output or serial clock output
Set the PM0.2 bit of the port mode register 0 to 0 .
Set the P0.2 bit of the port register 0 to 1 .

When using the ports (such as P03/SI00/RxD0/TIO3/TO03/TI13/TO13) to be shared with the serial data input pin for serial data input, set the port mode register (PMxx) bit corresponding to each port to 1 . At this time, the port register (Pxx) bit may be 0 or 1 .

Example: When using P03/SI00/RxD0/TIO3/TO03/TI13/TO13 for serial data input
Set the PM0.3 bit of port mode register 0 to 1.
Set the P0.3 bit of port register 0 to 0 or 1 .

The PM0, PM1, PM3, PM5 to PM7, PM13 registers can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets the PM0, PM1, PM3, PM5 to PM7, PM13 registers to FFH.

Figure 12-23. Format of Port Mode Registers 0, 1, 3, 5 to 7, 13 (PM0, PM1, PM3, PM5 to PM7, PM13)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address & OH & reset: & R/W & & & & & \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline PM0 & PM0.7 & PM0.6 & PM0.5 & PM0.4 & PM0.3 & PM0. 2 & PM0.1 & PM0.0 \\
\hline
\end{tabular}

Address: FFF21H After reset: FFH R/W
\begin{tabular}{cc|c|c|c|c|c|c|c|c|} 
Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } & PM1 & PM1.7 & PM1.6 & PM1.5 & PM1.4 & PM1.3 & PM1.2 & PM1.1 & PM1.0 \\
\cline { 2 - 8 } &
\end{tabular}
\begin{tabular}{l} 
Address: FFF23H \\
After reset: FFH \\
Symbol \\
S \\
S \(/ \mathrm{W}\) \\
PM3 \\
\cline { 2 - 12 }
\end{tabular} PM3.7

Address: FFF25H After reset: FFH R/W


Address: FFF26H After reset: FFH R/W
\begin{tabular}{cc|c|c|c|c|c|c|c|} 
Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } & 7 & PM6 & PM6.7 & PM6.6 & PM6.5 & PM6.4 & PM6.3 & PM6.2 \\
& PM6.1 & PM6.0 \\
\hline
\end{tabular}

Address: FFF27H After reset: FFH R/W
\begin{tabular}{cc|c|c|c|c|c|c|c|} 
Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } & 7 & PM7 & PM7.7 & PM7.6 & PM7.5 & PM7.4 & PM7.3 & PM7.2 \\
& PM7.1 & PM7.0 \\
\hline
\end{tabular}

Address: FFF2DH After reset: FEH R/W
\begin{tabular}{cc|c|c|c|c|c|c|c|} 
Symbol & 7 & \multicolumn{1}{c}{6} & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } & PM13 & 1 & PM13.6 & PM13.5 & PM13.4 & PM13.3 & PM13.2 & PM13.1 \\
\cline { 2 - 9 } & 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline PMmn & \multicolumn{1}{|c|}{ Pmn pin I/O mode selection ( \(\mathrm{m}=0,1,3,5\) to 7,\(13 ; \mathrm{n}=0\) to 7 ) } \\
\hline 0 & Output mode (output buffer ON) \\
\hline 1 & Input mode (output buffer OFF) \\
\hline
\end{tabular}

\subsection*{12.4 Operation stop mode}

Each serial interface of serial array unit has the operation stop mode.
In this mode, serial communication cannot be executed, thus reducing the power consumption.

Caution The shaded pins are provided at two ports. Select either port by using the corresponding register.

\subsection*{12.4.1 Stopping the operation by units}

The stopping of the operation by units is set by using peripheral enable register 0 (PERO).
PERO is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

To stop the operation of serial array unit 0 , set bit 3 (SAUOEN) of PERO to 0 .
To stop the operation of serial array unit 1 , set bit 4 (SAU1EN) of PERO to 0 .

Figure 12-24. Peripheral Enable Registers 0 (PERO) Setting When Stopping the Operation by Units
(a) Peripheral enable register 0 (PERO) ... Set only the bit of SAU0, SAU1 to be stopped to 0 .
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline PERO & \[
\begin{gathered}
\text { RTCEN } \\
\times
\end{gathered}
\] & \begin{tabular}{l}
LINIEN \\
\(\times\)
\end{tabular} & Linoen \(\times\) & \begin{tabular}{l}
SAUIEN \\
0/1
\end{tabular} & \begin{tabular}{l}
SAUOEN \\
0/1
\end{tabular} & TAU2EN \(\times\) & \begin{tabular}{l}
tauien \\
\(\times\)
\end{tabular} & taUoen \(\times\) \\
\hline \multicolumn{9}{|c|}{\begin{tabular}{l}
Control of SAUm input clock \\
0: Stops supply of input clock \\
1: Supplies input clock
\end{tabular}} \\
\hline
\end{tabular}

Caution If SAUmEN \(=0\), writing to a control register of serial array unit \(m\) is ignored, and, even if the register is read, only the default value is read.
Note that this does not apply to the following registers.
- Serial communication pin select register (STSEL)
- Port input mode registers 0, 1, 3, 5 to 7, and 13 (PIM0, PIM1, PIM3, PIM5 to PIM7, PIM13)
- Port output mode register (POM)
- Port mode registers 0, 1, 3, 5 to 7, 13 (PM0, PM1, PM3, PM5 to PM7, PM13)
- Port registers 0, 1, 3, 5 to 7, 13 (P0, P1, P3, P5 to P7, P13)

Remark \(m\) : Unit number ( \(\mathrm{m}=0,1\) )
\(x\) : Bits not used with serial array units (depending on the settings of other peripheral functions)
\(0 / 1\) : Set to 0 or 1 depending on the usage of the user

\subsection*{12.4.2 Stopping the operation by channels}

The stopping of the operation by channels is set using each of the following registers.

Figure 12-25. Each Register Setting When Stopping the Operation by Channels
(a) Serial channel stop register \(m\) (STm) ... This register is a trigger register that is used to enable stopping communication/count by each channel.

* Because the STm.n bit is a trigger bit, it is cleared immediately when SEm. \(n=0\).
(b) Serial Channel Enable Status Register m (SEm) ... This register indicates whether serial transmission/reception operation of each channel is enabled or stopped.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SEm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \[
\begin{gathered}
\text { SEm. } 1 \\
0 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { SEm. } 0 \\
0 / 1
\end{gathered}
\] \\
\hline
\end{tabular}
* The SEm register is a read-only status register, whose operation is stopped by using the STm register. With a channel whose operation is stopped, the value of the CKOmn bit of the SOm register can be set by software.
(c) Serial output enable register \(m\) (SOEm) ... This register is a register that is used to enable or stop output of the serial communication operation of each channel.

* For channel n, whose serial output is stopped, the SOm.n bit value of the SOm register can be set by software.
(d) Serial output register \(\mathrm{m}(\mathrm{SOm})\)...This register is a buffer register for serial output of each channel.


Remarks 1. \(m\) : Unit number \((m=0,1), n\) : Channel number \((n=0,1)\)
2. \(\square\) : Setting disabled (set to the initial value), 0/1: Set to 0 or 1 depending on the usage of the user

\subsection*{12.5 Operation of 3-Wire Serial I/O (CSI00, CSI01, CSI10) Communication}

This is a clocked communication function that uses three lines: serial clock (SCK) and serial data (SI and SO) lines. [Data transmission/reception]
- Data length of 7 to 16 bits (CSIOO, CSIO1, CSI10)
- Phase control of transmit/receive data
- MSB/LSB first selectable
- Level setting of transmit/receive data
[Clock control]
- Master/slave selection
- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate

During master communication: Max. fcLk/4 \({ }^{\text {Note }}\)
[Interrupt function]
- Transfer end interrupt/buffer empty interrupt
[Error detection flag]
- Overrun error

Note Use the clocks within a range satisfying the SCK cycle time (tkcy) characteristics (see CHAPTER 33 ELECTRICAL SPECIFICATIONS (J GRADE) and CHAPTER 34 ELECTRICAL SPECIFICATIONS (L GRADE)).

The channels supporting 3 -wire serial I/O (CSIOO, CSIO1, CSI10) are channels 0 and 1 of SAU0, and channels 0 of SAU1.
\begin{tabular}{|l|l||c|c|}
\hline \multicolumn{1}{|c|}{ Unit } & Channel & Used as CSI & Used as Simplified I \({ }^{2} \mathrm{C}\) \\
\hline \multirow{2}{*}{0} & 0 & CsI00 & - \\
\cline { 2 - 4 } & 1 & CSIO1 & - \\
\hline \multirow{2}{*}{1} & 0 & CSI10 & - \\
\cline { 2 - 4 } & 1 & - & IC11 \\
\hline
\end{tabular}

3-wire serial I/O (CSIO0, CSIO1, CIS10) performs the following six types of communication operations.
- Master transmission
- Master reception
- Master transmission/reception
- Slave transmission
- Slave reception
- Slave transmission/reception
(See 12.5.1.)
(See 12.5.2.)
(See 12.5.3.)
(See 12.5.4.)
(See 12.5.5.)
(See 12.5.6.)

\subsection*{12.5.1 Master transmission}

Master transmission is an operation wherein the RL78/D1A outputs a transfer clock and transmits data to another device.
\begin{tabular}{|c|c|c|c|}
\hline 3-Wire Serial I/O & CSIOO & CSI01 & CSI10 \\
\hline Target channel & Channel 0 of SAU0 & Channel 1 of SAU0 & Channel 0 of SAU1 \\
\hline Pins used & SCK00, SOOO & SCK01, SO01 & SCK10, SO10 \\
\hline Interrupt & INTCSIOO & INTCSIO1 & INTCSI10 \\
\hline & \multicolumn{3}{|l|}{Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.} \\
\hline Error detection flag & \multicolumn{3}{|l|}{None} \\
\hline Transfer data length & \multicolumn{3}{|l|}{7 to 16 bits} \\
\hline Transfer rate & \multicolumn{3}{|l|}{\begin{tabular}{l}
Max. fcık/4 [Hz], \\
Min. fcLk/ \(\left(2 \times 2^{11} \times 128\right)[\mathrm{Hz}]^{\text {Note }}\)
\end{tabular}} \\
\hline Data phase & \multicolumn{3}{|l|}{\begin{tabular}{l}
Selectable by the DAPmn bit of the SCRmn register \\
- DAPmn = 0: Data output starts from the start of the serial clock operation. \\
- DAPmn = 1: Data output starts half a clock before the start of the serial clock operation.
\end{tabular}} \\
\hline Clock phase & \multicolumn{3}{|l|}{\begin{tabular}{l}
Selectable by the CKPmn bit of the SCRmn register \\
- CKPmn = 0: Not reversed (Data output at the falling edge of SCK, data input at the rising edge of SCK) \\
- CKPmn = 1: Reversed (Data output at the rising edge of SCK, data input at the falling edge of SCK)
\end{tabular}} \\
\hline Data direction & \multicolumn{3}{|l|}{MSB or LSB first} \\
\hline
\end{tabular}

Note Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 33 ELECTRICAL SPECIFICATIONS (J GRADE) and CHAPTER 34 ELECTRICAL SPECIFICATIONS (L GRADE)).

Remark \(m\) : Unit number ( \(m=0,1\) ), \(n\) : Channel number \((n=0,1), m n=00,01,10\)
fськ: System clock frequency

\section*{(1) Register setting}

Figure 12-26. Example of Contents of Registers for Master Transmission of 3-Wire Serial I/O (CSI00, CSI01, CSI10) (1/2)
(a) Serial output register m (SOm) ... Sets only the bits of the target channel.

(b) Serial output enable register m (SOEm) ... Sets only the bits of the target channel to 1 .
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SOEm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \[
\begin{gathered}
\text { soEm. } 1 \\
0 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { soEm.c } \\
0 / 1
\end{gathered}
\] \\
\hline
\end{tabular}
(c) Serial channel start register m(SSm) ... Sets only the bits of the target channel to 1.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SSm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & SSm. 1
0/1 & SSm. 0
0/1 \\
\hline
\end{tabular}
(d) Serial mode register mn (SMRmn)


Interrupt source of channel n
0: Transfer end interrupt
1: Buffer empty interrupt
(e) Serial communication operation setting register mn (SCRmn)


\section*{(f) Serial data register mn (SDRmn)}
(i) When operation is stopped (SEm.n = 0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SDRmn & & & & rate s & & & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

RemarkSetting is fixed in the CSI master transmission mode,Setting disabled (set to the initial value) \(0 / 1\) : Set to 0 or 1 depending on the usage of the user
n : Channel number \((\mathrm{n}=0,1)\)

Figure 12-26. Example of Contents of Registers for Master Transmission of 3-Wire Serial I/O (CSI00, CSIO1, CSI10) (2/2)
(ii) During operation (SEm.n = 1) (lower 8 bits: SDRmnL)


RemarkSetting is fixed in the CSI master transmission mode,Setting disabled (set to the initial value)
\(0 / 1\) : Set to 0 or 1 depending on the usage of the user
n : Channel number \((\mathrm{n}=0,1)\)

\section*{(2) Operation procedure}

Figure 12-27. Initial Setting Procedure for Master Transmission


Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1, be sure to set serial clock select register \(\mathbf{m}\) (SPSm) after 4 or more fcLk clocks have elapsed.
Remark \(m\) : Unit number \((m=0,1), n\) : Channel number \((\mathrm{n}=0,1)\)

Figure 12-28. Procedure for Stopping Master Transmission


Remarks 1. Even after communication is stopped, the pin level is retained. To resume the operation, re-set serial output register m (SOm) (see Figure 12-29 Procedure for Resuming Master Transmission).
2. \(m\) : Unit number \((m=0,1), n\) : Channel number \((\mathrm{n}=0,1)\)

Figure 12-29. Procedure for Resuming Master Transmission


Remark m: Unit number \((m=0,1)\), \(n\) : Channel number \((\mathrm{n}=0,1)\)

\section*{(3) Processing flow (in single-transmission mode)}

Figure 12-30. Timing Chart of Master Transmission (in Single-Transmission Mode)
(Type 1: DAPmn \(=0\), CKPmn \(=0\) )


Remark \(m\) : Unit number ( \(m=0,1\) ), \(n\) : Channel number ( \(n=0,1\) ),
\(p\) : CSI number \((p=00,01,10), m n=00,01,10\)

Figure 12-31. Flowchart of Master Transmission (in Single-Transmission Mode)


Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1, be sure to set serial clock select register m(SPSm) after 4 or more fcLk clocks have elapsed.

Remark \(m\) : Unit number \((m=0,1)\), \(n\) : Channel number \((n=0,1)\)

\section*{(4) Processing flow (in continuous transmission mode)}

Figure 12-32. Timing Chart of Master Transmission (in Continuous Transmission Mode)
(Type 1: DAPmn = 0, CKPmn = 0)


Note If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.

Remark \(m\) : Unit number ( \(m=0,1\) ), \(n\) : Channel number \((n=0,1)\),
p: CSI number ( \(\mathrm{p}=00,01,10\) ), \(\mathrm{mn}=00,10,11\)

Figure 12-33. Flowchart of Master Transmission (in Continuous Transmission Mode)


Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1 , be sure to set serial clock select register m (SPSm) after 4 or more fclk clocks have elapsed.

Remarks 1. < \(1>\) to <6> in the figure correspond to <1> to <6> in Figure 12-32 Timing Chart of Master Transmission (in Continuous Transmission Mode).
2. \(m\) : Unit number \((m=0,1)\), \(n\) : Channel number \((n=0,1)\)

\subsection*{12.5.2 Master reception}

Master reception is an operation wherein the RL78/D1A outputs a transfer clock and receives data from other device.
\begin{tabular}{|c|c|c|c|}
\hline 3-Wire Serial I/O & CSIOO & CSI01 & CSI10 \\
\hline Target channel & Channel 0 of SAU0 & Channel 1 of SAU0 & Channel 0 of SAU1 \\
\hline Pins used & SCK00, SIOO & SCK01, SIO1 & SCK10, SI10 \\
\hline Interrupt & INTCSIOO & INTCSIO1 & INTCSI10 \\
\hline & \multicolumn{3}{|l|}{Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.} \\
\hline Error detection flag & \multicolumn{3}{|l|}{Overrun error detection flag (OVFmn) only} \\
\hline Transfer data length & \multicolumn{3}{|l|}{7 to 16 bits} \\
\hline Transfer rate & \multicolumn{3}{|l|}{\begin{tabular}{l}
Max. fclk/4 [Hz], \\
Min. fcLK/( \(\left.2 \times 2^{11} \times 128\right)[\mathrm{Hz}]^{\text {Note }}\)
\end{tabular}} \\
\hline Data phase & \multicolumn{3}{|l|}{\begin{tabular}{l}
Selectable by the DAPmn bit of the SCRmn register \\
- DAPmn = 0: Data input starts from the start of the serial clock operation. \\
- DAPmn = 1: Data input starts half a clock before the start of the serial clock operation.
\end{tabular}} \\
\hline Clock phase & \multicolumn{3}{|l|}{\begin{tabular}{l}
Selectable by the CKPmn bit of the SCRmn register \\
- CKPmn = 0: Not reversed \\
- CKPmn = 1: Reversed
\end{tabular}} \\
\hline Data direction & \multicolumn{3}{|l|}{MSB or LSB first} \\
\hline
\end{tabular}

Note Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 33 ELECTRICAL SPECIFICATIONS (J GRADE) and CHAPTER 34 ELECTRICAL SPECIFICATIONS (L GRADE)).

Remark \(m\) : Unit number ( \(m=0,1\) ), \(n\) : Channel number \((n=0,1), m n=00,01,10\)
fcık: System clock frequency

\section*{(1) Register setting}

Figure 12-34. Example of Contents of Registers for Master Reception of 3-Wire Serial I/O (CSIOO, CSI01, CSI10) (1/2)
(a) Serial output register m (SOm) ... Sets only the bits of the target channel.


Communication starts when these bits are 1 if the data phase is not reversed \((C K P m n=0)\). If the phase is reversed (CKPmn = 1), communication starts when these bits are 0.
(b) Serial output enable register m (SOEm) ...The register that not used in this mode.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SOEm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & SOEm. 1
\(\times\) & \begin{tabular}{c} 
sOEm. 0 \\
\(\times\) \\
\hline
\end{tabular} \\
\hline
\end{tabular}
(c) Serial channel start register m(SSm) ... Sets only the bits of the target channel to 1 .
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline SSm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \[
\begin{gathered}
\text { ssm. } 1 \\
0 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { ssm.0 } \\
0 / 1
\end{gathered}
\] \\
\hline
\end{tabular}
(d) Serial mode register mn (SMRmn)


Interrupt sources of channel \(n\)
0 : Transfer end interrupt
1: Buffer empty interrupt
(e) Serial communication operation setting register mn (SCRmn)


\section*{(f) Serial data register mn (SDRmn)}
(i) When operation is stopped \((S E m \cdot n=0)\)


RemarkSetting is fixed in the CSI master reception mode, \(\square\) : Setting disabled (set to the initial value) \(\times\) : Bit that cannot be used in this mode (set to the initial value when not used in any mode) \(0 / 1\) : Set to 0 or 1 depending on the usage of the user n : Channel number \((\mathrm{n}=0,1)\)

Figure 12-34. Example of Contents of Registers for Master Reception of 3-Wire Serial I/O (CSI00, CSI01, CSI10) (2/2)
(ii) During operation (SEm.n = 1) (lower 8 bits: SDRmnL)


\section*{(2) Operation procedure}

Figure 12-35. Initial Setting Procedure for Master Reception


Release the serial array unit from the reset status and start clock supply. Set the operation clock. Set an operation mode, etc.

Set a communication format.

Set a transfer baud rate (setting the transfer clock by dividing the operation clock ( \(f_{\text {мск }}\) )).

Set the initial output level of the serial clock (CKOmn).

Enable data output and clock output of the target channel by setting a port register and a port mode register.

Set the SSm.n bit of the target channel to 1 and set the SEm.n bit to 1 (to enable operation).

Set dummy data to the SDRmn register to start communication

Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1, be sure to set serial clock select register m (SPSm) after 4 or more fcLk clocks have elapsed.

Figure 12-36. Procedure for Stopping Master Reception


Write 1 to the STm.n bit of the target channel.

Remark Even after communication is stopped, the pin level is retained. To resume the operation, re-set serial output register m (SOm) (see Figure 12-37 Procedure for Resuming Master Reception).

Figure 12-37. Procedure for Resuming Master Reception


Remark \(m\) : Unit number \((m=0,1), n\) : Channel number \((n=0,1)\)

\section*{(3) Processing flow (in single-reception mode)}

Figure 12-38. Timing Chart of Master Reception (in Single-Reception Mode)
(Type 1: DAPmn = 0, CKPmn = 0)


Remark \(m\) : Unit number ( \(m=0,1\) ), \(n\) : Channel number ( \(\mathrm{n}=0,1\) ),
\(p\) : CSI number ( \(p=00,01,10\) ), \(m n=00,01,10\)

Figure 12-39. Flowchart of Master Reception (in Single-Reception Mode)


Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1, be sure to set serial clock select register m (SPSm) after 4 or more fcLk clocks have elapsed.

Remark \(m\) : Unit number \((m=0,1)\), \(n\) : Channel number \((n=0,1)\)

\section*{(4) Processing flow (in continuous reception mode)}

Figure 12-40. Timing Chart of Master Reception (in Continuous Reception Mode) (Type 1: DAPmn =0, CKPmn = 0)


Caution The MDmn0 bit can be rewritten even during operation.
However, rewrite it before receive of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last receive data.

Remarks 1. \(<1>\) to \(<8>\) in the figure correspond to \(<1>\) to \(<8>\) in Figure 12-41 Flowchart of Master Reception (in Continuous Reception Mode).
2. \(m\) : Unit number \((m=0,1), n\) : Channel number \((n=0,1)\),
p: CSI number \((\mathrm{p}=00,01,10), \mathrm{mn}=00,10,11\)

Figure 12-41. Flowchart of Master Reception (in Continuous Reception Mode)


Caution After setting the PER0 register to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

Remarks1. \(<1>\) to \(<8>\) in the figure correspond to \(<1>\) to \(<8>\) in Figure 12-40 Timing Chart of Master Reception (in Continuous Reception Mode).
2. \(m\) : Unit number \((m=0,1)\), \(n\) : Channel number \((n=0,1)\)

\subsection*{12.5.3 Master transmission/reception}

Master transmission/reception is an operation wherein the RL78/D1A outputs a transfer clock and transmits/receives data to/from other device.
\begin{tabular}{|c|c|c|c|}
\hline 3-Wire Serial I/O & CSIOO & CSIO1 & CSI10 \\
\hline Target channel & Channel 0 of SAU0 & Channel 1 of SAU0 & Channel 0 of SAU1 \\
\hline Pins used & SCK00, SIOO, SOOO & SCK01, SI01, SO01 & SCK10, SI10, SO10 \\
\hline \multirow[t]{2}{*}{Interrupt} & INTCSIOO & INTCSIO1 & INTCSI10 \\
\hline & \multicolumn{3}{|l|}{Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.} \\
\hline Error detection flag & \multicolumn{3}{|l|}{Overrun error detection flag (OVFmn) only} \\
\hline Transfer data length & \multicolumn{3}{|l|}{7 to 16 bits} \\
\hline Transfer rate & \multicolumn{3}{|l|}{\begin{tabular}{l}
Max. fcık/4 [Hz], \\
Min. fcLk/ \(\left(2 \times 2^{11} \times 128\right)[\mathrm{Hz}]^{\text {Note }}\)
\end{tabular}} \\
\hline Data phase & \multicolumn{3}{|l|}{\begin{tabular}{l}
Selectable by the DAPmn bit of the SCRmn register \\
- DAPmn = 0: Data I/O starts at the start of the serial clock operation. \\
- DAPmn = 1: Data I/O starts half a clock before the start of the serial clock operation.
\end{tabular}} \\
\hline Clock phase & \multicolumn{3}{|l|}{\begin{tabular}{l}
Selectable by the CKPmn bit of the SCRmn register \\
- CKPmn = 0: Not reversed \\
- CKPmn = 1: Reversed
\end{tabular}} \\
\hline Data direction & \multicolumn{3}{|l|}{MSB or LSB first} \\
\hline
\end{tabular}

Note Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 33 ELECTRICAL SPECIFICATIONS (J GRADE) and CHAPTER 34 ELECTRICAL SPECIFICATIONS (L GRADE)).

Remark \(m\) : Unit number \((m=0,1), n\) : Channel number \((n=0,1), m n=00,01,10\)
fськ: System clock frequency

\section*{(1) Register setting}

Figure 12-42. Example of Contents of Registers for Master Transmission/Reception of 3-Wire Serial I/O (CSI00, CSIO1, CSI10) (1/2)
(a) Serial output register \(\mathrm{m}(\mathrm{SOm})\)... Sets only the bits of the target channel.

(b) Serial output enable register \(m\) (SOEm) ... Sets only the bits of the target channel to 1.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline some & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & SOES1
0/1 & \[
\begin{gathered}
\text { SOESO } \\
0 / 1
\end{gathered}
\] \\
\hline
\end{tabular}
(c) Serial channel start register m(SSm) ... Sets only the bits of the target channel to 1.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SSm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & SSS. 1
0/1 & SSS. 0
\(0 / 1\) \\
\hline
\end{tabular}
(d) Serial mode register mn (SMRmn)


Interrupt sources of channel \(n\)
0 : Transfer end interrupt
1: Buffer empty interrupt
(e) Serial communication operation setting register mn (SCRmn)

(f) Serial data register mn (SDRmn)
(i) When operation is stopped \((\mathbf{S E m} . \mathrm{n}=0)\)


Remark \(\square\) : Setting is fixed in the CSI master transmission/reception mode, \(\square\) : Setting disabled (set to the initial value)
\(0 / 1\) : Set to 0 or 1 depending on the usage of the user
n : Channel number \((\mathrm{n}=0,1\) )

Figure 12-42. Example of Contents of Registers for Master Transmission/Reception of 3-Wire Serial I/O (CSIOO, CSIO1, CSI10) (2/2)
(ii) During operation (SEm.n = 1) (lower 8 bits: SDRmnL)


RemarkSetting is fixed in the CSI master transmission/reception mode,Setting disabled (set to the initial value)
\(0 / 1\) : Set to 0 or 1 depending on the usage of the user
n : Channel number \((\mathrm{n}=0,1)\)

\section*{(2) Operation procedure}

Figure 12-43. Initial Setting Procedure for Master Transmission/Reception


Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1 , be sure to set serial clock select register \(\mathbf{m}\) (SPSm) after 4 or more fcLk clocks have elapsed.

Figure 12-44. Procedure for Stopping Master Transmission/Reception


Write 1 to the STm.n bit of the target channel.

Set the SOEm.n bit to 0 and stop the output of the target channel.

Stop communication in midway.
Check TSF when stopping communication after confirming completion of data transmission.

Remark Even after communication is stopped, the pin level is retained. To resume the operation, re-set serial output register m (SOm) (see Figure 12-45 Procedure for Resuming Master Transmission/ Reception).

Figure 12-45. Procedure for Resuming Master Transmission/Reception

(3) Processing flow (in single-transmission/reception mode)

Figure 12-46. Timing Chart of Master Transmission/Reception (in Single-Transmission/Reception Mode)
(Type 1: DAPmn \(=0\), CKPmn \(=0\) )


Remark \(m\) : Unit number ( \(m=0,1\) ), \(n\) : Channel number \((n=0,1)\),
\(p\) : CSI number ( \(p=00,01,10\) ), \(m n=00,01,10\)

Figure 12-47. Flowchart of Master Transmission/Reception (in Single- Transmission/Reception Mode)


Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1 , be sure to set serial clock select register m (SPSm) after 4 or more fcLk clocks have elapsed.
(4) Processing flow (in continuous transmission/reception mode)

Figure 12-48. Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)
(Type 1: DAPmn = 0, CKPmn = 0)


Notes 1. If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.
2. The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected.

Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.

Remarks 1. <1> to <8> in the figure correspond to \(<1>\) to \(<8>\) in Figure 12-49 Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode).
2. \(m\) : Unit number \((m=0,1), n\) : Channel number \((n=0,1)\),
\(p\) : CSI number ( \(\mathrm{p}=00,01,10\) ) \(, \mathrm{mn}=00,10,11\)

Figure 12-49. Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)


Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1, be sure to set serial clock select register m (SPSm) after 4 or more fcLk clocks have elapsed.

Remark \(<1>\) to \(<8>\) in the figure correspond to \(<1>\) to \(<8>\) in Figure 12-48 Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode).

\subsection*{12.5.4 Slave transmission}

Slave transmission is that the RL78/D1A transmits data to another device in the state of a transfer clock being input from another device.
\begin{tabular}{|c|c|c|c|}
\hline 3-Wire Serial I/O & CSIOO & CSIO1 & CSI10 \\
\hline Target channel & Channel 0 of SAU0 & Channel 1 of SAU0 & Channel 0 of SAU1 \\
\hline Pins used & SCK00, SOOO & SCK01, SO01 & SCK10, SO10 \\
\hline \multirow[t]{2}{*}{Interrupt} & INTCSIOO & INTCSIO1 & INTCSI10 \\
\hline & \multicolumn{3}{|l|}{Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.} \\
\hline Error detection flag & \multicolumn{3}{|l|}{Overrun error detection flag (OVFmn) only} \\
\hline Transfer data length & \multicolumn{3}{|l|}{7 to 16 bits} \\
\hline Transfer rate & \multicolumn{3}{|l|}{Max. fmck/6 Hz\(]^{\text {Notes 1, } 2}\).} \\
\hline Data phase & \multicolumn{3}{|l|}{\begin{tabular}{l}
Selectable by the DAPmn bit of the SCRmn register \\
- DAPmn = 0: Data output starts from the start of the serial clock operation. \\
- DAPmn = 1: Data output starts half a clock before the start of the serial clock operation.
\end{tabular}} \\
\hline Clock phase & \multicolumn{3}{|l|}{\begin{tabular}{l}
Selectable by the CKPmn bit of the SCRmn register \\
- CKPmn = 0: Not reversed \\
- CKPmn = 1: Reversed
\end{tabular}} \\
\hline Data direction & \multicolumn{3}{|l|}{MSB or LSB first} \\
\hline
\end{tabular}

Notes 1. Because the external serial clock input to the SCK00, SCK01, and SCK10 pins is sampled internally and used, the fastest transfer rate is \(f_{м с к} / 6[\mathrm{~Hz}]\). Set the SPSm register so that \(\mathrm{f}_{\mathrm{m} / \kappa} / 6[\mathrm{~Hz}]\) equals \(\mathrm{fsck}^{\prime} / 2\) or more that is set with the SDRm register.
2. Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 33 ELECTRICAL SPECIFICATIONS (J GRADE) and CHAPTER 34 ELECTRICAL SPECIFICATIONS (L GRADE)).

Remarks 1. fмск: Operation clock frequency of target channel \(^{\prime}\)
fsck: Serial clock frequency
2. \(m\) : Unit number \((m=0,1), n\) : Channel number \((n=0,1), m n=00,01,10\)
fcık: System clock frequency

\section*{(1) Register setting}

Figure 12-50. Example of Contents of Registers for Slave Transmission of 3-Wire Serial I/O (CSI00, CSI01, CSI10) (1/2)
(a) Serial output register m (SOm) ... Sets only the bits of the target channel.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SOm & 0 & 0 & 0 & 0 & 0 & 0 & \[
\begin{gathered}
\text { CKOm1 } 1 \\
\times
\end{gathered}
\] & \[
\begin{gathered}
\text { CKOmO } \\
\times
\end{gathered}
\] & 0 & 0 & 0 & 0 & 0 & 0 & SOm. 1
0/1 & \[
\begin{gathered}
\text { som.o } \\
0 / 1
\end{gathered}
\] \\
\hline
\end{tabular}
(b) Serial output enable register \(m\) (SOEm) ... Sets only the bits of the target channel to 1 .
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[t]{2}{*}{SOEm} & & & & & & & & & & & & & & & SOEm. 1 & sOEm. 0 \\
\hline & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0/1 & 0/1 \\
\hline
\end{tabular}
(c) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SSm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & ssm. 1
0/1 & sSm. 0
\(0 / 1\) \\
\hline
\end{tabular}
(d) Serial mode register mn (SMRmn)


Interrupt sources of channel n
0 : Transfer end interrupt
1: Buffer empty interrupt
(e) Serial communication operation setting register mn (SCRmn)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SCRmn & TXEmn & RXEmn
0 & \[
\begin{array}{|c|}
\hline \text { DAPmn } \\
0 / 1
\end{array}
\] & \[
\begin{gathered}
\text { CKPmn } \\
0 / 1
\end{gathered}
\] & 0 & 0 & PTCmn1
0 & PTCmn0
0 & DIRmn
\(0 / 1\) & 0 & SLCmn1 & SLCmno
0 & DLSmn3
\(0 / 1\) & DLSmn2
0/1 & DLSmn1
\(0 / 1\) & DLSmn0
0/1 \\
\hline
\end{tabular}

\section*{(f) Serial data register mn (SDRmn)}
(i) When operation is stopped \((\mathbf{S E m} . \mathrm{n}=0)\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SDRmn} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & & & & rate & & & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

RemarkSetting is fixed in the CSI slave transmission mode,Setting disabled (set to the initial value) \(\times\) : Bit that cannot be used in this mode (set to the initial value when not used in any mode) \(0 / 1\) : Set to 0 or 1 depending on the usage of the user
n : Channel number \((\mathrm{n}=0,1)\)

Figure 12-50. Example of Contents of Registers for Slave Transmission of 3-Wire Serial I/O (CSI00, CSI01, CSI10) (2/2)
(ii) During operation (SEm.n = 1) (lower 8 bits: SDRmnL)


Remark \(\square\) : Setting is fixed in the CSI slave transmission mode,Setting disabled (set to the initial value) \(\times\) : Bit that cannot be used in this mode (set to the initial value when not used in any mode) \(0 / 1\) : Set to 0 or 1 depending on the usage of the user
n : Channel number \((\mathrm{n}=0,1)\)

\section*{(2) Operation procedure}

Figure 12-51. Initial Setting Procedure for Slave Transmission


Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1, be sure to set serial clock select register m (SPSm) after 4 or more fclk clocks have elapsed.

Figure 12-52. Procedure for Stopping Slave Transmission


Remark Even after communication is stopped, the pin level is retained. To resume the operation, re-set the SOm register (see Figure 12-53. Procedure for Resuming Slave Transmission).

Figure 12-53. Procedure for Resuming Slave Transmission

(3) Processing flow (in single-transmission mode)

Figure 12-54. Timing Chart of Slave Transmission (in Single-Transmission Mode)
(Type 1: DAPmn = 0, CKPmn = 0)


Remark \(m\) : Unit number \((m=0,1)\), \(n\) : Channel number \((n=0,1)\),
\(p\) : CSI number ( \(p=00,01,10\) ), \(m n=00,01,10\)

Figure 12-55. Flowchart of Slave Transmission (in Single-Transmission Mode)


Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1 , be sure to set serial clock select register m(SPSm) after 4 or more fcLk clocks have elapsed.

\section*{(4) Processing flow (in continuous transmission mode)}

Figure 12-56. Timing Chart of Slave Transmission (in Continuous Transmission Mode)
(Type 1: DAPmn \(=0\), CKPmn \(=0\) )


Note If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register \(\mathrm{mn}(\mathrm{SDRmn})\) ), the transmit data is overwritten.

Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started.

Remark \(m\) : Unit number ( \(\mathrm{m}=0,1\) ), n : Channel number \((\mathrm{n}=0,1)\),
p : CSI number ( \(\mathrm{p}=00,01,10\) ), \(\mathrm{mn}=00,10,11\)

Figure 12-57. Flowchart of Slave Transmission (in Continuous Transmission Mode)


Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1 , be sure to set serial clock select register m (SPSm) after 4 or more fcLk clocks have elapsed.

Remark <1> to <6> in the figure correspond to \(<1>\) to \(<6>\) in Figure 12-56 Timing Chart of Slave Transmission (in Continuous Transmission Mode).

\subsection*{12.5.5 Slave reception}

Slave reception is that the RL78/D1A receives data from another device in the state of a transfer clock being input from another device.
\begin{tabular}{|c|c|c|c|}
\hline 3-Wire Serial I/O & CSIOO & CSIO1 & CSI10 \\
\hline Target channel & Channel 0 of SAU0 & Channel 1 of SAU0 & Channel 0 of SAU1 \\
\hline Pins used & SCK00, SIOO & SCK01, SIO1 & SCK10, SI10 \\
\hline \multirow[t]{2}{*}{Interrupt} & INTCSIOO & INTCSIO1 & INTCSI10 \\
\hline & \multicolumn{3}{|l|}{Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)} \\
\hline Error detection flag & \multicolumn{3}{|l|}{Overrun error detection flag (OVFmn) only} \\
\hline Transfer data length & \multicolumn{3}{|l|}{7 to 16 bits} \\
\hline Transfer rate & \multicolumn{3}{|l|}{Max. fmck/6 \(\left.{ }_{\text {[ }} \mathrm{Hz}\right]^{\text {Notes 1, } 2}\)} \\
\hline Data phase & \multicolumn{3}{|l|}{\begin{tabular}{l}
Selectable by the DAPmn bit of the SCRmn register \\
- DAPmn = 0: Data input starts from the start of the serial clock operation. \\
- DAPmn = 1: Data input starts half a clock before the start of the serial clock operation.
\end{tabular}} \\
\hline Clock phase & \multicolumn{3}{|l|}{\begin{tabular}{l}
Selectable by the CKPmn bit of the SCRmn register \\
- CKPmn = 0: Not reversed \\
- CKPmn = 1: Reversed
\end{tabular}} \\
\hline Data direction & \multicolumn{3}{|l|}{MSB or LSB first} \\
\hline
\end{tabular}

Notes 1. Because the external serial clock input to the SCK00, SCK01, and SCK10 pins is sampled internally and used, the fastest transfer rate is \(\mathrm{f}_{м с к} / 6[\mathrm{~Hz}]\). Set the SPSm register so that \(\mathrm{f}_{м с к} / 6[\mathrm{~Hz}]\) equals fscк or more that is set with the SDRm register.
2. Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 33 ELECTRICAL SPECIFICATIONS (J GRADE) and CHAPTER 34 ELECTRICAL SPECIFICATIONS (L GRADE)).

Remarks 1. fмск: Operation clock frequency of target channel \(_{\text {che }}\) fсLк: System clock frequency
2. \(m\) : Unit number \((m=0,1)\), \(n\) : Channel number \((n=0,1), m n=00,01,10\)

\section*{(1) Register setting}

Figure 12-58. Example of Contents of Registers for Slave Reception of 3-Wire Serial I/O (CSIO0, CSI01, CSIIO)
(a) Serial output register \(\mathrm{m}(\mathrm{SOm})\)...The register that not used in this mode.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline SOm & 0 & 0 & 0 & 0 & 0 & 0 & \[
\begin{gathered}
\text { CKOm1 } \\
\times
\end{gathered}
\] & \[
\begin{gathered}
\text { CKOm0 } \\
\times
\end{gathered}
\] & 0 & 0 & 0 & 0 & 0 & 0 & SOm. 1
\(\times\) & \[
\begin{gathered}
\text { som. } 0 \\
\times
\end{gathered}
\] \\
\hline
\end{tabular}
(b) Serial output enable register m (SOEm) ...The register that not used in this mode.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SOEm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & SOEm. 1
\(\times\) & SOEm. 0 \\
\hline
\end{tabular}
(c) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1 .
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SSm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & SSm. 1
\(0 / 1\) & SSm. 0
\(0 / 1\) \\
\hline
\end{tabular}
(d) Serial mode register mn (SMRmn)


Interrupt sources of channel \(n\) 0 : Transfer end interrupt
(e) Serial communication operation setting register mn (SCRmn)

(f) Serial data register mn (SDRmn)
(i) When operation is stopped \((\mathbf{S E m} . \mathrm{n}=0)\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SDRmn & & & & \[
\begin{aligned}
& 00000 \\
& \text { rate }
\end{aligned}
\] & & & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

RemarkSetting is fixed in the CSI slave reception mode, \(\square\) : Setting disabled (set to the initial value) \(\times\) : Bit that cannot be used in this mode (set to the initial value when not used in any mode) \(0 / 1\) : Set to 0 or 1 depending on the usage of the user
n : Channel number \((\mathrm{n}=0,1)\)

Figure 12-58. Example of Contents of Registers for Slave Reception of 3-Wire Serial I/O (CSI00, CSI01, CSI10) (2/2)
(ii) During operation (SEm.n = 1) (lower 8 bits: SDRmnL)


RemarkSetting is fixed in the CSI slave reception mode,Setting disabled (set to the initial value) \(x\) : Bit that cannot be used in this mode (set to the initial value when not used in any mode) \(0 / 1\) : Set to 0 or 1 depending on the usage of the user
n : Channel number \((\mathrm{n}=0,1)\)

\section*{(2) Operation procedure}

Figure 12-59. Initial Setting Procedure for Slave Reception


Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1, be sure to set serial clock select register \(\mathbf{m}\) (SPSm) after 4 or more fcLk clocks have elapsed.

Figure 12-60. Procedure for Stopping Slave Reception


Write 1 to the STm.n bit of the target channel.

Stop communication in midway
Check TSF when stopping
communication after confirming completion of data transmission.

Figure 12-61. Procedure for Resuming Slave Reception

(3) Processing flow (in single-reception mode)

Figure 12-62. Timing Chart of Slave Reception (in Single-Reception Mode)
(Type 1: DAPmn \(=0\), CKPmn \(=0\) )


Remark \(m\) : Unit number ( \(m=0,1\) ), \(n\) : Channel number \((n=0,1)\),
p: CSI number ( \(\mathrm{p}=00,01,10\) ), \(\mathrm{mn}=00,01,10\)

Figure 12-63. Flowchart of Slave Reception (in Single-Reception Mode)


Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1, be sure to set serial clock select register m (SPSm) after 4 or more fcLk clocks have elapsed.

\subsection*{12.5.6 Slave transmission/reception}

Slave transmission/reception is that the RL78/D1A transmits/receives data to/from another device in the state of a transfer clock being input from another device.
\begin{tabular}{|c|c|c|c|}
\hline 3-Wire Serial I/O & CSIOO & CSIO1 & CSI10 \\
\hline Target channel & Channel 0 of SAU0 & Channel 1 of SAU0 & Channel 0 of SAU1 \\
\hline Pins used & SCK00, SIOO, SOOO & SCK01, SI01, SO01 & SCK10, SI10, SO10 \\
\hline Interrupt & INTCSIOO & INTCSIO1 & INTCSI10 \\
\hline & \multicolumn{3}{|l|}{Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.} \\
\hline Error detection flag & \multicolumn{3}{|l|}{Overrun error detection flag (OVFmn) only} \\
\hline Transfer data length & \multicolumn{3}{|l|}{7 to 16 bits} \\
\hline Transfer rate & \multicolumn{3}{|l|}{Max. \(\mathrm{fmck}^{\text {/ }} 6[\mathrm{~Hz}]^{\text {Notes 1, } 2}\).} \\
\hline Data phase & \multicolumn{3}{|l|}{\begin{tabular}{l}
Selectable by the DAPmn bit of the SCRmn register \\
- DAPmn = 0: Data I/O starts from the start of the serial clock operation. \\
- DAPmn = 1: Data I/O starts half a clock before the start of the serial clock operation.
\end{tabular}} \\
\hline Clock phase & \multicolumn{3}{|l|}{\begin{tabular}{l}
Selectable by the CKPmn bit of the SCRmn register \\
- CKPmn = 0: Not reversed \\
- CKPmn = 1: Reversed
\end{tabular}} \\
\hline Data direction & \multicolumn{3}{|l|}{MSB or LSB first} \\
\hline
\end{tabular}

Notes 1. Because the external serial clock input to the SCK00, SCK01, and SCK10 pins is sampled internally and used, the fastest transfer rate is \(\mathrm{f}_{\mathrm{m} с к} / 6[\mathrm{~Hz}]\). Set the SPSm register so that \(\mathrm{f}_{\mathrm{m} с к} / 6[\mathrm{~Hz}]\) equals fscк or more that is set with the SDRm register.
2. Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 33 ELECTRICAL SPECIFICATIONS (J GRADE) and CHAPTER 34 ELECTRICAL SPECIFICATIONS (L GRADE)).

Remarks 1. fмск: Operation clock frequency of target channel \(^{\prime}\)
fcık: System clock frequency
2. \(m\) : Unit number \((m=0,1), n\) : Channel number \((n=0,1), m n=00,01,10\)

\section*{(1) Register setting}

Figure 12-64. Example of Contents of Registers for Slave Transmission/Reception of 3-Wire Serial I/O (CSI00, CSIO1, CSI10) (1/2)
(a) Serial output register m (SOm) ... Sets only the bits of the target channel.

(b) Serial output enable register \(m\) (SOEm) ... Sets only the bits of the target channel to 1 .

(c) Serial channel start register m(SSm) ... Sets only the bits of the target channel to 1.

(d) Serial mode register mn (SMRmn)


Interrupt sources of channel \(n\)
0 : Transfer end interrupt
1: Buffer empty interrupt
(e) Serial communication operation setting register mn (SCRmn)

(f) Serial data register mn (SDRmn)
(i) When operation is stopped \((S E m \cdot n=0)\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SDRmn & & & & \[
\begin{aligned}
& \text { 00000 } \\
& \text { rate }
\end{aligned}
\] & & & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

Remark \(\square\) : Setting is fixed in the CSI slave transmission/reception mode, \(\square\) : Setting disabled (set to the initial value)
\(\times\) : Bit that cannot be used in this mode (set to the initial value when not used in any mode)
\(0 / 1\) : Set to 0 or 1 depending on the usage of the user
n : Channel number \((\mathrm{n}=0,1)\)

Figure 12-64. Example of Contents of Registers for Slave Transmission/Reception of 3-Wire Serial I/O (CSI00, CSI01, CSI10) (2/2)
(ii) During operation (SEm.n = 1) (lower 8 bits: SDRmnL)


Caution Be sure to set transmit data to the SDRmnL register before the clock from the master is started.

RemarkSetting is fixed in the CSI slave transmission/reception mode, Setting disabled (set to the initial value)
\(x\) : Bit that cannot be used in this mode (set to the initial value when not used in any mode)
\(0 / 1\) : Set to 0 or 1 depending on the usage of the user
n : Channel number \((\mathrm{n}=0,1)\)

\section*{(2) Operation procedure}

Figure 12-65. Initial Setting Procedure for Slave Transmission/Reception


Cautions 1. After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1, be sure to set serial clock select register \(m\) (SPSm) after 4 or more fcLk clocks have elapsed.
2. Be sure to set transmit data to the SDR register before the clock from the master is started.

Figure 12-66. Procedure for Stopping Slave Transmission/Reception


Remark Even after communication is stopped, the pin level is retained. To resume the operation, re-set serial output register m (SOm) (see Figure 12-67 Procedure for Resuming Slave Transmission/ Reception).

Figure 12-67. Procedure for Resuming Slave Transmission/Reception


Caution Be sure to set transmit data to the SDR register before the clock from the master is started.

\section*{(3) Processing flow (in single-transmission/reception mode)}

Figure 12-68. Timing Chart of Slave Transmission/Reception (in Single-Transmission/Reception Mode)
(Type 1: DAPmn = 0, CKPmn = 0)


Remark \(m\) : Unit number ( \(\mathrm{m}=0,1\) ), n : Channel number \((\mathrm{n}=0,1\) ),
\(p\) : CSI number ( \(p=00,01,10\) ), \(m n=00,01,10\)

Figure 12-69. Flowchart of Slave Transmission/Reception (in Single- Transmission/Reception Mode)


Cautions 1. After setting the SAUmEN bit of peripheral enable register 0 (PER0) to 1, be sure to set serial clock select register m(SPSm) after 4 or more fcLk clocks have elapsed.
2. Be sure to set transmit data to the SDR register before the clock from the master is started.
(4) Processing flow (in continuous transmission/reception mode)

Figure 12-70. Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)
(Type 1: DAPmn \(=0\), CKPmn \(=0\) )


Notes 1. If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.
2. The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected.

Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.

Remarks 1. \(<1>\) to \(<8>\) in the figure correspond to \(<1>\) to \(<8>\) in Figure 12-71 Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).
2. \(m\) : Unit number \((m=0,1), n\) : Channel number \((n=0,1)\),
p: CSI number ( \(\mathrm{p}=00,01,10\) ), \(\mathrm{mn}=00,10,11\)

Figure 12-71. Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)


Cautions 1. After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1 , be sure to set serial clock select register \(\mathbf{m}\) (SPSm) after 4 or more fcLk clocks have elapsed.
2. Be sure to set transmit data to the SDR register before the clock from the master is started.

Remark \(<1>\) to \(<8>\) in the figure correspond to \(<1>\) to \(<8>\) in Figure 12-70 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).

\subsection*{12.5.7 Calculating transfer clock frequency}

The transfer clock frequency for 3-wire serial I/O (CSIO0, CSIO1, CSI10) communication can be calculated by the following expressions.
(1) Master
\((\) Transfer clock frequency) \(=\{\) Operation clock (fмск) frequency of target channel \(\} \div(\) SDRmn \([15: 9]+1) \div 2[\mathrm{~Hz}]\)
(2) Slave
(Transfer clock frequency) \(=\{\text { Frequency of serial clock (SCK) supplied by master }\}^{\text {Note }}\)
[Hz]

Note The permissible maximum transfer clock frequency is \(\mathrm{fmc} \mathrm{\kappa}_{\mathrm{K}} / 6\).

Remark The value of SDRmn[15:9] is the value of bits 15 to 9 of serial data register mn (SDRmn) (0000000B to 1111111B) and therefore is 0 to 127.

The operation clock ( \(\mathrm{f}_{\mathrm{mc}}\) ) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

Table 12-2. Selection of Operation Clock For 3-Wire Serial I/O
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline SMRmn & \multicolumn{8}{|c|}{SPSm Register} & \multicolumn{2}{|r|}{Operation Clock (fMCK) \({ }^{\text {Note }}\)} \\
\hline CKSmn & \[
\begin{aligned}
& \text { PRS } \\
& \text { m13 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { PRS } \\
& \mathrm{m} 12
\end{aligned}
\] & \[
\begin{aligned}
& \text { PRS } \\
& \text { m11 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { PRS } \\
& \text { m10 }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{PRS} \\
& \mathrm{m03}
\end{aligned}
\] & \[
\begin{aligned}
& \text { PRS } \\
& \text { m02 }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{PRS} \\
& \mathrm{m01}
\end{aligned}
\] & \[
\begin{aligned}
& \text { PRS } \\
& \text { m00 }
\end{aligned}
\] & & fc LK \(=32 \mathrm{MHz}\) \\
\hline \multirow[t]{12}{*}{0} & X & X & X & X & 0 & 0 & 0 & 0 & fclk & 32 MHz \\
\hline & X & X & X & X & 0 & 0 & 0 & 1 & fclk/2 & 16 MHz \\
\hline & X & X & X & X & 0 & 0 & 1 & 0 & fcık/2 \({ }^{2}\) & 8 MHz \\
\hline & X & X & X & X & 0 & 0 & 1 & 1 & fcık/2 \({ }^{3}\) & 4 MHz \\
\hline & X & X & X & X & 0 & 1 & 0 & 0 & fcık/2 \({ }^{4}\) & 2 MHz \\
\hline & X & X & X & X & 0 & 1 & 0 & 1 & fcık/2 \({ }^{5}\) & 1 MHz \\
\hline & X & X & X & X & 0 & 1 & 1 & 0 & fcık \(/ 2{ }^{6}\) & 500 kHz \\
\hline & X & X & X & X & 0 & 1 & 1 & 1 & fcık/2 \({ }^{7}\) & 250 kHz \\
\hline & X & X & X & X & 1 & 0 & 0 & 0 & fcık \(/ 2{ }^{8}\) & 125 kHz \\
\hline & X & X & X & X & 1 & 0 & 0 & 1 & fclk \(/ 2{ }^{9}\) & 62.5 kHz \\
\hline & X & X & X & X & 1 & 0 & 1 & 0 & \({\mathrm{fcLk} / 2{ }^{10}}^{10}\) & 31.25 kHz \\
\hline & X & X & X & X & 1 & 0 & 1 & 1 & \(\mathrm{fcLk} / 2^{11}\) & 15.63 kHz \\
\hline \multirow[t]{12}{*}{1} & 0 & 0 & 0 & 0 & X & X & X & X & fcık & 32 MHz \\
\hline & 0 & 0 & 0 & 1 & X & X & X & X & fclk/2 & 16 MHz \\
\hline & 0 & 0 & 1 & 0 & X & X & X & X & fcık/2 \({ }^{2}\) & 8 MHz \\
\hline & 0 & 0 & 1 & 1 & X & X & X & X & fcık \(/ 2{ }^{3}\) & 4 MHz \\
\hline & 0 & 1 & 0 & 0 & X & X & X & X & \(\mathrm{fcLk} / 2^{4}\) & 2 MHz \\
\hline & 0 & 1 & 0 & 1 & X & X & X & X & fcık/2 \({ }^{5}\) & 1 MHz \\
\hline & 0 & 1 & 1 & 0 & X & X & X & X & fcık \(/ 2{ }^{6}\) & 500 kHz \\
\hline & 0 & 1 & 1 & 1 & X & X & X & X & fcık/2 \({ }^{7}\) & 250 kHz \\
\hline & 1 & 0 & 0 & 0 & X & X & X & X & fcık \(/ 2{ }^{8}\) & 125 kHz \\
\hline & 1 & 0 & 0 & 1 & X & X & X & X & fcık \(/ 2{ }^{9}\) & 62.5 kHz \\
\hline & 1 & 0 & 1 & 0 & X & X & X & X & \({\mathrm{fcLk} / 2{ }^{10}}^{10}\) & 31.25 kHz \\
\hline & 1 & 0 & 1 & 1 & X & X & X & X & \(\mathrm{fcLk} / 2^{11}\) & 15.63 kHz \\
\hline \multicolumn{9}{|c|}{Other than the above} & Setting & \\
\hline
\end{tabular}

Note Stop the operation of the serial array unit (SAU) (by setting bits 3 to 0 of STO register and bits 1 and 0 of ST1 and STS register to 1) before changing operation clock (fcLk) selection (by changing the system clock control register (CKC) value).

Remarks 1. X: Don't care
2. \(m\) : Unit number \((m=0,1), n\) : Channel number \((n=0,1), m n=00,10,11\)
12.5.8 Procedure for processing errors that occurred during 3-wire serial I/O (CSIOO, CSIO1, CSI10) communication

The procedure for processing errors that occurred during 3-wire serial I/O (CSIOO, CSIO1, CSI10) communication is described in Figure 12-72.

Figure 12-72. Processing Procedure in Case of Overrun Error
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Software Manipulation } & \multicolumn{1}{c|}{ Hardware Status } & \multicolumn{1}{c|}{ Remark } \\
\hline Reads serial data register mn (SDRmn). & \begin{tabular}{l} 
The BFFmn bit of the SSRmn register is \\
set to 0 and channel n is enabled to \\
receive data.
\end{tabular} & \begin{tabular}{l} 
This is to prevent an overrun error if the \\
next reception is completed during error \\
processing.
\end{tabular} \\
\hline \begin{tabular}{l} 
Reads serial status register mn \\
(SSRmn).
\end{tabular} & \begin{tabular}{l} 
Error type is identified and the read \\
value is used to clear error flag.
\end{tabular} \\
\hline \begin{tabular}{l} 
Writes 1 to serial flag clear trigger \\
register mn (SIRmn).
\end{tabular} & \begin{tabular}{l} 
Error can be cleared only during \\
reading, by writing the value read from \\
the SSRmn register to the SIRmn \\
register without modification.
\end{tabular} \\
\hline
\end{tabular}

Remark \(m\) : Unit number \((m=0,1), n\) : Channel number \((\mathrm{n}=0,1), \mathrm{mn}=00,10,11\)

\section*{<R> \\ 12.6 Operation of UART (UARTO) Communication}

This is a start-stop synchronization function using two lines: serial data transmission (TxD) and serial data reception \((R \times D)\) lines. By using these two communication lines, each data frame, which consist of a start bit, data, parity bit, and stop bit, is transferred asynchronously (using the internal baud rate) between the microcontroller and the other communication party. Full-duplex UART communication can be performed by using a channel dedicated to transmission (even-numbered channel) and a channel dedicated to reception (odd-numbered channel).
[Data transmission/reception]
- Data length of 7, 8, 9 or 16 bits (UART0)
- Select the MSB/LSB first
- Level setting of transmit/receive data and select of reverse
- Parity bit appending and parity check functions
- Stop bit appending
[Interrupt function]
- Transfer end interrupt/buffer empty interrupt
[Error detection flag]
- Framing error, parity error, or overrun error

UARTO uses channels 0 and 1 of SAUO.
- 128-pin products
\begin{tabular}{|l|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Unit } & Channel & Used as CSI & Used as UART & Used as Simplified I²C \\
\hline \multirow{2}{*}{0} & 0 & CSIOO & UARTO & - \\
\cline { 2 - 5 } & 1 & CSIO1 & & - \\
\hline \multirow{2}{*}{1} & 0 & CSI10 & - & - \\
\cline { 2 - 6 } & 1 & - & & IIC11 \\
\hline
\end{tabular}

UART performs the following four types of communication operations.
- UART transmission
(See 12.6.1.)
- UART reception (See 12.6.2.)

\subsection*{12.6.1 UART transmission}

UART transmission is an operation to transmit data from the RL78/D1A to another device asynchronously (start-stop synchronization).

Of two channels used for UART, the even channel is used for UART transmission.
\begin{tabular}{|c|c|}
\hline UART & UARTO \\
\hline Target channel & Channel 0 of SAU0 \\
\hline Pins used & TxD0 \\
\hline \multirow[t]{2}{*}{Interrupt} & INTSTO \\
\hline & Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected. \\
\hline Error detection flag & None \\
\hline Transfer data length & 7, 8, 9 or 16 bits \\
\hline Transfer rate & Max. \(\mathrm{fmck}_{\text {/ }} 6[\mathrm{bps}]\left(\right.\) SDRmn [15:9] \(=3\) or more), Min. fcık/( \(\left.2 \times 2^{11} \times 128\right)[\mathrm{bps}]^{\text {Note }}\) \\
\hline Data phase & Non-reverse output (default: high level) Reverse output (default: low level) \\
\hline Parity bit & \begin{tabular}{l}
The following selectable \\
- No parity bit \\
- Appending 0 parity \\
- Appending even parity \\
- Appending odd parity
\end{tabular} \\
\hline Stop bit & \begin{tabular}{l}
The following selectable \\
- Appending 1 bit \\
- Appending 2 bits
\end{tabular} \\
\hline Data direction & MSB or LSB first \\
\hline
\end{tabular}

Note Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 33 ELECTRICAL SPECIFICATIONS (J GRADE) and CHAPTER 34 ELECTRICAL SPECIFICATIONS (L GRADE)).

Remarks 1. \(\mathrm{f}_{\text {мск: }}\) Operation clock frequency of target channel
fclk: System clock frequency
2. \(m\) : Unit number \((m=0)\), \(n\) : Channel number \((n=0), m n=00\)

\section*{(1) Register setting}

Figure 12-73. Example of Contents of Registers for UART Transmission of UART (UARTO) (1/2)
(a) Serial mode register mn (SMRmn)

(b) Serial communication operation setting register mn (SCRmn)

(c) Serial data register mn (SDRmn) (lower 8 bits: TXDq)

(d) Serial output level register m (SOLm) ... Sets only the bits of the target channel.


Note When UARTO performs 9-bit communication (by setting the DLS001 and DLS000 bits of the SCR00 register to 0 and 1, respectively), bits 0 to 8 of the SDR00 register are used as the transmission data specification area. Only UARTO can be used to perform 9-bit communication.

Remarks 1. \(m\) : Unit number \((m=0)\), \(n\) : Channel number \((n=0)\), \(q\) : UART number \((q=0)\),
\(\mathrm{mn}=00\)
2.
\(\square\) : Setting is fixed in the UART transmission modeSetting disabled (set to the initial value) \(\times\) : Bit that cannot be used in this mode (set to the initial value when not used in any mode) \(0 / 1\) : Set to 0 or 1 depending on the usage of the user

Figure 12-73. Example of Contents of Registers for UART Transmission of UART
(UARTO) (2/2)
(e) Serial output register m (SOm) ... Sets only the bits of the target channel.

(f) Serial output enable register \(m\) (SOEm) ... Sets only the bits of the target channel to 1.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SOEm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & SOEm1
\(\times\) & SoEm0
0/1 \\
\hline
\end{tabular}
(g) Serial channel start register m(SSm) ... Sets only the bits of the target channel to 1.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SSm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & SSm1
\(\times\) & ssm0
\(0 / 1\) \\
\hline
\end{tabular}

Note Before transmission is started, be sure to set to 1 when the SOLmn bit of the target channel is set to 0 , and set to 0 when the SOLmn bit of the target channel is set to 1 . The value varies depending on the communication data during communication operation.

Remarks 1. m : Unit number \((\mathrm{m}=0)\), n : Channel number \((\mathrm{n}=0)\), q : UART number \((\mathrm{q}=0)\)
\(\mathrm{mn}=00\)
2.
\(\square\) : Setting disabled (set to the initial value)
\(\times\) : Bit that cannot be used in this mode (set to the initial value when not used in any mode) \(0 / 1\) : Set to 0 or 1 depending on the usage of the user

\section*{(2) Operation procedure}

Figure 12-74. Initial Setting Procedure for UART Transmission


Release the serial array unit from the reset status and start clock supply

Set the operation clock.

Set an operation mode, etc.

Set a communication format

Set a transfer baud rate (setting the transfer clock by dividing the operation clock ( \(\mathrm{f}_{\text {мСК }}\) )).

Set an output data level.

Set the initial output level of the serial data (SOmn).

Set the SOEmn bit to 1 and enable data output of the target channel.

Enable data output of the target channel by setting a port register and a port mode register.
Set PM10 to " 1 " to use the P10 pin as the SO00/TxD0 output
Set the SSmn bit of the target channel to 1 and set the SEm.n bit to 1 (to enable operation).

Set transmit data to the TxDq or SDRmn register and start communication.

Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1 , be sure to set serial clock select register \(\mathbf{m}\) (SPSm) after 4 or more fcLk clocks have elapsed.

Figure 12-75. Procedure for Stopping UART Transmission


Remark Even after communication is stopped, the pin level is retained. To resume the operation, re-set serial output register m (SOm) (see Figure 12-76 Procedure for Resuming UART Transmission).

Figure 12-76. Procedure for Resuming UART Transmission


Disable data output of the target channel by setting a port register and a port mode register. To use the P 12 pin as the SO00/TxD0 output, set PM12 to "1".

Re-set the register to change the operation clock setting.

Re-set the register to change the transfer baud rate setting (setting the transfer clock by dividing the operation clock (fмск)).

Re-set the register to change serial mode register mn (SMRmn) setting.

Re-set the register to change the serial communication operation setting register mn (SCRmn) setting.

Re-set the register to change serial output level register m (SOLm) setting.

Clear the SOEm.n bit to 0 and stop output.

Set the initial output level of the serial data (SOm.n).

Set the SOEm.n bit to 1 and enable output.

Enable data output of the target channel by setting a port register and a port mode register Set PM12 to " 1 " to use the P12 pin as the SO00/TxD0 output.

Set the SSmn bit of the target channel to 1 and set the SEmn bit to 1 (to enable operation)

Sets transmit data to the TxDq or SDRmn register and start communication.
(3) Processing flow (in single-transmission mode)

Figure 12-77. Timing Chart of UART Transmission (in Single-Transmission Mode)


Remark \(m\) : Unit number \((\mathrm{m}=0)\), n : Channel number \((\mathrm{n}=0)\), q : UART number \((\mathrm{q}=0)\)
\(\mathrm{mn}=00\)

Figure 12-78. Flowchart of UART Transmission (in Single-Transmission Mode)


Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1, be sure to set serial clock select register m(SPSm) after 4 or more fcLk clocks have elapsed.

\section*{(4) Processing flow (in continuous transmission mode)}

Figure 12-79. Timing Chart of UART Transmission (in Continuous Transmission Mode)


Note If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

Caution The MDmno bit of serial mode register mn (SSRmn) can be rewritten even during operation.
However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.

Remark \(m\) : Unit number \((\mathrm{m}=0)\), n : Channel number \((\mathrm{n}=0)\), q : UART number \((\mathrm{q}=0)\) \(\mathrm{mn}=00\)

Figure 12-80. Flowchart of UART Transmission (in Continuous Transmission Mode)


Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1 , be sure to set serial clock select register m(SPSm) after 4 or more fcLk clocks have elapsed.

Remark <1> to <6> in the figure correspond to \(<1>\) to \(<6>\) in Figure G-79 Timing Chart of UART Transmission (in Continuous Transmission Mode).

\subsection*{12.6.2 UART reception}

UART reception is an operation wherein the RL78/D1A asynchronously receives data from another device (start-stop synchronization).

For UART reception, the odd-number channel of the two channels used for UART is used. The SMR register of both the odd- and even-numbered channels must be set.
\begin{tabular}{|c|c|}
\hline UART & UARTO \\
\hline Target channel & Channel 1 of SAU0 \\
\hline Pins used & RxD0 \\
\hline \multirow[t]{2}{*}{Interrupt} & INTSR0 \\
\hline & Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.) \\
\hline Error interrupt & None \\
\hline Error detection flag & \begin{tabular}{l}
- Framing error detection flag (FEFmn) \\
- Parity error detection flag (PEFmn) \\
- Overrun error detection flag (OVFmn)
\end{tabular} \\
\hline Transfer data length & 7, 8, 9 or 16 bits \\
\hline Transfer rate & Max. \(\mathrm{fmск}^{\mathbf{\prime}} 6\) [bps] (SDRmn [15:9] = 3 or more), Min. fcLk/ \(\left(2 \times 2^{11} \times 128\right)[\mathrm{bps}]^{\text {Note }}\) \\
\hline Data phase & Forward output (default: high level) Reverse output (default: low level) \\
\hline Parity bit & \begin{tabular}{l}
The following selectable \\
- No parity bit (no parity check) \\
- Appending 0 parity (no parity check) \\
- Appending even parity \\
- Appending odd parity
\end{tabular} \\
\hline Stop bit & Appending 1 bit \\
\hline Data direction & MSB or LSB first \\
\hline
\end{tabular}

Note Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 33 ELECTRICAL SPECIFICATIONS (J GRADE) and CHAPTER 34 ELECTRICAL SPECIFICATIONS (L GRADE)).

Remarks 1. fмск: Operation clock frequency of target channel
fclk: System clock frequency
2. \(m\) : Unit number \((m=0), n\) : Channel number \((n=1), m n=01\)

\section*{(1) Register setting}

Figure 12-81. Example of Contents of Registers for UART Reception of UART (UARTO) (1/2)
(a) Serial mode register mn (SMRmn)
channel \(n\)
0: Forward (normal) reception \(\qquad\)

0: Prescaler output clock CKmO
set by the SPSm register
1: Prescaler output clock
CKm1
set by the SPSm register
(b) Serial mode register mr (SMRmr)

(c) Serial communication operation setting register mn (SCRmn)

(d) Serial data register mn (SDRmn) (lower 8 bits: RXDq)


Notes When UART0 performs 9-bit communication (by setting the DLS011 and DLS010 bits of the SMR01 register to 1), bits 0 to 8 of the SDR01 register are used as the transmission data specification area. Only UARTO can be used to perform 9-bit communication.

Caution For the UART reception, be sure to set the SMRmr register of channel \(r\) that is to be paired with channel \(n\).

Remarks 1. \(m\) : Unit number \((m=0)\), \(n\) : Channel number \((\mathrm{n}=1), \mathrm{mn}=01\)
\(r\) : Channel number \((r=n-1), q\) : UART number ( \(q=0\) )
2. \(\square\)
\(\square\) : Setting is fixed in the UART reception mode, \(\square\) : Setting disabled (set to the initial value)
\(\times\) : Bit that cannot be used in this mode (set to the initial value when not used in any mode) \(0 / 1\) : Set to 0 or 1 depending on the usage of the user

Figure 12-81. Example of Contents of Registers for UART Reception of UART
(UARTO) (2/2)
(e) Serial output register m (SOm) ... The register that not used in this mode.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SOm & 0 & 0 & 0 & 0 & 0 & 0 & \[
\begin{gathered}
\text { CKOm1 } \\
\times
\end{gathered}
\] & \[
\begin{gathered}
\text { CKOm0 } \\
\times
\end{gathered}
\] & 0 & 0 & 0 & 0 & 0 & 0 & som1
\(\times\) & SOm0
\(\times\) \\
\hline
\end{tabular}
(f) Serial output enable register \(m\) (SOEm) ...The register that not used in this mode.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SOEm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & SOEm1
\(\times\) & SOEm0
\(\times\) \\
\hline
\end{tabular}
(g) Serial channel start register \(\mathbf{m}(S S m)\)... Sets only the bits of the target channel is 1.


Caution For the UART reception, be sure to set the SMRmr register of channel \(r\) that is to be paired with channel \(n\).

Remarks 1. \(m\) : Unit number \((m=0)\), \(n\) : Channel number \((\mathrm{n}=1), \mathrm{mn}=01\)
\(r\) : Channel number \((r=n-1)\), \(q\) : UART number \((q=0)\)
2.\(\square\) : Setting is fixed in the UART reception mode, \(\square\) \(\square\) : Setting disabled (set to the initial value) \(\times\) : Bit that cannot be used in this mode (set to the initial value when not used in any mode) \(0 / 1\) : Set to 0 or 1 depending on the usage of the user

\section*{(2) Operation procedure}

Figure 12-82. Initial Setting Procedure for UART Reception


Release the serial array unit from the reset status and start clock supply.

Set the operation clock.

Set an operation mode, etc.

Set a communication format.

Set a transfer baud rate (setting the transfer clock by dividing the operation clock ( \(\mathrm{f}_{\mathrm{MCK}}\) )).

Set the SSmn bit of the target channel to 1 and set the SEmn bit to 1 (to enable operation).

The start bit is detected.

Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1, be sure to set serial clock select register m (SPSm) after 4 or more fcLk clocks have elapsed.

Figure 12-83. Procedure for Stopping UART Reception


Write 1 to the STmn bit of the target channel.

Stop communication in midway.

Figure 12-84. Procedure for Resuming UART Reception


Stop the target for communication or wait until the target completes its operation.

Re-set the register to change the operation clock setting

Re-set the register to change the transfer baud rate setting (setting the transfer clock by dividing the operation clock ( \(\mathrm{f}_{\mathrm{McK}}\) )).

Re-set the registers to change serial mode registers mn , mr (SMRmn, SMRmr) setting

Re-set the register to change serial communication operation setting register mn (SCRmn) setting.

If the FEF, PEF, and OVF flags remain set, clear them using serial flag clear trigger register mn (SIRmn).

Set the SSmn bit of the target channel to 1 and set the SEmn bit to 1 (to enable operation),

The start bit is detected.
(3) Processing flow

Figure 12-85. Timing Chart of UART Reception


Remark \(m\) : Unit number \((m=0)\), \(n\) : Channel number \((n=1), m n=01\)
\(r\) : Channel number \((\mathrm{r}=\mathrm{n}-1)\), q : UART number \((\mathrm{q}=0)\)

Figure 12-86. Flowchart of UART Reception


Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1, be sure to set serial clock select register m (SPSm) after 4 or more fcık clocks have elapsed.

\subsection*{12.6.3 Calculating baud rate}

\section*{(1) Baud rate calculation expression}

The baud rate for UART (UARTO) communication can be calculated by the following expressions.
\((\) Baud rate \()=\{\) Operation clock (fмск) frequency of target channel\} \(\div(\) SDRmn \([15: 9]+1) \div 2[\mathrm{bps}]\)

Caution Setting serial data register \(m n(S D R m n)\) SDRmn[15:9] \(=(0000000 \mathrm{~B}, 0000001 \mathrm{~B}, 0000010 \mathrm{~B})\) is prohibited in UARTO.
Setting serial data register mn (SDRmn) SDRmn[15:9] \(=(000000 \mathrm{~B}, 0000001 \mathrm{~B})\) is prohibited in UARTSO.

Remarks 1. When UARTO is used, the value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register ( 0000010 B to 1111111 B ) and therefore is 2 to 127.

When UARTS0 is used, the value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register (0000010B to 1111111 B ) and therefore is 2 to 127.
2. \(m\) : Unit number \((m=0)\), \(n\) : Channel number \((n=0), m n=00\)

The operation clock ( \(\mathrm{f}_{\mathrm{m} с к}\) ) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

Table 12-3. Selection of Operation Clock For UART
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline SMRmn & \multicolumn{8}{|c|}{SPSm Register} & \multicolumn{2}{|r|}{Operation Clock (fmck) \({ }^{\text {Note }}\)} \\
\hline CKSmn & \[
\begin{aligned}
& \text { PRS } \\
& \text { m13 }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{PRS} \\
& \mathrm{~m} 12
\end{aligned}
\] & PRS m11 & \[
\begin{aligned}
& \text { PRS } \\
& \text { m10 }
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline \text { PRS } \\
\text { m03 }
\end{array}
\] & \[
\begin{aligned}
& \text { PRS } \\
& \text { m02 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { PRS } \\
& \text { m01 }
\end{aligned}
\] & \[
\begin{array}{|l}
\hline \text { PRS } \\
\text { m00 }
\end{array}
\] & & fcık \(=32 \mathrm{MHz}\) \\
\hline \multirow[t]{12}{*}{0} & X & X & X & X & 0 & 0 & 0 & 0 & fcık & 32 MHz \\
\hline & x & x & x & x & 0 & 0 & 0 & 1 & fcık/2 & 16 MHz \\
\hline & X & X & X & X & 0 & 0 & 1 & 0 & fıLk/2 \(2^{2}\) & 8 MHz \\
\hline & X & X & X & X & 0 & 0 & 1 & 1 & fıık/2 \({ }^{3}\) & 4 MHz \\
\hline & X & X & X & X & 0 & 1 & 0 & 0 & fсık/2 \({ }^{4}\) & 2 MHz \\
\hline & X & X & X & X & 0 & 1 & 0 & 1 & fıLk/2 \({ }^{5}\) & 1 MHz \\
\hline & X & X & X & X & 0 & 1 & 1 & 0 & fıLk \(/ 2^{6}\) & 500 kHz \\
\hline & X & X & X & X & 0 & 1 & 1 & 1 & fıık/2 \({ }^{7}\) & 250 kHz \\
\hline & X & X & X & X & 1 & 0 & 0 & 0 & fıLk/2 \({ }^{8}\) & 125 kHz \\
\hline & X & X & X & X & 1 & 0 & 0 & 1 & fıık/2 \({ }^{9}\) & 62.5 kHz \\
\hline & x & x & x & x & 1 & 0 & 1 & 0 & fcık/2 \({ }^{10}\) & 31.25 kHz \\
\hline & X & X & X & X & 1 & 0 & 1 & 1 & fcık/21 \({ }^{11}\) & 15.63 kHz \\
\hline \multirow[t]{12}{*}{1} & 0 & 0 & 0 & 0 & x & x & x & x & fсık & 32 MHz \\
\hline & 0 & 0 & 0 & 1 & X & X & X & X & fсık/2 & 16 MHz \\
\hline & 0 & 0 & 1 & 0 & x & x & x & x & fсık/2 \({ }^{2}\) & 8 MHz \\
\hline & 0 & 0 & 1 & 1 & X & X & X & X & fcık \(/ 2^{3}\) & 4 MHz \\
\hline & 0 & 1 & 0 & 0 & X & X & X & X & fıLk/2 \({ }^{4}\) & 2 MHz \\
\hline & 0 & 1 & 0 & 1 & X & X & X & X & fcık/ \({ }^{5}\) & 1 MHz \\
\hline & 0 & 1 & 1 & 0 & X & X & X & X & fıLk/2 \({ }^{6}\) & 500 kHz \\
\hline & 0 & 1 & 1 & 1 & X & X & X & X & fcle/2 \({ }^{7}\) & 250 kHz \\
\hline & 1 & 0 & 0 & 0 & X & X & X & X & fıık/2 \({ }^{8}\) & 125 kHz \\
\hline & 1 & 0 & 0 & 1 & X & X & X & X & fıLk/2 \({ }^{9}\) & 62.5 kHz \\
\hline & 1 & 0 & 1 & 0 & X & X & X & X & fcık/2 \({ }^{10}\) & 31.25 kHz \\
\hline & 1 & 0 & 1 & 1 & X & X & X & X & fcık/2 \({ }^{11}\) & 15.63 kHz \\
\hline \multicolumn{9}{|c|}{Other than the above} & \multicolumn{2}{|l|}{Setting prohibited} \\
\hline
\end{tabular}

Note When changing the clock selected for fcLk (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register \(m(S T m)=000 \mathrm{FH}\) ) the operation of the serial array unit (SAU).

Remarks 1. X : Don't care
2. \(m\) : Unit number \((m=0)\), \(n\) : Channel number \((n=0), m n=00\)

\section*{(2) Baud rate error during transmission}

The baud rate error of UART (UARTO) communication during transmission can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.
\((\) Baud rate error \()=(\) Calculated baud rate value \() \div(\) Target baud rate \() \times 100-100[\%]\)

Here is an example of setting a UART baud rate at fcLK \(=32 \mathrm{MHz}\).
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{UART Baud Rate (Target Baud Rate)} & \multicolumn{4}{|c|}{\(\mathrm{fcLk}=32 \mathrm{MHz}\)} \\
\hline & Operation Clock (fмск) & SDRmn[15:9] & Calculated Baud Rate & Error from Target Baud Rate \\
\hline 300 bps & fcLk \(/ 2{ }^{9}\) & 103 & 300.48 bps & +0.16 \% \\
\hline 600 bps & fcık \(/ 2{ }^{8}\) & 103 & 600.96 bps & +0.16 \% \\
\hline 1200 bps & fcık \(/ 2{ }^{7}\) & 103 & 1201.92 bps & +0.16 \% \\
\hline 2400 bps & fcık \(/ 2{ }^{6}\) & 103 & 2403.85 bps & +0.16 \% \\
\hline 4800 bps & fcık/2 \({ }^{5}\) & 103 & 4807.69 bps & +0.16 \% \\
\hline 9600 bps & fcLk \(/ 2{ }^{4}\) & 103 & 9615.38 bps & +0.16 \% \\
\hline 19200 bps & \(\mathrm{fcLk} 2^{3}\) & 103 & 19230.8 bps & +0.16 \% \\
\hline 31250 bps & fcle \(/ 2{ }^{3}\) & 63 & 31250.0 bps & \(\pm 0.0\) \% \\
\hline 38400 bps & fclk \(/ 2{ }^{2}\) & 103 & 38461.5 bps & +0.16 \% \\
\hline 76800 bps & fcık/2 & 103 & 76923.1 bps & +0.16 \% \\
\hline 153600 bps & fclk & 103 & 153846 bps & +0.16 \% \\
\hline 312500 bps & fclk & 50 & 312500 bps & \(\pm 0.39\) \% \\
\hline
\end{tabular}

Remark \(m\) : Unit number \((m=0)\), \(n\) : Channel number \((n=0), m n=00\)
(3) Permissible baud rate range for reception

The permissible baud rate range for reception during UART (UARTO) communication can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

```

Brate: Calculated baud rate value at the reception side (See 12.6.3 (1) Baud rate calculation expression.)
k: SDRmn[15:9] + 1
Nfr: 1 data frame length [bits]
$=($ Start bit $)+($ Data length $)+($ Parity bit $)+($ Stop bit $)$

```

Remark m: Unit number \((\mathrm{m}=0)\), n : Channel number \((\mathrm{n}=1), \mathrm{mn}=01\)

Figure 12-87. Permissible Baud Rate Range for Reception (1 Data Frame Length =11 Bits)


As shown in Figure 12-87, the timing of latching receive data is determined by the division ratio set by bits 15 to 9 of serial data register \(\mathrm{mn}(\mathrm{SDRmn})\) after the start bit is detected. If the last data (stop bit) is received before this latch timing, the data can be correctly received.

\subsection*{12.6.4 Procedure for processing errors that occurred during UART (UARTO) communication}

The procedure for processing errors that occurred during UART (UARTO) communication is described in Figures 12-88 and 12-89.

Figure 12-88. Processing Procedure in Case of Parity Error or Overrun Error
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Software Manipulation } & \multicolumn{1}{c|}{ Hardware Status } & \multicolumn{1}{c|}{ Remark } \\
\hline \begin{tabular}{l} 
Reads serial data register mn \\
(SDRmn).
\end{tabular} & \begin{tabular}{l} 
The BFFmn bit of the SSRmn register \\
is set to 0 and channel \(n\) is enabled to \\
receive data.
\end{tabular} & \begin{tabular}{l} 
This is to prevent an overrun error if the \\
next reception is completed during error \\
processing.
\end{tabular} \\
\hline \begin{tabular}{l} 
Reads serial status register mn \\
(SSRmn).
\end{tabular} & \multicolumn{1}{c|}{\begin{tabular}{l} 
Error type is identified and the read \\
value is used to clear error flag.
\end{tabular}} \\
\hline \begin{tabular}{l} 
Writes 1 to serial flag clear trigger flag is cleared. \\
register mn (SIRmn).
\end{tabular} & \begin{tabular}{l} 
Error can be cleared only during \\
reading, by writing the value read from \\
the SSRmn register to the SIRmn \\
register without modification.
\end{tabular} \\
\hline
\end{tabular}

Figure 12-89. Processing Procedure in Case of Framing Error
\begin{tabular}{|c|c|c|}
\hline Software Manipulation & Hardware Status & Remark \\
\hline Reads serial data register mn \(\qquad\) (SDRmn). & The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data. & This is to prevent an overrun error if the next reception is completed during error processing. \\
\hline Reads serial status register mn (SSRmn). & & Error type is identified and the read value is used to clear error flag. \\
\hline Writes serial flag clear trigger register mn(SIRmn). & Error flag is cleared. & Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification. \\
\hline Sets the STm.n bit of serial channel stop \(\rightarrow\) register m (STm) to 1 . & The SEm.n bit of serial channel enable status register \(m\) (SEm) is set to 0 and channel n stops operating. & \\
\hline Synchronization with other party of communication & & Synchronization with the other party of communication is re-established and communication is resumed because it is considered that a framing error has occurred because the start bit has been shifted. \\
\hline Sets the SSm.n bit of serial channel startregister m (SSm) to 1. & The SEm.n bit of serial channel enable status register \(m\) (SEm) is set to 1 and channel n is enabled to operate. & \\
\hline
\end{tabular}

Remark \(m\) : Unit number \((m=0), n\) : Channel number \((n=0), m n=00\)

\subsection*{12.7 Operation of Simplified \(I^{2} \mathrm{C}\) (IIC11) Communication}

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This communication function is designed to execute single communication with devices such as EEPROM, flash memory, and A/D converter, and therefore, can be used only by the master.

To generate the start and stop conditions, manipulate the control registers through software, considering the IIC bus line characteristics.
[Data transmission/reception]
- Master transmission, master reception (only master function with a single master)
- ACK output function \({ }^{\text {Note }}\) and ACK detection function
- Data length of 8 bits
(When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- Generation of start condition and stop condition by software
[Interrupt function]
- Transfer end interrupt
[Error detection flag]
- ACK error detection flag
* [Functions not supported by simplified \(\mathrm{I}^{2} \mathrm{C}\) ]
- Slave transmission, slave reception
- Arbitration loss detection function
- Wait detection function

Note When receiving the last data, ACK will not be output if 0 is written to the SOEm.n (SOEm register) bit and serial communication data output is stopped. See the processing flow in 12.6.3 (2) for details.

Remark m: Unit number \((\mathrm{m}=1)\), n : Channel number \((\mathrm{n}=1), \mathrm{mn}=11\)

The channels supporting simplified \(I^{2} C\) (IIC11) are channel 1 of SAU1.
\begin{tabular}{|c|c|c|c|}
\hline Unit & Channel & Used as CSI & Used as Simplified I'C \\
\hline \multirow{2}{*}{0} & 0 & \(\operatorname{csI00}\) & - \\
\cline { 2 - 4 } & 1 & \(\operatorname{csI01}\) & - \\
\hline \multirow{2}{*}{1} & 0 & \(\operatorname{csI10}\) & - \\
\cline { 2 - 4 } & 1 & - & IC11 \\
\hline
\end{tabular}

Simplified \(I^{2} C\) (IIC11) performs the following four types of communication operations.
- Address field transmission
- Data transmission
- Data reception
- Stop condition generation
- Stop condition generation (See 12.6.4.)

\subsection*{12.7.1 Address field transmission}

Address field transmission is a transmission operation that first executes in \(I^{2} \mathrm{C}\) communication to identify the target for transfer (slave). After a start condition is generated, an address ( 7 bits) and a transfer direction (1 bit) are transmitted in one frame.
\begin{tabular}{|c|c|}
\hline Simplified \({ }^{2} \mathrm{C}\) & IIC11 \\
\hline Target channel & Channel 1 of SAU1 \\
\hline Pins used & SCL11, SDA11 \({ }^{\text {Note }}\) \\
\hline \multirow[t]{2}{*}{Interrupt} & INTIIC11 \\
\hline & Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.) \\
\hline Error detection flag & ACK error detection flag (PEFmn) \\
\hline Transfer data length & 8 bits (transmitted with specifying the higher 7 bits as address and the least significant bit as R/W control) \\
\hline Transfer rate & \begin{tabular}{l}
Max. fмск/2 [Hz] (SDRmn[15:9] = 1 or more) \(\quad \mathrm{f}_{\text {мск: }}\) Operation clock frequency of target channel However, the following condition must be satisfied in each mode of \(I^{2} \mathrm{C}\). \\
- Max. 400 kHz (fast mode) \\
- Max. 100 kHz (standard mode)
\end{tabular} \\
\hline Data level & Non-reverse output (default: high level) \\
\hline Parity bit & No parity bit \\
\hline Stop bit & Appending 1 bit (for ACK reception timing) \\
\hline Data direction & MSB first \\
\hline
\end{tabular}

Note To perform communication via simplified \(\mathrm{I}^{2} \mathrm{C}\), set the N -ch open-drain output (EVDD tolerance) mode (POMxx =1) for the port output mode registers (POMx) (see 4.3 Registers Controlling Port Function for details).

Remark \(m\) : Unit number \((m=1), n\) : Channel number \((n=1), m n=11\)

\section*{(1) Register setting}

Figure 12-90. Example of Contents of Registers for Address Field Transmission of Simplified I \({ }^{2} \mathrm{C}\)
(IIC11)(1/2)
(a) Serial mode register mn (SMRmn)


Operation clock (fmск) of channel n
0: Prescaler output clock CKm0 set by the SPSm register
1: Prescaler output clock CKm1 set by the SPSm register
(b) Serial communication operation setting register mn (SCRmn)

(c) Serial data register mn (SDRmn) (lower 8 bits: SIOr)

(d) Serial output register m (SOm)


Start condition is generated by manipulating the SOm.n bit.
(e) Serial output enable register \(m\) (SOEm)


SOEm.n = 0 until the start condition is generated, and SOEm.n = 1 after generation.

Note Serial array unit 0 only.

Remarks 1. m : Unit number \((\mathrm{m}=1\) ), n : Channel number \((\mathrm{n}=1)\), r : IIC number \((\mathrm{r}=11)\) \(\mathrm{mn}=11\)
2.
\(\square\) : Setting is fixed in the IIC mode,Setting disabled (set to the initial value)
\(\times\) : Bit that cannot be used in this mode (set to the initial value when not used in any mode) \(0 / 1\) : Set to 0 or 1 depending on the usage of the user

Figure 12-90. Example of Contents of Registers for Address Field Transmission of Simplified \(I^{2} \mathrm{C}\) (IIC00, IIC01, IIC11, IIC20, IIC21)(2/2)
(f) Serial channel start register \(\mathrm{m}(\mathrm{SSm})\)... Sets only the bits of the target channel is 1.
\begin{tabular}{c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline SSm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \(0 / 1\) & \(0 / 1\) \\
\hline
\end{tabular}

SSEm.n \(=0\) until the start condition is generated, and SSEm.n = 1 after generation.

Remarks 1. \(m\) : Unit number \((m=1)\), \(n\) : Channel number \((n=1)\), \(r\) : IIC number ( \(r=11\) ) \(m n=11\)
2.: Setting disabled (set to the initial value)
\(\times\) : Bit that cannot be used in this mode (set to the initial value when not used in any mode) \(0 / 1\) : Set to 0 or 1 depending on the usage of the user

\section*{(2) Operation procedure}

Figure 12-91. Initial Setting Procedure for Address Field Transmission


Caution After setting the SAUmEN bit of peripheral enable register 0 (PERO) to 1, be sure to set serial clock select register m(SPSm) after 4 or more fclk clocks have elapsed.

\section*{(3) Processing flow}

Figure 12-92. Timing Chart of Address Field Transmission


Remark \(m\) : Unit number \((\mathrm{m}=1)\), n : Channel number \((\mathrm{n}=1)\), r : IIC number \((\mathrm{r}=11)\) \(\mathrm{mn}=11\)

Figure 12-93. Flowchart of Address Field Transmission


\subsection*{12.7.2 Data transmission}

Data transmission is an operation to transmit data to the target for transfer (slave) after transmission of an address field. After all data are transmitted to the slave, a stop condition is generated and the bus is released.
\begin{tabular}{|c|c|}
\hline Simplified \(\mathrm{I}^{2} \mathrm{C}\) & IIC11 \\
\hline Target channel & Channel 3 of SAU0 \\
\hline Pins used & SCL11, SDA11 \({ }^{\text {Note }}\) \\
\hline \multirow[t]{2}{*}{Interrupt} & INTIIC11 \\
\hline & Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.) \\
\hline Error detection flag & ACK error detection flag (PEFmn) \\
\hline Transfer data length & 8 bits \\
\hline Transfer rate & \begin{tabular}{l}
Max. \(\mathrm{fm}_{\mathrm{m} \kappa} / 2[\mathrm{~Hz}]\) (SDRmn[15:9] \(=1\) or more) \(\quad \mathrm{f}_{\text {мск: }}\) Operation clock frequency of target channel However, the following condition must be satisfied in each mode of \(I^{2} C\). \\
- Max. 400 kHz (fast mode) \\
- Max. 100 kHz (standard mode)
\end{tabular} \\
\hline Data level & Non-reverse output (default: high level) \\
\hline Parity bit & No parity bit \\
\hline Stop bit & Appending 1 bit (for ACK reception timing) \\
\hline Data direction & MSB first \\
\hline
\end{tabular}

Note To perform communication via simplified \(\mathrm{I}^{2} \mathrm{C}\), set the N -ch open-drain output (EVdD tolerance) mode (POMxx =1) for the port output mode registers (POMx) (see 4.3 Registers Controlling Port Function for details).

Remark \(m\) : Unit number \((m=1), n\) : Channel number \((n=1), m n=11\)

\section*{(1) Register setting}

Figure 12-94. Example of Contents of Registers for Data Transmission of Simplified I \({ }^{2} \mathrm{C}\)
(IIC11) (1/2)
(a) Serial mode register mn (SMRmn) ... Do not manipulate this register during data transmission/reception.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SMRmn & CKSmn
0/1 & CCSmn
0 & 0 & 0 & 0 & 0 & 0 & STSmn & 0 & SISmno
0 & 1 & 0 & 0 & MDmn2
1 & MDmn1
0 & MDmno
0 \\
\hline
\end{tabular}
(b) Serial communication operation setting register mn (SCRmn) ... Do not manipulate the bits of this register, except the TXEmn and RXEmn bits, during data transmission/reception.

(c) Serial data register \(\mathbf{m n}\) (SDRmn) (lower 8 bits: SIOr)

(d) Serial output register m (SOm) ... Do not manipulate this register during data transmission/reception.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SOm & 0 & 0 & 0 & 0 & 0 & 0 & \[
\begin{aligned}
& \text { CKOm1 } \\
& \text { O/1 } 1^{\text {Note }}
\end{aligned}
\] & \[
\begin{gathered}
\text { CKOmo } \\
0 / 1^{\text {Note }}
\end{gathered}
\] & 0 & 0 & 0 & 0 & 0 & 0 & \[
\left\lvert\, \begin{aligned}
& \text { som. } 1 \\
& 0 / 1^{\text {Note }}
\end{aligned}\right.
\] & \[
\begin{aligned}
& \text { som.0 } \\
& 0 / 1^{\text {Note }}
\end{aligned}
\] \\
\hline
\end{tabular}
(e) Serial output enable register \(m\) (SOEm) ... Do not manipulate this register during data transmission/reception.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SOEm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & SOEm. 1
1 & SOEm. 0 \\
\hline
\end{tabular}

Note The value varies depending on the communication data during communication operation.

Remarks 1. m : Unit number \((\mathrm{m}=1)\), n : Channel number \((\mathrm{n}=1)\), r : IIC number \((\mathrm{r}=11)\)
\[
\mathrm{mn}=11
\]
2.
\(\square\) : Setting is fixed in the IIC mode,Setting disabled (set to the initial value) \(\times\) : Bit that cannot be used in this mode (set to the initial value when not used in any mode) \(0 / 1\) : Set to 0 or 1 depending on the usage of the user

Figure 12-94. Example of Contents of Registers for Data Transmission of Simplified I \({ }^{2} \mathrm{C}\) (IIC11) (2/2)
(f) Serial channel start register \(\mathrm{m}(\mathrm{SSm})\)... Do not manipulate this register during data transmission/reception.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SSm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & sSm. 1
\(0 / 1\) & sSm. 0
\(0 / 1\) \\
\hline
\end{tabular}

Remarks 1. m : Unit number \((\mathrm{m}=1\) ), n : Channel number \((\mathrm{n}=1)\), r : IIC number \((\mathrm{r}=11)\) \(\mathrm{mn}=11\)
2.
\(\square\) : Setting disabled (set to the initial value)
\(\times\) : Bit that cannot be used in this mode (set to the initial value when not used in any mode) \(0 / 1\) : Set to 0 or 1 depending on the usage of the user
(2) Processing flow

Figure 12-95. Timing Chart of Data Transmission


Figure 12-96. Flowchart of Data Transmission


\subsection*{12.7.3 Data reception}

Data reception is an operation to receive data to the target for transfer (slave) after transmission of an address field. After all data are received to the slave, a stop condition is generated and the bus is released.
\begin{tabular}{|c|c|}
\hline Simplified \(\mathrm{I}^{2} \mathrm{C}\) & IIC11 \\
\hline Target channel & Channel 3 of SAU0 \\
\hline Pins used & SCL11, SDA11 \({ }^{\text {Note }}\) \\
\hline \multirow[t]{2}{*}{Interrupt} & INTIIC11 \\
\hline & Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.) \\
\hline Error detection flag & Overrun error detection flag (OVFmn) only \\
\hline Transfer data length & 8 bits \\
\hline Transfer rate & \begin{tabular}{l}
Max. \(\mathrm{f}_{\mathrm{Mc}} / 2\) [Hz] (SDRmn[15:9] = 1 or more) \\
\(f_{\text {мск: }}\) Operation clock frequency of target channel However, the following condition must be satisfied in each mode of \(\mathrm{I}^{2} \mathrm{C}\). \\
- Max. 400 kHz (fast mode) \\
- Max. 100 kHz (standard mode)
\end{tabular} \\
\hline Data level & Non-reverse output (default: high level) \\
\hline Parity bit & No parity bit \\
\hline Stop bit & Appending 1 bit (ACK transmission) \\
\hline Data direction & MSB first \\
\hline
\end{tabular}

Note To perform communication via simplified \(I^{2} C\), set the \(N\)-ch open-drain output (EVDD tolerance) mode (POMxx = 1) for the port output mode registers (POMx) (see 4.3 Registers Controlling Port Function for details).

Remark \(m\) : Unit number \((m=1)\), \(n\) : Channel number \((n=1), m n=11\)

\section*{(1) Register setting}

Figure 12-97. Example of Contents of Registers for Data Reception of Simplified \(\mathrm{I}^{2} \mathrm{C}\) (IIC11) (1/2)
(a) Serial mode register mn (SMRmn) ... Do not manipulate this register during data transmission/reception.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SMRmn & CKSmn
0/1 & \[
\begin{gathered}
\text { ccsmn } \\
0
\end{gathered}
\] & 0 & 0 & 0 & 0 & 0 & STSmn
0 & 0 & SISmn0
0 & 1 & 0 & 0 & MDmn2
1 & MDmn1
0 & MDmn0
0 \\
\hline
\end{tabular}
(b) Serial communication operation setting register mn (SCRmn) ... Do not manipulate the bits of this register, except the TXEmn and RXEmn bits, during data transmission/reception.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SCRmn & TXEmn & RXEmn & DAPmn
0 & CKPmn
0 & 0 & EOCmn
0 & PTCmn
0 & PTCmn
0 & DIRmn
0 & 0 & SLCmn1
0 & SLCmno
1 & 0 & 1 & DLSmn & DLSmno \\
\hline
\end{tabular}
(c) Serial data register mn (SDRmn) (lower 8 bits: SIOr)

(d) Serial output register \(\mathrm{m}(\mathrm{SOm})\)... Do not manipulate this register during data transmission/reception.

(e) Serial output enable register \(m\) (SOEm) ... Do not manipulate this register during data transmission/reception.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SOEm} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & & & & & & & & & & & & & & & SOEm. 1 & Em. 0 \\
\hline & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0/1 & 0/1 \\
\hline
\end{tabular}

Notes The value varies depending on the communication data during communication operation.

Remarks 1. \(m\) : Unit number \((m=1)\), \(n\) : Channel number \((n=1)\), \(r\) : IIC number \((r=11)\)
\(\mathrm{mn}=11\)
2.\(\square\) : Setting is fixed in the IIC mode,Setting disabled (set to the initial value) \(\times\) : Bit that cannot be used in this mode (set to the initial value when not used in any mode) \(0 / 1\) : Set to 0 or 1 depending on the usage of the user

Figure 12-97. Example of Contents of Registers for Data Reception of Simplified \(\mathrm{I}^{2} \mathrm{C}\) (IIC11) (2/2)
(f) Serial channel start register \(\mathrm{m}(\mathrm{SSm})\)... Do not manipulate this register during data transmission/reception.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline SSm & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \[
\begin{gathered}
\text { SSm. } 1 \\
0 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { SSm.0 } \\
\text { O/1 }
\end{gathered}
\] \\
\hline
\end{tabular}

Note Serial array unit 0 only.

Remarks 1. m : Unit number \((\mathrm{m}=1)\), n : Channel number \((\mathrm{n}=1)\), r : IIC number \((\mathrm{r}=11)\) \(m n=11\)
2.\(\square\) : Setting is fixed in the IIC mode,: Setting disabled (set to the initial value)
\(\times\) : Bit that cannot be used in this mode (set to the initial value when not used in any mode) \(0 / 1\) : Set to 0 or 1 depending on the usage of the user

\section*{(2) Processing flow}

Figure 12-98. Timing Chart of Data Reception
(a) When starting data reception


\section*{(b) When receiving last data}


Remark \(m\) : Unit number \((m=1)\), \(n\) : Channel number \((n=1)\), \(r\) : IIC number \((r=11)\) \(m n=11\)

Figure 12-99. Flowchart of Data Reception


Caution ACK is not output when the last data is received (NACK). Communication is then completed by setting " 1 " to the STm.n bit of serial channel stop register m (STm) to stop operation and generating a stop condition.

\subsection*{12.7.4 Stop condition generation}

After all data are transmitted to or received from the target slave, a stop condition is generated and the bus is released.

\section*{(1) Processing flow}

Figure 12-100. Timing Chart of Stop Condition Generation


Note During a receive operation, the SOEm.n bit of serial output enable register m (SOEm) is cleared to 0 before receiving the last data.

Figure 12-101. Flowchart of Stop Condition Generation


\subsection*{12.7.5 Calculating transfer rate}

The transfer rate for simplified I \({ }^{2} \mathrm{C}\) (IIC11) communication can be calculated by the following expressions.
\((\) Transfer rate \()=\left\{\right.\) Operation clock \(\left(\right.\) f \(\left._{\text {мск }}\right)\) frequency of target channel \(\} \div(\) SDRmn \([15: 9]+1) \div 2\)

Caution Setting SDRmn[15:9] = 0000000B is prohibited. Set SDRmn[15:9] to 0000001B or more.
The duty ratio of the SCL signal output from the simplified \(\mathrm{I}^{2} \mathrm{C}\) is \(50 \%\).

Remarks 1. The value of \(\operatorname{SDRmn}[15: 9]\) is the value of bits 15 to 9 of the SDRmn register (0000001B to 1111111B) and therefore is 1 to 127.
2. \(m\) : Unit number \((m=1), n\) : Channel number \((n=1), m n=11\)

The operation clock ( \(f_{\mathrm{McK}}\) ) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

Table 12-4. Selection of Operation Clock For Simplified I \({ }^{2} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline SMRmn & \multicolumn{8}{|c|}{SPSm Register} & \multicolumn{2}{|r|}{Operation Clock (fмск) \({ }^{\text {Note }}\)} \\
\hline CKSmn & \[
\begin{aligned}
& \mathrm{PRS} \\
& \mathrm{~m} 13
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { PRS } \\
& \text { m12 }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{PRS} \\
& \mathrm{~m} 11
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { PRS } \\
& \text { m10 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { PRS } \\
& \text { m03 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { PRS } \\
& \text { m02 }
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline \text { PRS } \\
\text { m01 }
\end{array}
\] & \[
\begin{aligned}
& \hline \text { PRS } \\
& \text { m00 }
\end{aligned}
\] & & \(\mathrm{fcLK}=32 \mathrm{MHz}\) \\
\hline \multirow[t]{12}{*}{0} & X & X & x & x & 0 & 0 & 0 & 0 & fcık & 32 MHz \\
\hline & X & X & X & X & 0 & 0 & 0 & 1 & fıLk/2 & 16 MHz \\
\hline & x & x & x & x & 0 & 0 & 1 & 0 & fcık/2 \({ }^{2}\) & 8 MHz \\
\hline & x & X & x & x & 0 & 0 & 1 & 1 & fсıк/2 \({ }^{3}\) & 4 MHz \\
\hline & X & X & X & X & 0 & 1 & 0 & 0 & fсık/2 \({ }^{4}\) & 2 MHz \\
\hline & x & x & x & x & 0 & 1 & 0 & 1 & fсık \(2^{5}\) & 1 MHz \\
\hline & x & x & x & x & 0 & 1 & 1 & 0 & fсık/2 \({ }^{6}\) & 500 kHz \\
\hline & X & X & X & X & 0 & 1 & 1 & 1 & fсıк/2 \({ }^{7}\) & 250 kHz \\
\hline & x & x & x & x & 1 & 0 & 0 & 0 & fcık \(/ 2^{8}\) & 125 kHz \\
\hline & x & x & x & x & 1 & 0 & 0 & 1 & fсıк/2 \({ }^{9}\) & 62.5 kHz \\
\hline & X & X & X & X & 1 & 0 & 1 & 0 & fсık \(/ 2^{10}\) & 31.25 kHz \\
\hline & X & X & X & X & 1 & 0 & 1 & 1 & fcık \(/ 2^{11}\) & 15.63 kHz \\
\hline \multirow[t]{12}{*}{1} & 0 & 0 & 0 & 0 & X & X & X & X & fcık & 32 MHz \\
\hline & 0 & 0 & 0 & 1 & x & x & x & x & fcık/2 & 16 MHz \\
\hline & 0 & 0 & 1 & 0 & X & X & X & X & fсık/2 \({ }^{2}\) & 8 MHz \\
\hline & 0 & 0 & 1 & 1 & X & X & X & X & f¢ık/ \({ }^{3}\) & 4 MHz \\
\hline & 0 & 1 & 0 & 0 & x & x & x & x & fсık/2 \({ }^{4}\) & 2 MHz \\
\hline & 0 & 1 & 0 & 1 & x & x & x & x & fсık/ \({ }^{5}\) & 1 MHz \\
\hline & 0 & 1 & 1 & 0 & X & X & X & X & f¢ık/ \({ }^{6}\) & 500 kHz \\
\hline & 0 & 1 & 1 & 1 & x & x & x & x & fсık/2 \({ }^{7}\) & 250 kHz \\
\hline & 1 & 0 & 0 & 0 & X & X & X & X & fıık/ \(2^{8}\) & 125 kHz \\
\hline & 1 & 0 & 0 & 1 & X & X & X & X & fсık/2 \({ }^{9}\) & 62.5 kHz \\
\hline & 1 & 0 & 1 & 0 & X & x & X & X & fcık \(/ 2^{10}\) & 31.25 kHz \\
\hline & 1 & 0 & 1 & 1 & x & x & X & x & fcık \(/ 2^{11}\) & 15.63 kHz \\
\hline \multicolumn{9}{|c|}{Other than the above} & Setting p & \\
\hline
\end{tabular}

Note Stop the operation of the serial array unit (SAU) (by setting bits 3 to 0 of ST0 register and bits 1 and 0 of ST1 and STS register to 1) before changing operation clock (fcLk) selection (by changing the system clock control register (CKC) value).

Remarks 1. X: Don't care
2. \(m\) : Unit number \((m=1), n\) : Channel number \((n=1), m n=11\)

Here is an example of setting an IIC transfer rate where \(\mathrm{fm}_{\mathrm{Mck}}=\mathrm{fcLK}=32 \mathrm{MHz}\).
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{IIC Transfer Mode (Desired Transfer Rate)} & \multicolumn{4}{|c|}{\(\mathrm{fcLk}=32 \mathrm{MHz}\)} \\
\hline & Operation Clock (fmck) & SDRmn[15:9] & Calculated Transfer Rate & Error from Desired Transfer Rate \\
\hline 100 kHz & fcık/2 & 79 & 100 kHz & 0.0\% \\
\hline 400 kHz & fclk & 41 & 380 kHz & 5.0\% \({ }^{\text {Note }}\) \\
\hline
\end{tabular}

Note The error cannot be controlled to about 0\%, because the duty ratio of the SCL signal is \(50 \%\).

\subsection*{12.7.6 Procedure for processing errors that occurred during simplified \(I^{2} C\) (IIC11) communication}

The procedure for processing errors that occurred during simplified \(I^{2} C\) (IIC11) communication is described in Figure 12-102.

Figure 12-102. Processing Procedure in Case of Parity Error (ACK error) in Simplified \({ }^{2}\) C Mode
\begin{tabular}{|c|c|c|}
\hline Software Manipulation & Hardware Status & Remark \\
\hline Reads serial status register mn (SSRmn). & & Error type is identified and the read value is used to clear error flag. \\
\hline Writes serial flag clear trigger register mn (SIRmn). & Error flag is cleared. & Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification. \\
\hline Sets the STm.n bit of serial channel stop register m (STm) to 1 . & The SEm.n bit of serial channel enable status register \(m\) (SEm) is set to 0 and channel n stops operation. & \multirow[t]{3}{*}{Slave is not ready for reception because ACK is not returned. Therefore, a stop condition is created, the bus is released, and communication is started again from the start condition. Or, a restart condition is generated and transmission can be redone from address transmission.} \\
\hline Creates stop condition. & & \\
\hline Creates start condition. & & \\
\hline Sets the SSm.n bit of serial channel start register m (SSm) to 1 . & The SEm.n bit of serial channel enable status register \(m\) (SEm) is set to 1 and channel \(n\) is enabled to operate. & \\
\hline
\end{tabular}

Remark \(m\) : Unit number \((m=1)\), \(n\) : Channel number \((n=1)\), \(r\) : IIC number \((r=11)\)
\(m n=11\)

\subsection*{12.8 Relationship Between Register Settings and Pins}

Tables 12-5 to 12-14 show the relationship between register settings and pins for each channel of serial array units 0,1 .

Table 12-5. Relationship between register settings and pins (Channel 0 of unit \(0: \mathrm{CSI} 00, \mathrm{SCSIO001}=0, \mathrm{SCSI} 000=0\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\left.\begin{array}{c|}
\text { SE } \\
00 \\
\text { Note1 }
\end{array} \right\rvert\,
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { MD } \\
& 002
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{MD} \\
& 001
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|c}
\hline \text { SOE } \\
00
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { SO } \\
& 00
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline \text { CKO } \\
00
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|c}
\hline \text { TXE } \\
00
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { RXE } \\
00
\end{gathered}
\]} & \multirow[t]{2}{*}{PM10} & \multirow[t]{2}{*}{P10} & \multirow[t]{2}{*}{PM11} & \multirow[t]{2}{*}{P11} & \multirow[t]{2}{*}{PM12} & \multirow[t]{2}{*}{P12} & \multirow[t]{2}{*}{Operation mode} & \multicolumn{3}{|c|}{Pin Function} \\
\hline & & & & & & & & & & & & & & & P10/LTxD1/ SCK00/TI10/ TO10/INTP4 & P11/LRxD1/ INTPLR1/SIO 0/TI11/TO11 & \[
\begin{aligned}
& \text { P12/SO00/ } \\
& \text { TI12/TO12/ } \\
& \text { INTP2 }
\end{aligned}
\] \\
\hline 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & \[
\begin{array}{|c}
\times \\
\text { Note2 }
\end{array}
\] & \[
\begin{gathered}
\times \\
\text { Note2 }
\end{gathered}
\] & \[
\begin{gathered}
\times \\
\text { Note2 }
\end{gathered}
\] & \[
\stackrel{\times}{\times}
\] & \[
\stackrel{\times}{\times}
\] & \[
\stackrel{\times}{\times}
\] & Operation stop mode & \[
\begin{aligned}
& \hline \text { P10/LTxD1/ } \\
& \text { TI10/TO10/ } \\
& \text { INTP4 } \\
& \hline
\end{aligned}
\] & P11/LRxD1/ INTPLR1/ TI11/TO11 & \[
\begin{aligned}
& \text { P12/TI12/ } \\
& \text { TO12/ } \\
& \text { INTP2 }
\end{aligned}
\] \\
\hline \multirow[t]{6}{*}{1} & \multirow[t]{6}{*}{0} & \multirow[t]{6}{*}{0} & 0 & 1 & 1 & 0 & 1 & 1 & \(\times\) & 1 & \(\times\) & \[
\begin{array}{c|}
\times \\
\text { Note2 }
\end{array}
\] & \[
\begin{array}{|c|}
\hline \times \\
\hline \text { Note2 }
\end{array}
\] & Slave CSIOO reception & SCK00 (input) & SIOO & \[
\begin{gathered}
\hline \mathrm{P} 12 / \mathrm{TI} 12 / \\
\text { TO12/ } \\
\text { INTP2 } \\
\hline
\end{gathered}
\] \\
\hline & & & 1 & \[
\begin{array}{|c|}
\hline 0 / 1 \\
\text { Note3 }
\end{array}
\] & 1 & 1 & 0 & 1 & \(\times\) & \(\times\) & \(\times\) & 0 & 1 & Slave CSIOO transmission & SCK00 (input) & \[
\begin{gathered}
\hline \mathrm{P} 11 / \mathrm{TI} 11 / \\
\text { TO11 }
\end{gathered}
\] & SOOO \\
\hline & & & 1 & \[
\left\lvert\, \begin{gathered}
0 / 1 \\
\text { Note3 }
\end{gathered}\right.
\] & 1 & 1 & 1 & 1 & \(\times\) & 1 & \(\times\) & 0 & 1 & Slave CSIOO transmission/ reception & \[
\begin{gathered}
\text { SCKOO } \\
\text { (input) }
\end{gathered}
\] & SIOO & 5000 \\
\hline & & & 0 & 1 & 0/1 & 0 & 1 & 0 & 1 & 1 & \(\times\) & \[
\left\lvert\, \begin{gathered}
\times \\
\text { Note2 }
\end{gathered}\right.
\] & \[
\begin{gathered}
\times \\
\text { Note2 }
\end{gathered}
\] & Master CSIOO reception & SCKOO (output) & SIOO & \[
\begin{aligned}
& \text { P12/SO00/ } \\
& \text { TI12/TO12/ } \\
& \text { INTP2 } \\
& \hline
\end{aligned}
\] \\
\hline & & & 1 & \[
\begin{gathered}
0 / 1 \\
\text { Note3 }
\end{gathered}
\] & \[
\begin{gathered}
0 / 1 \\
\text { Note } 3
\end{gathered}
\] & 1 & 0 & 0 & 1 & \(\times\) & \(\times\) & 0 & 1 & Master CSIOO transmission & \[
\begin{aligned}
& \text { SCK00 } \\
& \text { (output) }
\end{aligned}
\] & \[
\begin{aligned}
& \text { P11/TI11/ } \\
& \text { TO11 }
\end{aligned}
\] & SOOO \\
\hline & & & 1 & \[
\begin{gathered}
\text { 0/1 } \\
\text { Note3 }
\end{gathered}
\] & \[
\begin{gathered}
0 / 1 \\
\text { Note3 }
\end{gathered}
\] & 1 & 1 & 0 & 1 & 1 & \(\times\) & 0 & 1 & Master CSIOO transmission/ reception & \begin{tabular}{l}
SCK00 \\
(output)
\end{tabular} & SIOO & SOOO \\
\hline
\end{tabular}

Notes 1. The SE0 register is a read-only status register which is set using the SSO and ST0 registers.
2. This pin can be set as a port function pin or other alternate function pin.
3. This is 0 or 1 , depending on the communication operation. For details, refer to \(\mathbf{1 2 . 3}\) (12) Serial output register m (SOm).

Caution The shaded pins are provided at some ports. Select either port by using the corresponding register.

Table 12-6. Relationship between register settings and pins (Channel 0 of unit 0 : CSIOO, SCSIO001 = 0, SCSIO00 = 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline SE & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { MD } \\
& 002
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \text { MD } \\
& 001
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { SOE } \\
00
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { SO } \\
& 00
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { CKO } \\
00
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|c}
\text { TXE } \\
00
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { RXE } \\
00
\end{gathered}
\]} & \multirow[t]{2}{*}{PM04} & \multirow[t]{2}{*}{P04} & \multirow[t]{2}{*}{PM03} & \multirow[t]{2}{*}{P03} & \multirow[t]{2}{*}{PM02} & \multirow[t]{2}{*}{P02} & \multirow[t]{2}{*}{Operation mode} & \multicolumn{3}{|c|}{Pin Function} \\
\hline \[
\left\lvert\, \begin{gathered}
00 \\
\text { Note1 }
\end{gathered}\right.
\] & & & & & & & & & & & & & & & P04/SCK00/ TIO4/TO04/ TI14/TO14 & \[
\begin{aligned}
& \text { P03/SI00/ } \\
& \text { TIO3/TO03/ } \\
& \text { TI13/TO13 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { P02/ SO00/ } \\
& \text { TIO2/TO02/ } \\
& \text { TI12/TO12 }
\end{aligned}
\] \\
\hline 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & \[
\begin{array}{|c}
\times \\
\text { Note2 }
\end{array}
\] & Note2 & \[
\stackrel{\times}{\times}
\] & Note2 & \[
\stackrel{\times}{\times}
\] & \[
\begin{gathered}
\times \\
\text { Note } 2
\end{gathered}
\] & Operation stop mode & \[
\begin{aligned}
& \text { P04/TIO4/ } \\
& \text { TO04/ } \\
& \text { TI14/TO14 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { P03/TIO3/ } \\
& \text { TO03/ } \\
& \text { TI13/TO13 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { P02/TIO2/ } \\
& \text { TO02/ } \\
& \text { TI12/TO12 }
\end{aligned}
\] \\
\hline \multirow[t]{6}{*}{1} & \multirow[t]{6}{*}{0} & \multirow[t]{6}{*}{0} & 0 & 1 & 1 & 0 & 1 & 1 & \(\times\) & 1 & \(\times\) & Note2 & \[
\begin{array}{|}
\times \\
\text { Note2 }
\end{array}
\] & Slave CSIOO reception & \[
\begin{aligned}
& \hline \text { SCK00 } \\
& \text { (input) }
\end{aligned}
\] & SIOO & \[
\begin{aligned}
& \text { P02/TIO2/ } \\
& \text { TO02/ } \\
& \text { TI12/TO12 }
\end{aligned}
\] \\
\hline & & & 1 & \[
0 / 1
\]
Note3 & 1 & 1 & 0 & 1 & \(\times\) & \(\times\) & \(\times\) & 0 & 1 & Slave CSIOO transmission & \[
\begin{aligned}
& \text { SCK00 } \\
& \text { (input) }
\end{aligned}
\] & \[
\begin{aligned}
& \text { P03/TIO3/ } \\
& \text { TO03/ } \\
& \text { TI13/TO13 }
\end{aligned}
\] & SO00 \\
\hline & & & 1 & \[
0 / 1
\]
Note3 & 1 & 1 & 1 & 1 & \(\times\) & 1 & \(\times\) & 0 & 1 & Slave CSIOO transmission/ reception & \[
\begin{aligned}
& \hline \text { SCK00 } \\
& \text { (input) }
\end{aligned}
\] & SIOO & SO00 \\
\hline & & & 0 & 1 & 0/1 & 0 & 1 & 0 & 1 & 1 & \(\times\) & \[
\stackrel{\times}{\times} \mathrm{Note2}
\] & \[
\stackrel{\times}{\times}
\] & Master CSIOO reception & \[
\begin{aligned}
& \text { SCK00 } \\
& \text { (output) }
\end{aligned}
\] & SIOO & \[
\begin{aligned}
& \text { P02/TIO2/ } \\
& \text { TO02/ } \\
& \text { TI12/TO12 } \\
& \hline
\end{aligned}
\] \\
\hline & & & 1 & 0/1 Note3 & 0/1
Note3 & 1 & 0 & 0 & 1 & \(\times\) & \(\times\) & 0 & 1 & Master CSIOO transmission & \[
\begin{aligned}
& \text { SCK00 } \\
& \text { (output) }
\end{aligned}
\] & \[
\begin{aligned}
& \text { P03/TIO3/ } \\
& \text { TO03/ } \\
& \text { TI13/TO13 }
\end{aligned}
\] & SO00 \\
\hline & & & 1 & 0/1 Note3 & \[
\left|\begin{array}{c}
0 / 1 \\
\text { Note3 }
\end{array}\right|
\] & 1 & 1 & 0 & 1 & 1 & \(\times\) & 0 & 1 & Master CSIOO transmission/ reception & SCK00 (output) & SIOO & SO00 \\
\hline
\end{tabular}

Notes 1. The SEO register is a read-only status register which is set using the SSO and STO registers.
2. This pin can be set as a port function pin or other alternate function pin.
3. This is 0 or 1, depending on the communication operation. For details, refer to \(\mathbf{1 2 . 3}\) (12) Serial output register m (SOm)

Caution The shaded pins are provided at some ports. Select either port by using the corresponding register.

Table 12-7. Relationship between register settings and pins (Channel 0 of unit 0 : CSIO0, SCSIOO1 = 1, SCSIOOO = 0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{array}{|c}
\text { SE } \\
00 \\
\text { Note1 }
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{MD} \\
& 002
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{MD} \\
& 001
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline \text { SOE } \\
00
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { SO } \\
& 00
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { CKO } \\
00
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { TXE } \\
00
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|c}
\hline \text { RXE } \\
00
\end{array}
\]} & \multirow[t]{2}{*}{PM34} & \multirow[t]{2}{*}{P34} & \multirow[t]{2}{*}{PM33} & \multirow[t]{2}{*}{P33} & \multirow[t]{2}{*}{PM32} & \multirow[t]{2}{*}{P32} & \multirow[t]{2}{*}{Operation mode} & \multicolumn{3}{|c|}{Pin Function} \\
\hline & & & & & & & & & & & & & & & \[
\begin{gathered}
\text { P34/TI24/ } \\
\text { TO24/SCK00 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { P33/TI23/ } \\
& \text { TO23/SI00 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { P32/TI22/ } \\
& \text { TO22/SO00 }
\end{aligned}
\] \\
\hline 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & Note2 & Note2 & Note2 & Note2 & \[
\stackrel{\times}{\times}
\] & Note2 & Operation stop mode & \[
\begin{gathered}
\mathrm{P} 34 / \mathrm{T} \text { 24/ } \\
\text { TO24 }
\end{gathered}
\] & \[
\begin{gathered}
\text { P33/TI23/ } \\
\text { TO23 }
\end{gathered}
\] & \[
\begin{gathered}
\text { P32/TI22/ } \\
\text { TO22 }
\end{gathered}
\] \\
\hline \multirow[t]{6}{*}{1} & \multirow[t]{6}{*}{0} & \multirow[t]{6}{*}{0} & 0 & 1 & 1 & 0 & 1 & 1 & \(\times\) & 1 & \(\times\) & \[
\underset{\times}{\times}
\] & Note2 & Slave CSIOO reception & SĊK00 (input) & SIOO & \[
\begin{gathered}
\text { P32/TI22/ } \\
\text { TO22 }
\end{gathered}
\] \\
\hline & & & 1 & \[
\begin{array}{|c|}
\hline \text { O/1 } \\
\text { Note3 }
\end{array}
\] & 1 & 1 & 0 & 1 & \(\times\) & \[
\begin{array}{c|}
\times \\
\text { Note2 }
\end{array}
\] & Note2 & 0 & 1 & Slave CSIOO transmission & SCK00 (input) & \[
\begin{gathered}
\mathrm{P} 33 / \mathrm{TI} 23 / \\
\text { TO23 }
\end{gathered}
\] & SO00 \\
\hline & & & 1 & \[
\begin{array}{|c|}
\hline \text { O/1 } \\
\text { Note3 }
\end{array}
\] & 1 & 1 & 1 & 1 & \(\times\) & 1 & \(\times\) & 0 & 1 & Slave CSIOO transmission/ reception & \[
\begin{aligned}
& \hline \text { SCKOO } \\
& \text { (input) }
\end{aligned}
\] & SIOO & SOOO \\
\hline & & & 0 & 1 & 0/1 & 0 & 1 & 0 & 1 & 1 & \(\times\) & \[
\begin{gathered}
x \\
\text { Note2 }
\end{gathered}
\] & \[
\left|\begin{array}{c}
\times \\
\text { Note2 }
\end{array}\right|
\] & Master CSIOO reception & \[
\begin{aligned}
& \text { SCKOO } \\
& \text { (output) }
\end{aligned}
\] & SIOO & \[
\begin{gathered}
\mathrm{P} 32 / \mathrm{T} I 22 / \\
\mathrm{TO} 22
\end{gathered}
\] \\
\hline & & & 1 & \[
\left|\begin{array}{c}
0 / 1 \\
\text { Note3 }
\end{array}\right|
\] & 0/1 Note3 & 1 & 0 & 0 & 1 & Note2 & Note2 & 0 & 1 & Master CSIOO transmission & \[
\begin{aligned}
& \hline \text { SCK00 } \\
& \text { (output) }
\end{aligned}
\] & \[
\begin{gathered}
\text { P33/TI23/ } \\
\text { TO23 }
\end{gathered}
\] & SO00 \\
\hline & & & 1 & \[
\left|\begin{array}{c}
0 / 1 \\
\text { Note3 }
\end{array}\right|
\] & \begin{tabular}{l}
0/1 \\
Note
\end{tabular} & 1 & 1 & 0 & 1 & 1 & \(\times\) & 0 & 1 & Master CSIOO transmission/ reception & SCK00 (output) & SIOO & SO00 \\
\hline
\end{tabular}

Notes 1. The SEO register is a read-only status register which is set using the SSO and STO registers.
2. This pin can be set as a port function pin or other alternate function pin.
3. This is 0 or 1 , depending on the communication operation. For details, refer to 12.3 (12) Serial output register \(\mathbf{m}\) (SOm).

Table 12-8. Relationship between register settings and pins (Channel 1 of unit 0: CSIO1, SCSIO10 = 0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline \text { SE } \\
\text { 01 } \\
\text { Note1 }
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \text { MD } \\
& 012
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \text { MD } \\
& 011
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\hline \text { SOE } \\
01
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { SO } \\
& 01
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { CKO } \\
01
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline \text { TXE } \\
01
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline \text { RXE } \\
01
\end{array}
\]} & \multirow[t]{2}{*}{PM74} & \multirow[t]{2}{*}{P74} & \multirow[t]{2}{*}{\[
\begin{gathered}
\hline \text { PM } \\
75
\end{gathered}
\]} & \multirow[t]{2}{*}{P75} & \multirow[t]{2}{*}{PM13} & \multirow[t]{2}{*}{P13} & \multirow[t]{2}{*}{Operation mode} & \multicolumn{3}{|c|}{Pin Function} \\
\hline & & & & & & & & & & & & & & & \[
\begin{aligned}
& \hline \mathrm{P} 74 / \mathrm{SCKO1/} \\
& \text { TI23/TO123 }
\end{aligned}
\] & \[
\begin{gathered}
\hline \text { P75/PCL/ } \\
\text { SIO1/TI22/ } \\
\text { TO22 }
\end{gathered}
\] & \[
\begin{aligned}
& \hline \mathrm{P} 13 / \mathrm{SO} 01 / \\
& \mathrm{TI} 13 / \mathrm{TO} 3
\end{aligned}
\] \\
\hline 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & Note2 & \[
\stackrel{\times}{\times}
\] & Note2 & Note2 & Note2 & \[
\begin{gathered}
\times \\
\text { Note2 }
\end{gathered}
\] & Operation stop mode & \[
\begin{gathered}
\text { P74/TI23/ } \\
\text { TO123 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { P75/PCL/ } \\
& \text { TI22/TO22 }
\end{aligned}
\] & \[
\begin{gathered}
\hline \text { P13/TI13/ } \\
\text { TO13 }
\end{gathered}
\] \\
\hline \multirow[t]{6}{*}{1} & \multirow[t]{6}{*}{0} & \multirow[t]{6}{*}{0} & 0 & 1 & 1 & 0 & 1 & 1 & \(\times\) & 1 & \(\times\) & \[
\begin{gathered}
\times \\
\text { Note2 }
\end{gathered}
\] & \[
\left\lvert\, \begin{gathered}
\times \\
\text { Note2 }
\end{gathered}\right.
\] & Slave CSIO1 reception & \[
\begin{gathered}
\text { SCK01 } \\
\text { (input) }
\end{gathered}
\] & SIO1 & \[
\begin{gathered}
\text { P13/TI13/ } \\
\text { TO13 }
\end{gathered}
\] \\
\hline & & & 1 & \[
\begin{gathered}
0 / 1 \\
\text { Note3 }
\end{gathered}
\] & 1 & 1 & 0 & 1 & \(\times\) & \[
\stackrel{\times}{\times} \mathrm{Note2}
\] & \[
\begin{gathered}
\times \\
\text { Note2 }
\end{gathered}
\] & 0 & 1 & Slave CSIO1 transmission & \[
\begin{aligned}
& \text { SCK01 } \\
& \text { (input) }
\end{aligned}
\] & \[
\begin{aligned}
& \text { P75/PCL/ } \\
& \text { TI22/TO22 }
\end{aligned}
\] & SO01 \\
\hline & & & 1 & \[
\begin{aligned}
& \text { O/1 } \\
& \text { Note3 }
\end{aligned}
\] & 1 & 1 & 1 & 1 & \(\times\) & 1 & \(\times\) & 0 & 1 & Slave CSIO1 transmission/ reception & \[
\begin{aligned}
& \text { SCK01 } \\
& \text { (input) }
\end{aligned}
\] & SIO1 & SO01 \\
\hline & & & 0 & 1 & 0/1 & 0 & 1 & 0 & 1 & 1 & \(\times\) & \[
\begin{gathered}
\times \\
\text { Note2 }
\end{gathered}
\] & \[
\left\lvert\, \begin{gathered}
\times \\
\text { Note2 }
\end{gathered}\right.
\] & Master CSIO1 reception & \begin{tabular}{l}
SCK01 \\
(output)
\end{tabular} & SIO1 & \[
\begin{gathered}
\text { P13/TI13/ } \\
\text { TO13 }
\end{gathered}
\] \\
\hline & & & 1 & 0/1 Note3 & 0/1 Note3 & 1 & 0 & 0 & 1 & \[
\stackrel{\times}{\times}
\] & Note2 & 0 & 1 & Master CSIO1 transmission & SCK01 (output) & \[
\begin{aligned}
& \hline \text { P75/PCL/ } \\
& \text { TI22/TO22 }
\end{aligned}
\] & SO01 \\
\hline & & & 1 & \[
\begin{gathered}
\hline 0 / 1 \\
\text { Note3 }
\end{gathered}
\] & \[
\left\lvert\, \begin{gathered}
0 / 1 \\
\text { Note3 }
\end{gathered}\right.
\] & 1 & 1 & 0 & 1 & 1 & \(\times\) & 0 & 1 & Master CSIO1 transmission/ reception & SCK01 (output) & SIO1 & SO01 \\
\hline
\end{tabular}

Notes 1. The SEO register is a read-only status register which is set using the SSO and ST0 registers.
2. This pin can be set as a port function pin or other alternate function pin.
3. This is 0 or 1 , depending on the communication operation. For details, refer to \(\mathbf{1 2 . 3}\) (12) Serial output register m (SOm).

Table 12-9. Relationship between register settings and pins (Channel 1 of unit \(0: C S I 01, S C S I 010=1\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \text { MD } \\
& 012
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \text { MD } \\
& 011
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline \text { SOE } \\
01
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \text { SO } \\
& 01
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { CKO } \\
01
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { TXE } \\
01
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline \text { RXE } \\
01
\end{array}
\]} & \multirow[t]{2}{*}{PM56} & \multirow[t]{2}{*}{P56} & \multirow[t]{2}{*}{PM55} & \multirow[t]{2}{*}{P55} & \multirow[t]{2}{*}{PM54} & \multirow[t]{2}{*}{P54} & \multirow[t]{2}{*}{Operation mode} & \multicolumn{3}{|c|}{Pin Function} \\
\hline & & & & & & & & & & & & & & & \[
\begin{aligned}
& \hline \text { P56/TI16/ } \\
& \text { TO16/ } \\
& \text { SCK01 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { P55/TI15/ } \\
& \text { TO15/SI01 }
\end{aligned}
\] & \[
\begin{gathered}
\hline \mathrm{P} 54 / \mathrm{TI} 14 / \\
\mathrm{TO} 14 / \mathrm{SOO} \\
1
\end{gathered}
\] \\
\hline 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & Note2 & Note2 & Note2 & Note2 & \[
\stackrel{\times}{\times} \text { Note2 }
\] & Note2 & Operation stop mode & \[
\begin{aligned}
& \text { P56/TI16/ } \\
& \text { TO16/ }
\end{aligned}
\] & \[
\begin{aligned}
& \text { P55/TI15/ } \\
& \text { TO15 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { P54/TI14/ } \\
& \text { TO14 }
\end{aligned}
\] \\
\hline \multirow[t]{6}{*}{1} & \multirow[t]{6}{*}{0} & \multirow[t]{6}{*}{0} & 0 & 1 & 1 & 0 & 1 & 1 & \(\times\) & 1 & \(\times\) & \[
\stackrel{\times}{\times}
\] & \[
\stackrel{\times}{\times}
\] & Slave CSIO1 reception & \[
\begin{gathered}
\text { SCK01 } \\
\text { (input) }
\end{gathered}
\] & SIO1 & \[
\begin{gathered}
\text { P54/TI14/ } \\
\text { TO14 }
\end{gathered}
\] \\
\hline & & & 1 & 0/1 Note3 & 1 & 1 & 0 & 1 & \(\times\) & \[
\begin{array}{c|}
\hline \times \\
\text { Note2 }
\end{array}
\] &  & 0 & 1 & Slave CSIO1 transmission & \[
\begin{aligned}
& \hline \text { SCK01 } \\
& \text { (input) }
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { P55/TI15/ } \\
& \text { TO15 }
\end{aligned}
\] & SO01 \\
\hline & & & 1 & \[
0 / 1
\]
Note3 & 1 & 1 & 1 & 1 & \(\times\) & 1 & \(\times\) & 0 & 1 & Slave CSIO1 transmission/ reception & \[
\begin{aligned}
& \text { SCK01 } \\
& \text { (input) }
\end{aligned}
\] & SIO1 & SO01 \\
\hline & & & 0 & 1 & 0/1 & 0 & 1 & 0 & 1 & 1 & \(\times\) & \[
\begin{array}{|c|}
\hline \times \\
\text { Note2 }
\end{array}
\] & \[
\begin{array}{|c|}
\times \\
\hline \text { Note2 }
\end{array}
\] & Master CSIO1 reception & SCK01 (output) & SIO1 & \[
\begin{gathered}
\text { P54/TI14/ } \\
\text { TO14 }
\end{gathered}
\] \\
\hline & & & 1 & \[
0 / 1
\]
Note3 & \[
\left|\begin{array}{c}
0 / 1 \\
\text { Note3 }
\end{array}\right|
\] & 1 & 0 & 0 & 1 & \[
\begin{gathered}
\times \\
\text { Note2 }
\end{gathered}
\] & \[
\begin{gathered}
\times \\
\text { Note2 }
\end{gathered}
\] & 0 & 1 & Master CSIO1 transmission & SCK01 (output) & \[
\begin{aligned}
& \text { P55/TI15/ } \\
& \text { TO15 }
\end{aligned}
\] & SO01 \\
\hline & & & 1 & 0/1 Note3 & \[
\begin{gathered}
\hline 0 / 1 \\
\text { Note3 }
\end{gathered}
\] & 1 & 1 & 0 & 1 & 1 & \(\times\) & 0 & 1 & Master CSIO1 transmission/ reception & \[
\begin{aligned}
& \text { SCK01 } \\
& \text { (output) }
\end{aligned}
\] & SIO1 & SO01 \\
\hline
\end{tabular}

Notes 1. The SEO register is a read-only status register which is set using the SSO and STO registers.
2. This pin can be set as a port function pin or other alternate function pin.
3. This is 0 or 1 , depending on the communication operation. For details, refer to \(\mathbf{1 2 . 3}\) (12) Serial output register \(\mathbf{m}\) (SOm).

Table 12-10. Relationship between register settings and pins (Channel 0 of unit 1: CSI10, SCSI100 \(=0\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{gathered}
\text { SE } \\
10 \\
\text { Note1 }
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { MD } \\
& 102
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { MD } \\
& 101
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { SOE } \\
10
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { SO } \\
10
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { CKO } \\
10
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { TXE } \\
10
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { RXE } \\
10
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { PM } \\
10
\end{gathered}
\]} & \multirow[t]{2}{*}{P133} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { PM } \\
& 132
\end{aligned}
\]} & \multirow[t]{2}{*}{P132} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { PM } \\
& 131
\end{aligned}
\]} & \multirow[t]{2}{*}{P131} & \multirow[t]{2}{*}{Operation mode} & \multicolumn{3}{|c|}{Pin Function} \\
\hline & & & & & & & & & & & & & & & \[
\begin{gathered}
\text { P133/SCK10/ } \\
\text { TI22/TO22 }
\end{gathered}
\] & P132/SI10/
LRxD1/INTPLR1
/TI20/TO20 & \[
\begin{gathered}
\text { P131/SO10/ } \\
\text { LTxD1/TI21/ } \\
\text { TO21 }
\end{gathered}
\] \\
\hline 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & Note2 & Note2 & \[
\begin{gathered}
\times \\
\text { Note2 }
\end{gathered}
\] & Note2 & Note2 & \[
\begin{gathered}
\times \\
\text { Note2 }
\end{gathered}
\] & Operation stop mode & P132/INTP4/
CTxD/LTxD1/
TI00/P133/
TI22/TO22 & \[
\begin{gathered}
\text { P132/INTP5/ } \\
\text { LRxD1/ } \\
\text { INTPLR1/TI20/ } \\
\text { TO20 }
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{P} 131 / \mathrm{TI} 21 / \\
\mathrm{TO} 21
\end{gathered}
\] \\
\hline \multirow[t]{6}{*}{1} & \multirow[t]{6}{*}{0} & \multirow[t]{6}{*}{0} & 0 & 1 & 1 & 0 & 1 & 1 & \(\times\) & 1 & \(\times\) & Note2 & Note2 & Slave CSI10 reception & SCK10 (input) & SI10 & \[
\begin{gathered}
\mathrm{P} 131 / \mathrm{TI} 21 / \\
\text { TO21 }
\end{gathered}
\] \\
\hline & & & 1 & \begin{tabular}{l}
\[
0 / 1
\] \\
Note3
\end{tabular} & 1 & 1 & 1 & 1 & \(\times\) & \[
\begin{gathered}
\times \\
\text { Note2 }
\end{gathered}
\] & \[
\begin{gathered}
\times \\
\text { Note2 }
\end{gathered}
\] & 0 & 1 & Slave CSI10 transmission & SCK10 (input) & \[
\begin{aligned}
& \text { P132/INTP5/ } \\
& \text { TI20/TO20 }
\end{aligned}
\] & SO10 \\
\hline & & & 1 & \begin{tabular}{l}
\[
0 / 1
\] \\
Note3
\end{tabular} & 1 & 1 & 1 & 1 & \(\times\) & 1 & \(\times\) & 0 & 1 & \begin{tabular}{l}
Slave CSI10 \\
transmission/ reception
\end{tabular} & SCK10 (input) & SI10 & SO10 \\
\hline & & & 0 & 1 & 0/1 & 0 & 1 & 0 & 1 & 1 & \(\times\) & \[
\stackrel{\times}{\text { Note2 }}
\] & \[
\begin{gathered}
x \\
\text { Note2 }
\end{gathered}
\] & Master CSI10 reception & SCK10 (output) & SI10 & \[
\begin{gathered}
\mathrm{P} 131 / \mathrm{TI} 21 / \\
\text { TO21 }
\end{gathered}
\] \\
\hline & & & 1 & \[
\begin{gathered}
\text { 0/1 } \\
\text { Note3 }
\end{gathered}
\] & 0/1 Note3 & 1 & 0 & 0 & 1 & Note2 & Note2 & 0 & 1 & Master CSI10 transmission & SCK10 (output) & \[
\begin{aligned}
& \text { P132/INTP5/ } \\
& \text { TI20/TO20 }
\end{aligned}
\] & SO10 \\
\hline & & & 1 & \[
0 / 1
\]
Note3 & \[
\begin{gathered}
\text { 0/1 } \\
\text { Note3 }
\end{gathered}
\] & 1 & 1 & 0 & 1 & 1 & \(\times\) & 0 & 1 & Master CSI10 transmission/ reception & SCK10 (output) & SI10 & SO10 \\
\hline
\end{tabular}

Notes 1. The SE1 register is a read-only status register which is set using the SS1 and ST1 registers.
2. This pin can be set as a port function pin or other alternate function pin.
3. This is 0 or 1 , depending on the communication operation. For details, refer to \(\mathbf{1 2 . 3}\) (12) Serial output register \(\mathbf{m}\) (SOm).

Caution The shaded pins are provided at two ports. Select either port by using the corresponding register.

Table 12-11. Relationship between register settings and pins (Channel 0 of unit 1: CSI10, SCSI100=1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{gathered}
\text { SE } \\
10 \\
\text { Note1 }
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& M D \\
& 102
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { MD } \\
& 101
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { SOE } \\
10
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { SO } \\
10
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { CKO } \\
10
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { TXE } \\
10
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { RXE } \\
10
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { PM } \\
10
\end{gathered}
\]} & \multirow[t]{2}{*}{P51} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { PM } \\
52
\end{gathered}
\]} & \multirow[t]{2}{*}{P52} & \multirow[t]{2}{*}{\[
\begin{gathered}
P M \\
53
\end{gathered}
\]} & \multirow[t]{2}{*}{P53} & \multirow[t]{2}{*}{Operation mode} & \multicolumn{3}{|c|}{Pin Function} \\
\hline & & & & & & & & & & & & & & & \[
\begin{aligned}
& \text { P51/TIO4/ } \\
& \text { TO04/SCK10 }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{P} 52 / \mathrm{T} I 06 / \\
& \mathrm{TO} 06 / \mathrm{SI} 10
\end{aligned}
\] & \[
\begin{aligned}
& \text { P53/TI13/ } \\
& \text { TO13/SO10 }
\end{aligned}
\] \\
\hline 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & \[
\stackrel{\times}{\times} \begin{gathered}
\text { Note2 }
\end{gathered}
\] & Note2 & Note2 & Note2 & Note2 & Note2 & Operation stop mode & \[
\begin{gathered}
\text { P51/TIO4/ } \\
\text { TO04 }
\end{gathered}
\] & \[
\begin{gathered}
\text { P52/TI06/ } \\
\text { TO06 }
\end{gathered}
\] & \[
\begin{gathered}
\text { P53/TI13/ } \\
\text { TO13 }
\end{gathered}
\] \\
\hline \multirow[t]{6}{*}{1} & \multirow[t]{6}{*}{0} & \multirow[t]{6}{*}{0} & 0 & 1 & 1 & 0 & 1 & 1 & \(\times\) & 1 & \(\times\) & Note2 & \(\stackrel{\times}{\times}\) & Slave CSI10 reception & SCK10 (input) & SI10 & \[
\begin{gathered}
\text { P53/TI13/ } \\
\text { TO13 }
\end{gathered}
\] \\
\hline & & & 1 & 0/1 Note3 & 1 & 1 & 1 & 1 & \(\times\) & Note2 & Note2 & 0 & 1 & \begin{tabular}{l}
Slave CSI10 \\
transmission
\end{tabular} & SCK10 (input) & \[
\begin{gathered}
\text { P52/TIO6/ } \\
\text { TO06 }
\end{gathered}
\] & SO10 \\
\hline & & & 1 & \begin{tabular}{l}
\[
0 / 1
\] \\
Note3
\end{tabular} & 1 & 1 & 1 & 1 & \(\times\) & 1 & \(\times\) & 0 & 1 & \begin{tabular}{l}
Slave CSI10 \\
transmission/ reception
\end{tabular} & SCK10 (input) & SI10 & SO10 \\
\hline & & & 0 & 1 & 0/1 & 0 & 1 & 0 & 1 & 1 & \(\times\) & Note2 & \[
\stackrel{\times}{\times}
\] & Master CSIIO reception & SCK10 (output) & SI10 & \[
\begin{gathered}
\text { P53/TI13/ } \\
\text { TO13 }
\end{gathered}
\] \\
\hline & & & 1 & \[
\begin{gathered}
\text { O/1 } \\
\text { Note3 }
\end{gathered}
\] & \[
0 / 1
\]
\[
\text { Note } 3
\] & 1 & 0 & 0 & 1 & Note2 & Note2 & 0 & 1 & Master CSI10 transmission & SCK10 (output) & \[
\begin{aligned}
& \text { P52/TIO6/ } \\
& \text { TO06 }
\end{aligned}
\] & SO10 \\
\hline & & & 1 & \[
\begin{gathered}
\text { 0/1 } \\
\text { Note3 }
\end{gathered}
\] & \begin{tabular}{l}
\[
0 / 1
\] \\
Note3
\end{tabular} & 1 & 1 & 0 & 1 & 1 & \(\times\) & 0 & 1 & Master CSI10 transmission/ reception & SCK10 (output) & SI10 & SO10 \\
\hline
\end{tabular}

Notes 1. The SE1 register is a read-only status register which is set using the SS1 and ST1 registers.
2. This pin can be set as a port function pin or other alternate function pin.
3. This is 0 or 1 , depending on the communication operation. For details, refer to \(\mathbf{1 2 . 3}\) (12) Serial output register \(\mathbf{m}\) (SOm).

Caution The shaded pins are provided at two ports. Select either port by using the corresponding register.

Table 12-12. Relationship between register settings and pins (Channel 1 of unit 1: IIC11, SIIC1: 0, SIIC0: 0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { SE11 } \\
& \text { Note1 }
\end{aligned}
\]} & \multirow[t]{2}{*}{MD112} & \multirow[t]{2}{*}{MD111} & \multirow[t]{2}{*}{SOE11} & \multirow[t]{2}{*}{SO11} & \multirow[t]{2}{*}{CKO11} & \multirow[t]{2}{*}{TXE11} & \multirow[t]{2}{*}{RXE11} & \multirow[t]{2}{*}{PM60} & \multirow[t]{2}{*}{P60} & \multirow[t]{2}{*}{PM61} & \multirow[t]{2}{*}{P61} & \multirow[t]{2}{*}{POM1} & \multirow[t]{2}{*}{Operation mode} & \multicolumn{2}{|c|}{Pin Function} \\
\hline & & & & & & & & & & & & & & \[
\begin{aligned}
& \text { P60/TI20/TO20/ } \\
& \text { SCL11/INTP1 }
\end{aligned}
\] & P61/TI21/TO21/ SDA11/INTP3 \\
\hline \multirow[t]{3}{*}{0} & \multirow[t]{9}{*}{1} & \multirow[t]{9}{*}{0} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{\[
\begin{gathered}
\text { 0/1 } \\
\text { Note2 }
\end{gathered}
\]} & \multirow[t]{3}{*}{\begin{tabular}{l}
0/1 \\
Note2
\end{tabular}} & 0 & 0 & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{\begin{tabular}{l}
IIC11 \\
start condition
\end{tabular}} & \multirow[t]{3}{*}{SCL11} & \multirow[t]{3}{*}{SDA11} \\
\hline & & & & & & 1 & 0 & & & & & & & & \\
\hline & & & & & & 0 & 1 & & & & & & & & \\
\hline \multirow[t]{3}{*}{1} & & & 1 & \[
\begin{gathered}
0 / 1 \\
\text { Note4 }
\end{gathered}
\] & 0/1 Note4 & 1 & 0 & 0 & 1 & 0 & 1 & 1 & \begin{tabular}{l}
IIC11 address \\
field transmission
\end{tabular} & SCL11 & SDA11 \\
\hline & & & 1 & \[
\begin{gathered}
\text { O/1 } \\
\text { Note4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { O/1 } \\
\text { Note4 }
\end{gathered}
\] & 1 & 0 & 0 & 1 & 0 & 1 & 1 & IIC11 data transmission & SCL11 & SDA11 \\
\hline & & & 1 & \[
\begin{gathered}
\text { 0/1 } \\
\text { Note4 }
\end{gathered}
\] & \begin{tabular}{l}
\[
0 / 1
\] \\
Note4
\end{tabular} & 0 & 1 & 0 & 1 & 0 & 1 & 1 & IIC11 data reception & SCL11 & SDA11 \\
\hline \multirow[t]{3}{*}{0} & & & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{\[
\begin{gathered}
\text { O/1 } \\
\text { Note5 }
\end{gathered}
\]} & \multirow[t]{3}{*}{\[
\begin{gathered}
\text { O/1 } \\
\text { Note5 }
\end{gathered}
\]} & 0 & 1 & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{\begin{tabular}{l}
IIC11 \\
stop condition
\end{tabular}} & \multirow[t]{3}{*}{SCL11} & \multirow[t]{3}{*}{SDA11} \\
\hline & & & & & & 1 & 0 & & & & & & & & \\
\hline & & & & & & 0 & 1 & & & & & & & & \\
\hline
\end{tabular}

Notes 1. The SE1 register is a read-only status register which is set using the SS1 and ST1 registers
2. Set the CKO11 bit to 1 before a start condition is generated. Clear the SO11 bit from 1 to 0 when the start condition is generated.
3. This pin can be set as a port function pin.
4. This is 0 or 1 , depending on the communication operation. For details, refer to \(\mathbf{1 2 . 3}\) (12) Serial output register \(\mathbf{m}\) (SOm).
5. Set the CKO11 bit to 1 before a stop condition is generated. Clear the SO11 bit from 0 to 1 when the stop condition is generated.

Table 12-13. Relationship between register settings and pins (Channel 1 of unit 1: IIC11, SIIC1 \(=0, \operatorname{SIICO}=1\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { SE11 } \\
& \text { Note1 }
\end{aligned}
\]} & \multirow[t]{2}{*}{MD112} & \multirow[t]{2}{*}{MD111} & \multirow[t]{2}{*}{SOE11} & \multirow[t]{2}{*}{SO11} & \multirow[t]{2}{*}{CKO11} & \multirow[t]{2}{*}{TXE11} & \multirow[t]{2}{*}{RXE11} & \multirow[t]{2}{*}{PM30} & \multirow[t]{2}{*}{P30} & \multirow[t]{2}{*}{PM31} & \multirow[t]{2}{*}{P31} & \multirow[t]{2}{*}{POM2} & \multirow[t]{2}{*}{Operation mode} & \multicolumn{2}{|c|}{Pin Function} \\
\hline & & & & & & & & & & & & & & P30/TI20/TO20/ SCL11 & P31/TI21/TO21/ SDA11 \\
\hline \multirow[t]{3}{*}{0} & \multirow[t]{9}{*}{1} & \multirow[t]{9}{*}{0} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{\[
\begin{gathered}
0 / 1 \\
\text { Note2 }
\end{gathered}
\]} & \multirow[t]{3}{*}{\[
0 / 1
\]
Note2} & 0 & 0 & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{IIC11 start condition} & \multirow[t]{3}{*}{SCL11} & \multirow[t]{3}{*}{SDA11} \\
\hline & & & & & & 1 & 0 & & & & & & & & \\
\hline & & & & & & 0 & 1 & & & & & & & & \\
\hline \multirow[t]{3}{*}{1} & & & 1 & \[
\begin{gathered}
\text { 0/1 } \\
\text { Note4 }
\end{gathered}
\] & \begin{tabular}{l}
0/1 \\
Note4
\end{tabular} & 1 & 0 & 0 & 1 & 0 & 1 & 1 & \begin{tabular}{l}
IIC11 address \\
field transmission
\end{tabular} & SCL11 & SDA11 \\
\hline & & & 1 & 0/1 Note4 & \[
\begin{gathered}
\text { 0/1 } \\
\text { Note4 }
\end{gathered}
\] & 1 & 0 & 0 & 1 & 0 & 1 & 1 & IIC11 data transmission & SCL11 & SDA11 \\
\hline & & & 1 & \[
\begin{gathered}
\text { 0/1 } \\
\text { Note4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { 0/1 } \\
\text { Note4 }
\end{gathered}
\] & 0 & 1 & 0 & 1 & 0 & 1 & 1 & IIC11 data reception & SCL11 & SDA11 \\
\hline \multirow[t]{3}{*}{0} & & & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{0/1 Note5} & \multirow[t]{3}{*}{\[
\begin{gathered}
\text { 0/1 } \\
\text { Note5 }
\end{gathered}
\]} & 0 & 1 & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{\begin{tabular}{l}
IIC11 \\
stop condition
\end{tabular}} & \multirow[t]{3}{*}{SCL11} & \multirow[t]{3}{*}{SDA11} \\
\hline & & & & & & 1 & 0 & & & & & & & & \\
\hline & & & & & & 0 & 1 & & & & & & & & \\
\hline
\end{tabular}

Notes 1. The SE1 register is a read-only status register which is set using the SS1 and ST1 registers.
2. Set the CKO11 bit to 1 before a start condition is generated. Clear the SO11 bit from 1 to 0 when the start condition is generated.
3. This pin can be set as a port function pin.
4. This is 0 or 1 , depending on the communication operation. For details, refer to \(\mathbf{1 2 . 3}\) (12) Serial output register \(\mathbf{m}\) (SOm).
5. Set the CKO11 bit to 1 before a stop condition is generated. Clear the SO11 bit from 0 to 1 when the stop condition is generated.

Table 12-14. Relationship between register settings and pins (Channel 1 of unit 1: IIC11, SIIC1 = 1, SIIC0 = 0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { SE11 } \\
& \text { Note1 }
\end{aligned}
\]} & \multirow[t]{2}{*}{MD112} & \multirow[t]{2}{*}{MD111} & \multirow[t]{2}{*}{SOE11} & \multirow[t]{2}{*}{SO11} & \multirow[t]{2}{*}{CKO11} & \multirow[t]{2}{*}{TXE11} & \multirow[t]{2}{*}{RXE11} & \multirow[t]{2}{*}{PM136} & \multirow[t]{2}{*}{P136} & \multirow[t]{2}{*}{PM50} & \multirow[t]{2}{*}{P50} & \multirow[t]{2}{*}{РОM5} & \multirow[t]{2}{*}{Operation mode} & \multicolumn{2}{|c|}{Pin Function} \\
\hline & & & & & & & & & & & & & & P136/TIO0/TO00/
SCL11 & P50/T121/TO21/
SDA11 \\
\hline \multirow[t]{3}{*}{0} & \multirow[t]{9}{*}{1} & \multirow[t]{9}{*}{0} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{\[
\begin{gathered}
\text { 0/1 } \\
\text { Note2 }
\end{gathered}
\]} & \multirow[t]{3}{*}{\[
\begin{gathered}
0 / 1 \\
\text { Note2 }
\end{gathered}
\]} & 0 & 0 & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{\begin{tabular}{l}
IIC11 \\
start condition
\end{tabular}} & \multirow[t]{3}{*}{SCL11} & \multirow[t]{3}{*}{SDA11} \\
\hline & & & & & & 1 & 0 & & & & & & & & \\
\hline & & & & & & 0 & 1 & & & & & & & & \\
\hline \multirow[t]{3}{*}{1} & & & 1 & \[
\begin{gathered}
0 / 1 \\
\text { Note4 }
\end{gathered}
\] & \[
\begin{gathered}
0 / 1 \\
\text { Note4 }
\end{gathered}
\] & 1 & 0 & 0 & 1 & 0 & 1 & 1 & \begin{tabular}{l}
IIC11 address \\
field transmission
\end{tabular} & SCL11 & SDA11 \\
\hline & & & 1 & \[
\begin{gathered}
0 / 1 \\
\text { Note4 }
\end{gathered}
\] & \[
\begin{gathered}
0 / 1 \\
\text { Note4 }
\end{gathered}
\] & 1 & 0 & 0 & 1 & 0 & 1 & 1 & IIC11 data transmission & SCL11 & SDA11 \\
\hline & & & 1 & \[
\begin{gathered}
\text { 0/1 } \\
\text { Note4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { O/1 } \\
\text { Note } 4
\end{gathered}
\] & 0 & 1 & 0 & 1 & 0 & 1 & 1 & IIC11 data reception & SCL11 & SDA11 \\
\hline \multirow[t]{3}{*}{0} & & & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{\[
\begin{gathered}
0 / 1 \\
\text { Note5 }
\end{gathered}
\]} & \multirow[t]{3}{*}{\[
\begin{gathered}
\text { O/1 } \\
\text { Note5 }
\end{gathered}
\]} & 0 & 1 & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{\begin{tabular}{l}
IIC11 \\
stop condition
\end{tabular}} & \multirow[t]{3}{*}{SCL11} & \multirow[t]{3}{*}{SDA11} \\
\hline & & & & & & 1 & 0 & & & & & & & & \\
\hline & & & & & & 0 & 1 & & & & & & & & \\
\hline
\end{tabular}

Notes 1. The SE1 register is a read-only status register which is set using the SS1 and ST1 registers
2. Set the CKO11 bit to 1 before a start condition is generated. Clear the SO11 bit from 1 to 0 when the start condition is generated.
3. This pin can be set as a port function pin or other alternate function pin.
4. This is 0 or 1 , depending on the communication operation. For details, refer to \(\mathbf{1 2 . 3}\) (12) Serial output register \(\mathbf{m}\) (SOm)
5. Set the CKO11 bit to 1 before a stop condition is generated. Clear the SO11 bit from 0 to 1 when the stop condition is generated.

Table 12-15. Relationship between register settings and pins (Channel 0 and 1 of unit 0: UART0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{array}{|c}
\text { SE } \\
00 \\
\text { Note1 }
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { SE } \\
01 \\
\text { Noter }
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { MD } \\
& 002
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { MD } \\
& 001
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{MD} \\
& 012
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { MD } \\
& 011
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|c}
\hline \text { SOE } \\
00
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { SO } \\
& 00
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { TXE } \\
00
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { RXE } \\
01
\end{gathered}
\]} & \multirow[t]{2}{*}{PM11} & \multirow[t]{2}{*}{P11} & \multirow[t]{2}{*}{PM12} & \multirow[t]{2}{*}{P12} & \multirow[t]{2}{*}{Operation mode} & \multicolumn{2}{|l|}{Pin Function} \\
\hline & & & & & & & & & & & & & & & P11/LRxD1/ INTPLR1/ SIOO/RxDO/ TI11/TO11 & P12/
SO00/TxD0/
TI12/TO12/
INTP2 \\
\hline 0 & 0 & \(\times\) & \(\times\) & \(\times\) & \(\times\) & 0 & 1 & 0 & 0 & Note2 & Note2 & \[
\begin{array}{|c}
\times \\
\text { Note2 }
\end{array}
\] & \[
\begin{gathered}
\times \\
\text { Note2 }
\end{gathered}
\] & Operation stop mode & \begin{tabular}{l}
P11/LRxD1/ \\
INTPLR1/ \\
SIOO/RxD0/ \\
TI11/TO11
\end{tabular} & \[
\begin{gathered}
\text { P12/ } \\
\text { SO00/TxD0/ } \\
\text { TI12/TO12/ } \\
\text { INTP2 }
\end{gathered}
\] \\
\hline 0 & 1 & \(\times\) & \(\times\) & 0 & 1 & 0 & 1 & 0 & 1 & 1 & \(\times\) & Note2 & Note2 & UARTO reception & RxD0 & \[
\begin{gathered}
\text { P12/ } \\
\text { TI12/TO12/ } \\
\text { INTP2 } \\
\hline
\end{gathered}
\] \\
\hline 1 & 0 & 0 & 1 & \(\times\) & \(\times\) & 1 & \[
0 / 1
\]
Note3 & 1 & 0 & \(\times\) & \(\times\) & 0 & 1 & UARTO transmission & P11/LRxD1/ INTPLR1/ TI11/TO11 & TxD0 \\
\hline 1 & 1 & 0 & 1 & 0 & 1 & 1 & \[
0 / 1
\]
Note3 & 1 & 1 & 1 & \(\times\) & 0 & 1 & UARTO transmission/ reception & RxD0 & TxD0 \\
\hline
\end{tabular}

Notes 1. The SEO register is a read-only status register which is set using the SSO and STO registers.
2. This pin can be set as a port function pin or other alternate function pin
3. This is 0 or 1 , depending on the communication operation. For details, refer to 12.3 (12) Serial output register m (SOm).

Caution The shaded pins are provided at some ports. Select either port by using the corresponding register.

\section*{CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF)}

In the RL78/D1A, two asynchronous serial interface LIN-UART (UARTF) are provided.

\subsection*{13.1 Features}

O Maximum transfer rate: 1 Mbps (using dedicated baud rate generator)
O Full-duplex communication: Internal LIN-UART receive data register \(n\) (UFnRX) Internal LIN-UART transmit data register n (UFnTX)
O 2-pin configuration: LTxDn: Transmit data output pin LRxDn: Receive data input pin
O Reception data/reception error detection function
- Parity error
- Framing error
- Overrun error
- Function to detect consistency errors in LIN communication data
- Function to detect successful BF reception
- ID parity error
- Checksum error
- Response preparation error
- ID match function
- Expansion bit detection function

O Interrupt sources: 3
- Reception complete interrupt (INTLRn)
- Transmission interrupt (INTLTn)
- Status interrupt (INTLSn)

O Character length: 7, 8 bits
O Communication with 9-bit data length possible by expansion bit setting
O When an expansion bit is at the expected level, the received data can be compared with 8-bit data set in a register in advance
O Internal 3-bit prescaler
O Parity function: Odd, even, 0, none
O Transmission stop bit: 1, 2 bits
O On-chip dedicated baud rate generator
O MSB-/LSB-first transfer selectable
O Transmit/receive data inverted input/output possible
O Guarantee for stop bit of reception (suspension of transmission start during stop bit of reception when starting transmission possible)

Remark \(\mathrm{n}=0,1\)

O Transmission/reception function in the LIN (Local Interconnect Network) communication format
- 13 to 20 bits selectable for BF transmission
- Recognition of 11 bits or more in the LIN communication format possible for BF reception
- BF reception flag provided
- Detection of new BF reception possible during data communication
- Function to check consistency of transmit data provided (function to detect mismatches by comparing transmit data and receive data)
- Automatic slave baud rate setting
- Automatic checksum generation function provided (function to automatically calculate the checksum during response transmission or response reception)
- ID parity check function provided (function to automatically check the parity bit of the PID received)

Remark LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps ) serial communication protocol intended to aid the cost reduction of an automotive network.
LIN communication is single-master communication, and up to 15 slaves can be connected to one master. The LIN slaves are used to control the switches, actuators, and sensors, and these are connected to the LIN master via the LIN network.

Normally, the LIN master is connected to a network such as CAN (Controller Area Network).
In addition, the LIN bus uses a single-wire method and is connected to the nodes via a transceiver that complies with ISO9141.
In the LIN protocol, the master transmits a frame with baud rate information and the slave receives it and corrects the baud rate error. Therefore, communication is possible when the baud rate error in the slave is \(\pm 14 \%\) or less.

\subsection*{13.2 Configuration}

Figure 13-1. Block Diagram of Asynchronous Serial Interface LIN-UART


Note For the configuration of the baud rate generator, see Figure 13-72 Configuration of Baud Rate Generator.

Remark n = 0, 1

LIN-UART consists of the following hardware units.

Table 13-1. Configuration of LIN-UARTn
\begin{tabular}{|c|c|}
\hline Item & Configuration \\
\hline Registers & \begin{tabular}{l}
Peripheral enable register 0 (PERO) \\
LIN-UARTn control registers 0,1 (UFnCTLO, UFnCTL1) \\
LIN-UARTn option registers 0 to 2 (UFnOPT0 to UFnOPT2) \\
LIN-UARTn status register (UFnSTR) \\
LIN-UARTn status clear register (UFnSTC) \\
LIN-UARTn receive shift register \\
LIN-UARTn receive data register (UFnRX) \\
LIN-UARTn 8-bit receive data register (UFnRXB) \\
LIN-UARTn transmit shift register \\
LIN-UARTn transmit data register (UFnTX) \\
LIN-UARTn 8-bit transmit data register (UFnTXB) \\
LIN-UARTn wait transmit data register (UFnWTX) \\
LIN-UARTn 8-bit wait transmit data register (UFnWTXB) \\
LIN-UARTn ID setting register (UFnID) \\
LIN-UARTn buffer registers 0 to 8 (UFnBUF0 to UFnBUF8) \\
LIN-UARTn buffer control register (UFnBUCTL) \\
Serial communication pin select register 0, 1 (STSELO, STSEL1) \\
Port mode register 1, 7, 13 (PM1, PM7, PM13)
\end{tabular} \\
\hline
\end{tabular}

Remark \(\mathrm{n}=0,1\)

\subsection*{13.3 Control Registers}
(1) Peripheral enable register 0 (PERO)

The PERO register is used to set whether to use each peripheral hardware unit. Power consumption and noise can be reduced, because clock supply will be stopped for the hardware not to be used.
When using LIN-UART, be sure to set the bits of the LIN-UART to be used (bit 6 (LIN1EN) and bit 5 (LINOEN)) to 1. Set PERO by using a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets this register to 00 H .

Figure 13-2. Format of Peripheral Enable Register 0 (PERO)

Address: F00FOH After reset: 00 H R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & <7> & <6> & <5> & <4> & <3> & <2> & <1> & <0> \\
\hline PERO & RTCEN & LIN1EN & LINOEN & SAU1EN & SAUOEN & TAU2EN & TAU1EN & TAUOEN \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline LIN1EN & \multicolumn{1}{c|}{ LIN-UART1 input clock control } \\
\hline 0 & \begin{tabular}{l} 
Stops input clock supply. \\
\\
\\
- Writing to SFR to be used with LIN-UART1 is disabled. \\
- LIN-UART1 is in reset state.
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
Supplies input clock. \\
- Reading from and writing to SFR to be used with LIN-UART1 is enabled.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline LINOEN & \multicolumn{1}{c|}{ LIN-UARTO input clock control } \\
\hline 0 & \begin{tabular}{l} 
Stops input clock supply. \\
\\
\\
- Writing to SFR to be used with LIN-UART0 is disabled. \\
- LIN-UART0 is in reset state.
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
Supplies input clock. \\
- Reading from and writing to SFR to be used with LIN-UART0 is enabled.
\end{tabular} \\
\hline
\end{tabular}
(2) LIN-UARTn control register 0 (UFnCTLO)

The UFnCTLO register is an 8-bit register that controls serial communication operation of LIN-UARTn. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 10 H .

Figure 13-3. Format of LIN-UARTn Control Register 0 (UFnCTLO) (1/2)

Address: F0240H (UF0CTL0), F0260H (UF1CTLO) After reset: 10H R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 7 & <6> & <5> & 4 & 3 & 2 & 1 & 0 \\
\hline UFnCTLO & 0 & UFnTXE & UFnRXE & UFnDIR & UFnPS1 & UFnPS0 & UFnCL & UFnSL \\
\hline
\end{tabular}
( \(\mathrm{n}=0,1\) )
\begin{tabular}{|c|l|}
\hline UFnTXE & \multicolumn{1}{|c|}{ Transmission operation enable } \\
\hline 0 & Stops transmission operation. \\
\hline 1 & Enables transmission operation. \\
\hline
\end{tabular}
- The setting of the UFnTDL bit in the UFnOPTO register is reflected in the LTxDn pin level, irrespective of the value of the UFnTXE bit.
- When clearing the transmission enable bit (UFnCTLO.UFnTXE) after transmission completion, set (UFnOPT2.UFnITS = 1) a transmission interrupt upon transmission completion and confirm that the transmission interrupt has been generated, or clear the bit after having confirmed that the transmission status flag (UFnSTR.UFnTSF) has been cleared to " 0 " and communication has been completed
\begin{tabular}{|c|l|}
\hline UFnRXE & \multicolumn{1}{|c|}{ Reception operation enable } \\
\hline 0 & \begin{tabular}{l} 
Stops reception operation. \\
An interrupt is not generated and received data is not stored.
\end{tabular} \\
\hline 1 & Enables reception operation. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnDIR & \multicolumn{1}{|c|}{ Communication direction mode (MSB/LSB) selection } \\
\hline 0 & MSB first \\
\hline 1 & LSB first \\
\hline - Rewriting is possible only when UFnTXE \(=\) UFnRXE \(=0\). \\
- To perform transmission and reception in the LIN communication format, set the UFnDIR bit to \\
" 1 ".
\end{tabular}

Figure 13-3. Format of LIN-UARTn Control Register 0 (UFnCTLO) (2/2)
\begin{tabular}{|c|c|l|l|}
\hline UFnPS1 & UFnPS0 & Parity selection during transmission & \multicolumn{1}{|l|}{ Parity selection during reception } \\
\hline 0 & 0 & No parity output & Reception with no parity \\
\hline 0 & 1 & 0 parity output & No parity check \\
\hline 1 & 0 & Odd parity output & Odd parity check \\
\hline 1 & 1 & Even parity output & Even parity check \\
\hline
\end{tabular}
- Rewriting is possible only when UFnTXE \(=\) UFnRXE \(=0\).
- If "Reception with no parity" or "Reception with 0 parity" is selected during reception, a parity check is not performed.

Consequently, a status interrupt (INTLSn) is not generated with parity error, because the UFnPE bit of the UFnSTR register is not set.
- To perform transmission and reception in the LIN communication format, set the UFnPS1 and UFnPSO bits to " 00 ".
\begin{tabular}{|c|l|}
\hline UFnCL & \multicolumn{1}{|c|}{ Specification of data character length of 1 frame of transmit/receive data } \\
\hline 0 & 7 bits \\
\hline 1 & 8 bits \\
\hline - Rewriting is possible only when UFnTXE \(=\) UFnRXE \(=0\). \\
- To perform transmission and reception in the LIN communication format, set the UFnCL bit to "1". \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnSL & \multicolumn{1}{c|}{ Specification of length of stop bit for transmit data } \\
\hline 0 & 1 bit \\
\hline 1 & 2 bits \\
Rewriting is possible only when UFnTXE \(=\) UFnRXE \(=0\). \\
Caution & \begin{tabular}{l} 
During receive data framing error detection, only the first bit of the stop bits is \\
checked, regardless of the value of the stop bit length select bit (UFnSL).
\end{tabular} \\
\hline
\end{tabular}

Remark For details of parity, see 13.5.7 Parity types and operations.
(3) LIN-UARTn control register 1 (UFnCTL1)

See 13.10 (2) LIN-UARTn control register 1 (UFnCTL1) for details.
(4) LIN-UARTn option register 0 (UFnOPT0)

The UFnOPTO register is an 8-bit register that controls serial communication operation of LIN-UARTn. This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 13 H .

Figure 13-4. Format of LIN-UARTn Option Register 0 (UFnOPTO) (1/3)

Address: F0241H (UF0OPT0), F0261H (UF1OPT0) After reset: 14H R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & <7> & <6> & <5> & 4 & 3 & 2 & 1 & 0 \\
\hline UFnOPT0 & UFnBRF & UFnBRT & UFnBTT & UFnBLS2 & UFnBLS1 & UFnBLSO & UFnTDL & UFnRDL \\
\hline \multicolumn{9}{|l|}{( \(\mathrm{n}=0,1\) )} \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnBRF & \multicolumn{1}{c|}{ BF reception flag } \\
\hline 0 & When the UFnCTLO.UFnRXE \(=0\) is set. Also upon normal end of BF reception. \\
\hline 1 & While waiting for successful BF reception (when the UFnBRT bit is set) \\
\hline - BF (Break Field) reception is judged during LIN communication. \\
- The UFnBRF bit retains " 1 " when a BF reception error occurs, and is cleared to " 0 " when BF \\
\hline
\end{tabular} reception is started again and ends normally. It cannot be cleared by instruction.
- The UFnBRF bit is read-only.

Caution When the UFnBRF bit is 1 , whether BF reception has ended normally can be judged by checking whether the low-level period is at least 11 bits, when a high level, including noise, is input to the receive input data even for a moment. If the low-level period is at least 11 bits, BF reception is judged to be performed successfully.
When in BF reception enable mode during communication (UFnMD1, UFnMD0 \(=\) 10B), normal completion of BF reception can be confirmed by checking that the successful BF reception flag (UFnBSF) is set to 1 when a status interrupt is detected.
In BF reception enable mode during communication, a reception complete interrupt is not generated even by setting the BF reception trigger bit. However, the normal completion of BF reception can be confirmed also by checking that the UFnBRF flag is 0 when a status interrupt is detected after setting the bit.
\begin{tabular}{|c|l|}
\hline UFnBRT & BF reception trigger \\
\hline 0 & - \\
\hline 1 & BF reception trigger \\
\hline This is the BF reption trigger bit during LIN communication, and when read " 0 " is always read \\
\hline
\end{tabular}
- This is the BF reception trigger bit during LIN communication, and when read, " 0 " is always read. For BF reception, set (1) the UFnBRT bit to enable BF reception.
- Set the UFnBRT bit after having set UFnCTLO.UFnRXE to " 1 ".
- The status flag will not be updated, an interrupt request signal will not be generated, and data will not be stored.
- This bit can only be set again when the UFnBRF bit is 0 .
- When BF reception is enabled during communication, BF reception is detected as the low-level period between when the UFnBRT bit is set and when the rising edge of the reception input data is detected. Therefore, a BF will be detected even if the UFnBRT bit is set during BF reception.

Cautions 1. To release a BF reception enable state without receiving a BF, UFnRXE must be cleared to 0.
2. Transmitting data while UFnDCS and UFnBRF are " 1 " is prohibited. BF transmission, however, can be performed.
3. Setting the UFnBRT bit in automatic baud rate mode (UFnMD1, UFnMD0 = 11B) is prohibited.

Figure 13-4. Format of LIN-UARTn Option Register 0 (UFnOPT0) (2/3)
\begin{tabular}{|c|c|}
\hline UFnBTT & BF transmission trigger \\
\hline 0 & - \\
\hline 1 & BF transmission trigger \\
\hline \multicolumn{2}{|c|}{ - This is the BF transmission trigger bit during LIN communication, and when read, " 0 " is always } \\
\hline
\end{tabular}
- This is the BF transmission trigger bit during LIN communication, and when read, " 0 " is always read.
- Set the UFnBTT bit after having set UFnCTLO.UFnTXE to "1".

Cautions 1. Setting both the next transmit data and the UFnBTT bit during data transmission is prohibited.
Also, even if the UFnBTT bit is set during a BF transmission, it is invalid (a BF transmission is performed once and ends).
2. Completion of a BF transmission can be judged by checking that the UFnTSF bit is " 0 " after the BF transmission trigger bit has been set. If the next transmit data has been written to the UFnTX register during the BF transmission, however, the UFnTSF bit will not be cleared when transmitting the BF has been completed, but will retain "1".
When in BF reception enable mode during communication (UFnMD1, UFnMD0 \(=\) 10B), completion of a BF transmission can also be judged by checking that the successful BF reception flag (UFnBSF) is "1" after a status interrupt has been detected.
3. Setting the UFnBTT bit is prohibited in automatic baud rate mode (UFnMD1, UFnMDO = 11B).

Remark Before setting UFnOPT0.UFnBTT to "1" and starting BF communication, check that no data transfer is being processed (UFnSTR.UFnTSF = 0).
\begin{tabular}{|c|c|c|l|}
\hline UFnBLS2 & UFnBLS1 & UFnBLS0 & \multicolumn{1}{|c|}{ BF length selection bit } \\
\hline 1 & 0 & 1 & 13-bit output (reset value) \\
\hline 1 & 1 & 0 & 14-bit output \\
\hline 1 & 1 & 1 & 15 -bit output \\
\hline 0 & 0 & 0 & 16 -bit output \\
\hline 0 & 0 & 1 & 17 -bit output \\
\hline 0 & 1 & 0 & 18 -bit output \\
\hline 0 & 1 & 1 & 19-bit output \\
\hline 1 & 0 & 0 & 20-bit output \\
\hline \multicolumn{1}{|l|}{ This bit can be set when UFnCTLO.UFnTXE is "0". } \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnTDL & \multicolumn{1}{c|}{ Transmit data level bit } \\
\hline 0 & Normal output of transfer data \\
\hline 1 & Inverted output of transfer data \\
\hline - The LTxDn output value can be inverted by using the UFnTDL bit. \\
- This bit can be set when UFnCTLO.UFnTXE is " 0 ". \\
Cautions \begin{tabular}{ll} 
1. The LTxDn output level is inverted by controlling the UFnTDL bit, regardless of \\
the value of the UFnTXE bit. Consequently, if the UFnTDL bit is set to "1" even \\
when operation is disabled, the LTxDn output becomes low level.
\end{tabular} \\
\begin{tabular}{ll} 
2. To perform transmission and reception in the LIN communication format, set \\
& UFnTDL to " 0 ".
\end{tabular} \\
\hline
\end{tabular}

Remark \(\mathrm{n}=0,1\)

Figure 13-4. Format of LIN-UARTn Option Register 0 (UFnOPT0) (3/3)
\begin{tabular}{|c|l|}
\hline UFnRDL & \multicolumn{1}{c|}{\(\quad\) Receive data level bit } \\
\hline 0 & Normal input of transfer data \\
\hline 1 & Inverted input of transfer data \\
\hline - The LRxDn input value can be inverted by using the UFnRDL bit. \\
- This bit can be set when UFnCTLO.UFnRXE is " 0 ".
\end{tabular}\(\quad\)\begin{tabular}{r} 
Cautions \begin{tabular}{l} 
1. Be sure to enable reception (UFnRXE = 1) after having changed the UFnRDL bit. \\
When the UFnRDL bit is changed after reception has been enabled, the start bit \\
2. To perform transmission and reception in the LIN communication format, set \\
UFnRDL to " 0 ".
\end{tabular} \\
\hline
\end{tabular}
(5) LIN-UARTn option register 1 (UFnOPT1)

The UFnOPT1 register is an 8-bit register that controls serial communication operation of LIN-UARTn. This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00 H .

Caution Set the UFnOPT1 register when UFnTXE and UFnRXE are " 0 ". Only the UFnEBC bit, however, can be changed even if UFnTXE is " 1 " or UFnRXE is " 1 ". See 13.8.3 Expansion bit mode reception (with data comparison) for details.

Figure 13-5. Format of LIN-UARTn Option Register 1 (UFnOPT1) (1/3)

Address: F0244H (UF0OPT1), F0264H (UF1OPT1) After reset: 00H R/W
\begin{tabular}{c|c|c|c|c|c|c|c|}
\multicolumn{1}{c}{7} & \multicolumn{1}{c}{6} & \(<5>\) & 4 & 3 & 2 & 1 & 0 \\
\hline UFnOPT1 & UFnEBE & UFnEBL & UFnEBC & UFnIPCS & UFnACE & UFnMD1 & UFnMD0 \\
\cline { 2 - 7 } & UFnDCS \\
\hline
\end{tabular}
\[
(n=0,1)
\]
\begin{tabular}{|c|l|l|}
\hline UFnEBE & \multicolumn{1}{|c|}{ Expansion bit enable bit } \\
\hline 0 & \begin{tabular}{l} 
Disables expansion bit operation. \\
(Transmission and reception are performed in the data length ( 7,8 bits) set to \\
UFnCTLO.UFnCL.)
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
Enables expansion bit operation. \\
(Transmission and reception are performed in data length (9 bits) when \\
UFnCTLO.UFnCL is "1".)
\end{tabular} \\
\hline
\end{tabular}

Cautions 1. To perform transmission and reception in 9-bit units by setting (1) the UFnEBE bit, the data length must be set to 8 bits (UFnCL = 1). If the data length is set to 7 bits (UFnCL = 0), the setting of the UFnEBE bit will be invalid.
2. To perform transmission and reception in the LIN communication format, set UFnEBE to "0".
3. The expansion bit is included in parity check.
\begin{tabular}{|c|l|}
\hline UFnEBL & \multicolumn{1}{|c|}{ Expansion bit detection level select bit } \\
\hline 0 & Selects expansion bit value "0" as expansion bit detection level. \\
\hline 1 & Selects expansion bit value "1" as expansion bit detection level. \\
\hline
\end{tabular}

If the level selected by the UFnEBL bit is detected as the expansion bit when the expansion bit has been enabled (UFnCL = UFnEBE = 1), a status interrupt request signal (INTLSn) will be generated and an expansion bit detection flag (UEnEBD) will be set.

If the inversion level is detected as the expansion bit, a reception complete interrupt request signal (INTLRn) will be generated, but an expansion bit detection flag will not be set.

Remark The UFnEBL bit becomes valid only if UFnCL = UFnEBE = 1. See 13.8.2 Expansion bit mode reception (no data comparison) and 13.8.3 Expansion bit mode reception (with data comparison) for details.

Figure 13-5. Format of LIN-UARTn Option Register 1 (UFnOPT1) (2/3)
\begin{tabular}{|c|l|}
\hline UFnEBC & \multicolumn{1}{c|}{ Expansion bit data comparison enable bit } \\
\hline 0 & \begin{tabular}{l} 
No comparison \\
(INTLRn or INTLSn is always generated upon completion of data reception.)
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
Compares UFnRX register and UFnID register when the level selected for the UFnEBL \\
bit has been detected as the expansion bit. \\
(INTLSn is generated only when the UFnRX register and UFnID register have matched.)
\end{tabular} \\
\hline
\end{tabular}

The UFnEBC bit is used to enable comparison between the received data and the UFnID register when the expansion bit has been enabled (UFnCL = UFnEBE = 1).

Remark The UFnEBC bit becomes valid only if UFnCL = UFnEBE = 1. See 13.8.2 Expansion bit mode reception (no data comparison) and 13.8.3 Expansion bit mode reception (with data comparison) for details.
\begin{tabular}{|c|l|}
\hline UFnIPCS & \multicolumn{1}{c|}{ ID parity check select bit } \\
\hline 0 & \begin{tabular}{l} 
No automatic ID parity check \\
(Calculating the parity of the PID by using software and checking are required.)
\end{tabular} \\
\hline 1 & Automatic ID parity check \\
\hline
\end{tabular}
- The UFnIPCS bit is used to select how to handle automatic checking of the parity bit of the received PID, when in automatic baud rate mode (UFnMD1, UFnMD0 = 11B).
- If UFnIPCS is " 1 ", the parity bit is checked when the PID received in LIN communication is stored into the UFnID register. When an incorrect result has been detected, an ID parity error flag (UFnIPE) will be set and a status interrupt request signal (INTLSn) will be generated.

Remark The UFnIPCS bit becomes valid only in the automatic baud rate mode (UFnMD1, UFnMD0 \(=11 \mathrm{~B}\) ). See 13.7.3 ID parity check function for details.
\begin{tabular}{|c|c|}
\hline UFnACE & \multicolumn{1}{c|}{ Automatic checksum enable bit } \\
\hline 0 & \begin{tabular}{l} 
Disables automatic checksum calculation. \\
Response transmission: \\
Checksum must be calculated by using software and set to a \\
buffer. \\
Checksum must be calculated from the data stored into the \\
buffer by using software, and compared and checked with the \\
checksum obtained via communication.
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
Enables automatic checksum calculation. \\
Response transmission: \begin{tabular}{l} 
Checksum is automatically calculated from the data set to a \\
buffer and is automatically appended at the end of response \\
transmission. \\
Checksum is automatically calculated from the data stored \\
into the buffer and is automatically compared and checked \\
with the checksum obtained via communication.
\end{tabular} \\
\hline
\end{tabular} \\
\hline
\end{tabular}
- The UFnACE bit is used to select how to handle automatic checksum calculation during response transmission and response reception, when in automatic baud rate mode (UFnMD1, UFnMD0 \(=\) 11B).
- When response reception is performed while UFnACE is " 1 ", the checksum received in LIN communication will be checked when it is stored into a receive buffer. When an incorrect result has been detected, a checksum error flag (UFnCSE) will be set and a status interrupt request signal (INTLSn) will be generated.

Remark The UFnACE bit becomes valid only in the automatic baud rate mode (UFnMD1, UFnMD0 \(=11 B\) ). See 13.7.4 Automatic checksum function for details.

Figure 13-5. Format of LIN-UARTn Option Register 1 (UFnOPT1) (3/3)
\begin{tabular}{|c|c|l|}
\hline UFnMD1 & UFnMD0 & \multicolumn{1}{|c|}{ LIN-UART operation mode select bit } \\
\hline 0 & 0 & Normal UART mode \\
\hline 0 & 1 & Setting prohibited \\
\hline 1 & 0 & \begin{tabular}{l} 
LIN communication: BF reception enable mode during communication \\
Detects a new Break Field during data communication. \\
(When a low level has been detected at the stop bit position, a wait is \\
performed until the next high level is detected and a new BF reception is \\
recognized if the low-level period is at least 11 bits.)
\end{tabular} \\
\hline 1 & 1 & LIN communication: Automatic baud rate mode \\
\hline
\end{tabular}

Cautions 1. Setting to automatic baud rate mode (UFnMD1, UFnMD0 = 11B) is prohibited for a LIN communication master.
2. Be sure to also set the UFnDCS bit to " 1 " when in BF reception enable mode during communication (UFnMD1, UFnMDO \(=10 \mathrm{~B}\) ) or in automatic baud rate mode (UFnMD1, UFnMD0 = 11B).

Remark When in BF reception enable mode during communication (UFnMD1, UFnMD0 \(=0 B\) )during LIN communication, set TMLINn to 1 and select the input signal of the serial data input pin (LRxDn) as a timer input.
\begin{tabular}{|c|l|}
\hline UFnDCS & \multicolumn{1}{|c|}{ Data consistency check select bit } \\
\hline 0 & Does not check data consistency. \\
\hline 1 & Checks data consistency. \\
\hline
\end{tabular}
- The UFnDCS bit is used to select how to handle a data consistency check when transmitting data via LIN communication. For details, see 13.5.8 Data consistency check.
- When UFnDCS is " 1 ", transmit data and receive data will be compared when transmitting data via LIN communication. When a mismatch is detected, a data consistency error flag (UFnDCE) will be set and a status interrupt request signal (INTLSn) will be generated.

Cautions 1. When using LIN communication, the UFnDCS bit can be set. Otherwise, clear the UFnDCS bit to " 0 ".
2. When setting (1) the UFnDCS bit, fix the data bit length to 8 bits. Appending a parity bit is prohibited.
3. Be sure to also set the UFnDCS bit to " 1 " when in BF reception enable mode during communication (UFnMD1, UFnMD0 \(=10 \mathrm{~B}\) ) or in automatic baud rate mode (UFnMD1, UFnMD0 = 11B).
(6) LIN-UARTn option register 2 (UFnOPT2)

The UFnOPT2 register is an 8-bit register that controls serial communication operation of LIN-UARTn. This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00 H .

Figure 13-6. Format of LIN-UARTn Option Register 2 (UFnOPT2)

Address: F0245H (UF0OPT2), F0265H (UF1OPT2) After reset: 00H R/W
\begin{tabular}{cc|c|c|c|cc|c|c|c|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & \(<0>\) \\
\hline UFnOPT2 & 0 & 0 & 0 & 0 & 0 & 0 & UFnRXFL & UFnITS \\
\hline
\end{tabular}
( \(\mathrm{n}=0,1\) )
\begin{tabular}{|c|l|}
\hline UFnRXFL & \multicolumn{1}{c|}{\(\quad\) Bit to select use of receive data noise filter } \\
\hline 0 & Uses noise filter. \\
\hline 1 & Does not use noise filter. \\
\hline
\end{tabular}

The UFnRXFL bit is used to select use of the noise filter. See 13.9 Receive Data Noise Filter for details.

Caution Be sure to set the UFnRXFL bit when UFnCTLO.UFnRXE is " 0 ".
\begin{tabular}{|c|l|}
\hline UFnITS & \multicolumn{1}{c|}{ Transmission interrupt (INTLTn) generation timing select bit } \\
\hline 0 & Outputs transmission interrupt request upon transmission start. \\
\hline 1 & Outputs transmission interrupt request upon transmission completion. \\
\hline Caution & \begin{tabular}{l} 
Be sure to set the UFnITS bit when UFnCTLO.UFnTXE is " 0 ". \\
The UFnITS bit can be changed to 1 after transmission of the last data is started \\
only when completion of transmitting the last data must be known during \\
successive transmission (UFnITS \(=0\) ). However, the change must be completed \\
before the transmission is completed.
\end{tabular} \\
\hline
\end{tabular}
(7) LIN-UARTn status register (UFnSTR)

The UFnSTR register is a 16-bit register that displays the LIN-UARTn communication status and reception error contents.
This register is read-only, in 16-bit units.
Reset sets this register to 0000 H .

Caution Flags other than the UFnTSF and UFnRSF flags are retained until the target bits of the LINUARTn status clear register (UFnSTC) are written (" 1 ") and then cleared. To clear a status flag, use a 16-bit manipulation instruction to write ("1") and clear the target bits of the LIN-UARTn status clear register (UFnSTC).

Figure 13-7. Format of LIN-UARTn Status Register (UFnSTR) (1/6)

Address: F0246H, F0247H (UF0STR), F0266H, F0267H (UF1STR) After reset: 0000H R
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline UFnSTR & 0 & UFnIPE & UFnCSE & UFnRPE & UFnHDC & UFnBUC & UFnIDM & UFnEBD \\
\hline \multirow[t]{2}{*}{\((\mathrm{n}=0,1)\)} & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & UFnTSF & UFnRSF & 0 & UFnBSF & UFnDCE & UFnPE & UFnFE & UFnOVE \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnIPE & \multicolumn{1}{c|}{ ID parity error flag } \\
\hline 0 & No ID parity error has occurred. \\
\hline 1 & \begin{tabular}{l} 
An ID parity error has occurred. \\
<ID parity error source> \\
Parity of received PID is incorrect
\end{tabular} \\
\hline
\end{tabular}
- The UFnIPE bit is a flag indicating the check status by the ID parity check function. It becomes "1", if the parity of the received PID is incorrect when in automatic baud rate mode (UFnMD1, UFnMDO = 11B). See 13.7.3 ID parity check function for details.
- The UFnIPE bit will not be cleared until " 1 " is written to the UFnCLIPE bit of the UFnSTC register, because the UFnIPE bit is a cumulative flag. It will not be set if the ID parity check function has been disabled (UFnIPCS \(=0\) ).

Figure 13-7. Format of LIN-UARTn Status Register (UFnSTR) (2/6)
\begin{tabular}{|c|l|}
\hline UFnCSE & \multicolumn{1}{|c|}{ Checksum error flag } \\
\hline 0 & No checksum error has occurred. \\
\hline 1 & \begin{tabular}{l} 
A checksum error has occurred. \\
<Checksum error source> \\
Result of comparing checksum automatically calculated from data stored into buffer and \\
checksum obtained via communication is incorrect during response reception
\end{tabular} \\
\hline
\end{tabular}
- The UFnCSE bit is a flag indicating the check status by the automatic checksum function. It becomes " 1 " if the received checksum is incorrect when in automatic baud rate mode (UFnMD1, UFnMDO \(=11 \mathrm{~B}\) ) and during response reception. See 13.7.4 Automatic checksum function for details.
- The UFnCSE bit will not be cleared until " 1 " is written to the UFnCLCSE bit of the UFnSTC register, because the UFnCSE bit is a cumulative flag. It will not be set if the automatic checksum function has been disabled (UFnACE \(=0\) ).

Cautions 1. The check sum error flag will not be set during response transmission. Perform a data consistency check to check for errors.
2. Receive data will be stored in the UFnRX register during response transmission. However, no overrun error will be set, even if the receive data is not read. Consequently, the received check sum can be checked by reading the UFnRX register after the reception completion interrupt has occurred.
\begin{tabular}{|c|l|}
\hline UFnRPE & \multicolumn{1}{|c|}{ Response preparation error flag } \\
\hline 0 & No response preparation error has occurred. \\
\hline 1 & \begin{tabular}{l} 
A response preparation error has occurred. \\
< Response preparation error source> \\
Response could not be prepared before completion of receiving first byte of receive data \\
after header reception
\end{tabular} \\
\hline
\end{tabular}
- The UFnRPE bit is a flag indicating the check status by the response preparation detection function. It becomes " 1 ", if a response (setting of UFnNO, UFnRRQ bits) could not be prepared in automatic baud rate mode (UFnMD1, UFnMDO = 11B). See 13.7.2 Response preparation error detection function for details.
- The UFnRPE bit will not be cleared until " 1 " is written to the UFnCLRPE bit of the UFnSTC register, because the UFnRPE bit is a cumulative flag. It will not be set when not in automatic baud rate mode (UFnMD1, UFnMD0 \(=00 B\) or \(10 B\) ).
\begin{tabular}{|c|l|}
\hline UFnHDC & \multicolumn{1}{|c|}{ Header reception completion flag } \\
\hline 0 & Header reception is not completed. \\
\hline 1 & Receiving header has been completed \\
- The UFnHDC bit is a flag indicating completion of receiving a header. It becomes "1" when \\
receiving the header has been completed when in automatic baud rate mode (UFnMD1, UFnMD0 \\
= 11B). See 13.7.1 Automatic baud rate setting function for details. \\
- The UFnHDC bit will not be cleared until "1" is written to the UFnCLHDC bit of the UFnSTC \\
register, because the UFnHDC bit is a cumulative flag. It will not be set when not in automatic \\
baud rate mode (UFnMD1, UFnMD0 = 00B or 10B).
\end{tabular}

Caution This flag will not be set by an error during PID reception.

Figure 13-7. Format of LIN-UARTn Status Register (UFnSTR) (3/6)
\begin{tabular}{|c|l|}
\hline UFnBUC & \multicolumn{1}{|c|}{ Buffer transmission/reception completion flag } \\
\hline 0 & Buffer transmission/reception is not completed. \\
\hline 1 & \begin{tabular}{l} 
Buffer transmission/reception is completed \\
<Buffer transmission/reception completion condition> \\
The set number of data is transmitted or received. \\
(only when transmitted when in normal UART mode)
\end{tabular} \\
\hline
\end{tabular}
- The UFnBUC bit is a flag indicating the data transmission and reception status of a buffer. It becomes " 1 " when the set number of data items have been transmitted or received without an error occurring. See 13.6.1 UART buffer mode transmission and \(\mathbf{1 3 . 7}\) LIN Communication Automatic Baud Rate Mode for details.
- The UFnBUC bit will not be cleared until "1" is written to the UFnCLBUC bit of the UFnSTC register, because the UFnBUC bit is a cumulative flag. It will be set only when in normal UART mode (UFnMD1, UFnMD0 \(=00 B\) ) or automatic baud rate mode (UFnMD1, UFnMD0 \(=11 B\) ).
\begin{tabular}{|c|l|}
\hline UFnIDM & \multicolumn{1}{c|}{ ID match flag } \\
\hline 0 & The ID does not match. \\
\hline 1 & \begin{tabular}{l} 
The IDdoes match \\
\(<\) ID match condition> \\
When 8 bits of receive data, excluding expansion bit, have matched with UFnID register \\
value set in advance
\end{tabular} \\
\hline
\end{tabular}
- The UFnIDM bit is a flag indicating the result of comparing the 8 bits of receive data, excluding the expansion bit, and the UFnID register value set in advance when expansion bit data comparison has been enabled \((U F n E B C=1)\) by enabling the expansion bit (UFnCL \(=U F n E B E=\) 1). The comparison will be performed with the data for which the level set by using the expansion bit detection level select bit (UFnEBL) has been detected. The UFnIDM bit becomes " 1 " when the comparison result has matched. See 13.8.3 Expansion bit mode reception (with data comparison) for details.
- The UFnIDM bit will not be cleared until " 1 " is written to the UFnCLIDM bit of the UFnSTC register, because the UFnIDM bit is a cumulative flag. It will not be set when the expansion bit has not been enabled and expansion bit data comparison has not been enabled (UFnCL \(=\) UFnEBE \(=\) UFnEBC = 1).
\begin{tabular}{|c|l|}
\hline UFnEBD & \multicolumn{1}{c|}{ Expansion bit detection flag } \\
\hline 0 & An extension bit is not detected \\
\hline 1 & \begin{tabular}{l} 
An extension bit is detected \\
\(<\) Expansion bit detection condition> \\
When level set by using expansion bit detection level select bit (UFnEBL) has been \\
detected for expansion bit
\end{tabular} \\
\hline
\end{tabular}
- The UFnEBD bit is a flag indicating detection of the level set by using the expansion bit detection level select bit (UFnEBL) when the expansion bit has been enabled (UFnCL = UFnEBE = 1). It becomes " 1 " when the setting level has been detected. See 13.8.2 Expansion bit mode reception (no data comparison) and 13.8.3 Expansion bit mode reception (with data comparison) for details.
- The UFnEBD bit will not be cleared until " 1 " is written to the UFnCLEBD bit of the UFnSTC register, because the UFnEBD bit is a cumulative flag. It will not be set when the expansion bit has been disabled (UFnEBE = 0).

Figure 13-7. Format of LIN-UARTn Status Register (UFnSTR) (4/6)
\begin{tabular}{|c|l|}
\hline UFnTSF & \multicolumn{1}{c|}{ Transmission status flag } \\
\hline 0 & \begin{tabular}{l} 
A transmit operation is not performed. \\
<Transmission stop condition> \\
- When UFnCTLO.UFnTXE has been cleared to "0" \\
- When there was no next transmit data after transmission completion, and at the \\
same time, BF transmit trigger bit (UFnBTT) has not been set \\
- When there was no next transmit data in UFnTX, UFnWTX, UFnBUFO to UFnBUF8 \\
bit after BF transmission has ended \\
- When the transmission after data consistency error detection is completed
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
A transmit operation is performed. \\
<Transmission start condition> \\
- Writes to UFnTX, UFnWTX register \\
- When BF transmit trigger bit (UFnBTT) has been set \\
- When the transmission request bit (UFnTRQ) is set
\end{tabular} \\
\hline
\end{tabular}
- The UFnTSF bit is always " 1 " when successive transmission is performed.
- To initialize the transmission unit, check that UFnTSF is "0" before performing initialization. If initialization is performed while UFnTSF \(=1\), the transmission will be aborted midway.
- If a BF is detected in BF reception enabled mode during communication and when transmitting data, or if a BF/SF is detected in automatic baud rate mode and when transmitting data, the UFnDCE flag will be set and the UFnTSF bit will be cleared when a status interrupt (INTLSn) is issued.

Note Only during BF period
\begin{tabular}{|c|l|}
\hline UFnRSF & \multicolumn{1}{c|}{ Reception status flag } \\
\hline 0 & \begin{tabular}{l} 
A receive operation is not performed. \\
<Reception stop condition> \\
- When UFnCTLO.UFnRXE has been cleared to "0" \\
- When at sampling point of stop bit (first bit) during reception \\
- When UFnBRT = 1 is set \\
- When a BF is detected in BF reception enabled mode during communication \\
- When a BF/SF is detected in automatic baud rate mode
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
A receive operation is performed. \\
<Reception start condition> \\
When a start bit is detected (when it is detected that the data is 0 at the sampling point \\
of the bit after the LRxDn falling edge is detected)
\end{tabular} \\
\hline \begin{tabular}{l} 
To initialize the reception unit, check that UFnRSF is "0" before performing initialization. If \\
initialization is performed while UFnRSF = 1, the reception will be aborted midway.
\end{tabular} \\
\hline
\end{tabular}

Figure 13-7. Format of LIN-UARTn Status Register (UFnSTR) (5/6)
\begin{tabular}{|c|l|}
\hline UFnBSF & \multicolumn{1}{c|}{ Successful BF reception flag } \\
\hline 0 & BF reception is not successfully performed. \\
\hline 1 & \begin{tabular}{l} 
BF reception is successfully performed. \\
\(<\) BF reception stop condition> \\
When successive low levels (BF) of at least 11 bits have been received
\end{tabular} \\
\hline
\end{tabular}
- The UFnBSF bit is a flag indicating that receiving a BF has been performed successfully. It becomes " 1 " when successive low levels (BF) of at least 11 bits have been received when in BF reception enable mode during communication (UFnMD1, UFnMD0 \(=10 \mathrm{~B}\) ) (This occurs at the same time as the status interrupt (INTLSn) is issued upon the detection of the rising edge of the LRxDn pin.).
- The start of a new frame slot must be checked by reading the UFnBSF bit via status interrupt servicing, because the BF may also be received during data communication when in BF reception enable mode during communication.
- The UFnBSF bit will not be cleared until " 1 " is written to the UFnCLBSF bit of the UFnSTC register, because the UFnBSF bit is a cumulative flag. It will not be set when not in BF reception enable mode during communication (UFnMD1, UFnMD0 = 10B)
\begin{tabular}{|c|l|}
\hline UFnDCE & \multicolumn{1}{|c|}{ Data consistency error flag } \\
\hline 0 & No data consistency error has occurred. \\
\hline 1 & \begin{tabular}{l} 
A data consistency error has occurred. \\
<Data consistency error source> \\
When transmit data and receive data do not match in LIN communication
\end{tabular} \\
\hline
\end{tabular}
- When the data consistency check select bit is set (UFnDCS \(=1\) ), the transmit data and receive data are compared upon data transmission. The UFnDCE bit becomes " 1 " at the same time as the status interrupt (INTLSn) is issued when a mismatch has been detected.
- The UFnDCE bit will not be cleared until "1" is written to the UFnCLDCE bit of the UFnSTC register, because the UFnDCE bit is a cumulative flag. When UFnDCS is " 0 ", the UFnDCE bit will not be set.

Caution The next transfer will not be performed if a data consistency error is detected. See 13.5.8 Data consistency check for details.
\begin{tabular}{|c|l|}
\hline UFnPE & \multicolumn{1}{c|}{ Parity error flag } \\
\hline 0 & No parity error has occurred. \\
\hline 1 & \begin{tabular}{l} 
A parity error has occurred. \\
<Parity error source> \\
When parity of data and parity bit do not match during reception
\end{tabular} \\
\hline - The operation of the UFnPE bit depends on the settings of the UFnPS1 and UFnPSO bits. \\
- The UFnPE bit will not be cleared until "1" is written to the UFnCLPE bit of the UFnSTC register or \\
"0" is written to the UFnRXE bit of the UFnCTLO register, because the UFnPE bit is a cumulative \\
flag. When UFnPS1 and UFnPSO are "0xB", the UFnPE bit will not be set. (x: Don't care)
\end{tabular}

Figure 13-7. Format of LIN-UARTn Status Register (UFnSTR) (6/6)
\begin{tabular}{|c|l|}
\hline UFnFE & \multicolumn{1}{c|}{\(\quad\) Framing error flag } \\
\hline 0 & No framing error has occurred. \\
\hline 1 & \begin{tabular}{l} 
A framing error has occurred. \\
< Framing error source> \\
When no stop bit is detected during reception
\end{tabular} \\
\hline
\end{tabular}
- Only the first bit of the receive data stop bits is checked, regardless of the setting value of the UFnSL bit.
- The UFnFE bit will not be cleared until " 1 " is written to the UFnCLFE bit of the UFnSTC register or " 0 " is written to the UFnRXE bit of the UFnCTLO register, because the UFnFE bit is a cumulative flag.
\begin{tabular}{|c|l|}
\hline UFnOVE & \multicolumn{1}{|c|}{ Overrun error flag } \\
\hline 0 & No overrun error has occurred. \\
\hline 1 & \begin{tabular}{l} 
An overrun error has occurred. \\
\(<\) Overrun error source> \\
When receive data has been stored into the UFnRX register and the next receive \\
operation is completed before that receive data has been read
\end{tabular} \\
\hline
\end{tabular}
- When an overrun error has occurred, the data is discarded without the next receive data being written to the UFnRX register.
- The UFnFE bit will not be cleared until " 1 " is written to the UFnCLFE bit of the UFnSTC register or " 0 " is written to the UFnRXE bit of the UFnCTLO register, because the UFnFE bit is a cumulative flag. It will not be set in automatic baud rate mode (UFnMD1, UFnMDO \(=11 \mathrm{~B}\) ).

Caution If no status interrupt due to an ID mismatch is issued while expansion bit data comparison is enabled (UFNEBE \(=1\) and UFnEBC \(=1\) ), as receive data will not be stored in the UFnRX register, the UFnOVE flag will not be set even if the receive data is not read. Furthermore, when transmitting in automatic baud rate mode, the receive data will be always stored in the UFnRX register, but the UFnOVE flag will not be set even if the receive data is not read.
(8) LIN-UARTn status clear register (UFnSTC)

The UFnSTC register is a 16 -bit register that is used to clear an LIN-UARTn status flag.
This register can be read and written, in 16-bit units.
Reset sets this register to 0000 H .

Caution An LIN-UART status register (UFnSTR) flag can be cleared by writing "1" to a corresponding bit. 0 will be read if the bit is read.

Figure 13-8. Format of LIN-UARTn Status Clear Register (UFnSTC) (1/2)

\begin{tabular}{|c|l|}
\hline UFnCLIPE & \multicolumn{1}{|c|}{ Channel n ID parity error flag clear trigger } \\
\hline 0 & Trigger does not operate. \\
\hline 1 & Clears (0) the UFnIPE bit of the UFnSTR register. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnCLCSE & \multicolumn{1}{|c|}{ Channel n checksum error flag clear trigger } \\
\hline 0 & Trigger does not operate. \\
\hline 1 & Clears (0) the UFnCSE bit of the UFnSTR register. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnCLRPE & \multicolumn{1}{|c|}{ Channel n response preparation error flag clear trigger } \\
\hline 0 & Trigger does not operate. \\
\hline 1 & Clears \((0)\) the UFnRPE bit of the UFnSTR register. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnCLHDC & \multicolumn{1}{|c|}{ Channel n header reception completion flag clear trigger } \\
\hline 0 & Trigger does not operate. \\
\hline 1 & Clears \((0)\) the UFnHDC bit of the UFnSTR register. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnCLBUC & \multicolumn{1}{|c|}{ Channel \(n\) buffer transmission/reception completion flag clear trigger } \\
\hline 0 & Trigger does not operate. \\
\hline 1 & Clears \((0)\) the UFnBUC bit of the UFnSTR register. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnCLIDM & \multicolumn{1}{|c|}{ Channel n ID match flag clear trigger } \\
\hline 0 & Trigger does not operate. \\
\hline 1 & Clears (0) the UFnIDM bit of the UFnSTR register. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnCLEBD & \multicolumn{1}{|c|}{ Channel n expansion bit detection flag clear trigger } \\
\hline 0 & Trigger does not operate. \\
\hline 1 & Clears \((0)\) the UFnEBD bit of the UFnSTR register. \\
\hline
\end{tabular}

Figure 13-8. Format of LIN-UARTn Status Clear Register (UFnSTC) (2/2)
\begin{tabular}{|c|l|}
\hline UFnCLBSF & \multicolumn{1}{|c|}{ Channel n successful BF reception flag clear trigger } \\
\hline 0 & Trigger does not operate. \\
\hline 1 & Clears (0) the UFnBSF bit of the UFnSTR register. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnCLDCE & \multicolumn{1}{|c|}{ Channel n data consistency error flag clear trigger } \\
\hline 0 & Trigger does not operate. \\
\hline 1 & Clears (0) the UFnDCE bit of the UFnSTR register. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnCLPE & \multicolumn{1}{|c|}{ Channel n parity error flag clear trigger } \\
\hline 0 & Trigger does not operate. \\
\hline 1 & Clears (0) the UFnPE bit of the UFnSTR register. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnCLFE & \multicolumn{1}{|c|}{ Channel n framing error flag clear trigger } \\
\hline 0 & Trigger does not operate. \\
\hline 1 & Clears (0) the UFnFE bit of the UFnSTR register. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnCLOVE & \multicolumn{1}{|c|}{ Channel n overrun error flag clear trigger } \\
\hline 0 & Trigger does not operate. \\
\hline 1 & Clears (0) the UFnOVE bit of the UFnSTR register. \\
\hline
\end{tabular}
(9) LIN-UARTn transmit data register (UFnTX)

The UFnTX register is a 16 -bit register that is used to set transmit data.
This register can be read or written in 16 -bit units. When the UFnTX register is read or written in 8 -bit units, it can be accessed as the UFnTXB register.
When no buffer is used and no data consistency error has been detected (UFnDCE \(=0\) ) in a transmission enable state (UFnTXE = 1), transmission is started by writing transmit data to the UFnTX register.
When UFnEBE \(=0\), transmit data of a character length specified by the UFnCL bit will be transmitted.
When UFnEBE = UFnCL = 1, transmit data of 9-bit length will be transmitted. See 13.5.1 Data format for the transmit data format.

The last data written to the UFnTX register before it is loaded to the transmit shift register is to be transmitted. When UFnITS is " 0 ", successive transmission can be performed by writing the next transmit data to the UFnTX register after a transmission interrupt request has been generated. When the next transmit data is written before a transmission interrupt request is generated, the previously written data will be overwritten and only the subsequent data will be transmitted.
Reset input sets this register to 0000 H .

Figure 13-9. Format of LIN-UARTn Transmit Data Register (UFnTX)

Address: FFF48H, FFF49H (UF0TX), FFF4CH, FFF4DH (UF1TX) After reset: 0000H R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline UFnTX & 0 & 0 & 0 & 0 & 0 & 0 & 0 & UFnTX. 8 \\
\hline \multirow[t]{2}{*}{( \(\mathrm{n}=0,1\) )} & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & UFnTX. 7 & UFnTX. 6 & UFnTX. 5 & UFnTX. 4 & UFnTX. 3 & UFnTX. 2 & UFnTX. 1 & UFnTX. 0 \\
\hline
\end{tabular}

When the data length is specified as 7 bits ( \(\mathrm{UFnCL}=0\) ):
- During LSB-first transmission, bits 6 to 0 of the UFnTX register will be transferred as transmit data.
- During MSB-first transmission, bits 7 to 1 of the UFnTX register will be transferred as transmit data.

Cautions 1. If the UFnTX register is written while transmission is disabled (UFnTXE \(=0\) ), it will not operate as a transmission start trigger. Consequently, no transmission will be started, even if transmission is enabled after having written to the UFnTX register while transmission was disabled.
2. When the UFnTX register is written in 8-bit units (when the UFnTXB register is written), "0" is written to the UFnTX. 8 bit.
3. Writing to the UFnTX register is prohibited when using the UFnBUFO to UFnBUF8 registers.
4. When using automatic checksum function, set 0000 H in the UFnTX register before starting communication.

Remarks 1. When UFnOPT2.UFnITS is " 0 ", successive transmission can be performed by writing the next transmit data before transmission is completed, after a transmission interrupt request signal (INTLTn) has been generated.
2. The UFnTX8 bit is an expansion bit when expansion bits are enabled ( \(\mathrm{UFnEBE}=\mathrm{UFnCL}=1\) ).
(10) LIN-UARTn 8-bit transmit data register (UFnTXB)

The UFnTXB register is an 8-bit register that is used to set transmit data.
This register can be read or written in 8-bit units.
When no buffer is used and no data consistency error has been detected (UFnDCE \(=0\) ) in a transmission enable state (UFnTXE = 1), transmission is started by writing transmit data to the UFnTXB register.
When UFnEBE \(=0\), transmit data of a character length specified by the UFnCL bit will be transmitted. For detail of the transmit data format, see 13.5.1 Data format.
The last data written to the UFnTXB register before it is loaded to the transmit shift register is to be transmitted. When UFnITS is " 0 ", successive transmission can be performed by writing the next transmit data to the UFnTXB register after a transmission interrupt request has been generated. When the next transmit data is written before a transmission interrupt request is generated, the previously written data will be overwritten and only the subsequent data will be transmitted.
Reset input sets this register to 00 H .

Figure 13-10. Format of LIN-UARTn 8-bit Transmit Data Register (UFnTXB)

Address: FFF48H (UFOTXB), FFF4CH (UF1TXB) After reset: 00 H R/W
\begin{tabular}{c|c|c|c|c|c|c|c|}
\multicolumn{1}{c}{7} & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline UFnTXB & UFnTX.7 & UFnTX.6 & UFnTX.5 & UFnTX.4 & UFnTX.3 & UFnTX. 2 & UFnTX. 1
\end{tabular} UFnTX. 0
( \(n=0,1\) )

When the data length is specified as 7 bits (UFnCL = 0):
- During LSB-first transmission, bits 6 to 0 of the UFnTXB register will be transferred as transmit data.
- During MSB-first transmission, bits 7 to 1 of the UFnTXB register will be transferred as transmit data.

Cautions 1. If the UFnTXB register is written while transmission is disabled (UFnTXE \(=0\) ), it will not operate as a transmission start trigger. Consequently, no transmission will be started, even if transmission is enabled after having written to the UFnTXB register while transmission was disabled.
2. When the UFnTXB register is written, " 0 " is written to the UFnTX. 8 bit of UFnTX register.
3. Writing to the UFnTXB register is prohibited when using the UFnBUFO to UFnBUF8 registers.
4. When using automatic checksum function, set 00 H in the UFnTXB register before starting communication.

Remark When UFnOPT2.UFnITS is " 0 ", successive transmission can be performed by writing the next transmit data before transmission is completed, after a transmission interrupt request signal (INTLTn) has been generated.
(11) 8-bit transmit data register for LIN-UARTn wait (UFnWTX)

The UFnWTX register is a 16-bit register dedicated to delaying starting transmission until the stop bit of reception is completed during a LIN communication.
This register is write-only, in 16-bit units. When the UFnWTX register is write in 8-bit units, it can be accessed as the UFnWTXB register.
The stop bit length of reception when reception is switched to transmission is guaranteed for the UFnWTX register.
See 13.5.11 Transmission start wait function for details.
The UFnWTX register value will be read when the UFnWTX register has been read.
Reset input sets this register to 0000 H .

Figure 13-11. Format of 8-bit transmit data register for LIN-UARTn wait (UFnWTX)

Address: F024AH, F024BH (UFOWTX), F026AH, F026BH (UF1WTX) After reset: 0000H W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline UFnWTX & 0 & 0 & 0 & 0 & 0 & 0 & 0 & UFnWTX. 8 \\
\hline \multirow[t]{2}{*}{( \(\mathrm{n}=0,1\) )} & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & UFnWTX. 7 & UFnWTX. 6 & UFnWTX. 5 & UFnWTX. 4 & UFnWTX. 3 & UFnWTX. 2 & UFnWTX. 1 & UFnWTX. 0 \\
\hline
\end{tabular}

Cautions 1. Writing to the UFnWTX register is prohibited other than when reception is switched to transmission (such as during transmission).
2. When the UFnWTX register is accessed in 8-bit units (when the UFnWTXB register is accessed), " 0 " is written to the UFnWTX. 8 bit.
3. Writing to the UFnWTX register is prohibited when using the UFnBUFO to UFnBUF8 registers.

Remark The UFnWTX. 8 bit is an expansion bit when expansion bits are enabled (UFnEBE \(=\mathrm{UFnCL}=1\) ).
(12) LIN-UARTn 8-bit wait transmit data register (UFnWTXB)

The UFnWTXB register is an 8-bit register dedicated to delaying starting transmission until the stop bit of reception is completed during a LIN communication.
This register is write-only, in 8-bit units.
The stop bit length of reception when reception is switched to transmission is guaranteed for the UFnWTXB register.
See 13.5.11 Transmission start wait function for details.
The UFnTXB register value will be read when the UFnWTXB register has been read.
Reset input sets this register to 00 H .

Figure 13-12. Format of LIN-UARTn 8-bit Wait Transmit Data Register (UFnWTXB)

Address: F024AH (UF0WTXB), F026AH (UF1WTXB) After reset: 00H W
\begin{tabular}{c|c|c|c|c|cc|c|c|c|}
\hline \multicolumn{1}{c}{7} & 6 & 5 & 4 & & 3 & 2 & 1 & 0 \\
\cline { 2 - 8 } & UFnWTXXX.7 & UFnWTX.6 & UFnWTX.5 & UFnWTX.4 & UFnWTX.3 & UFnWTX.2 & UFnWTX.1 & UFnWTX.0 \\
\hline
\end{tabular}
\[
(\mathrm{n}=0,1)
\]

Cautions 1. Writing to the UFnWTXB register is prohibited other than when reception is switched to transmission (such as during transmission).
2. When the UFnWTXB register is accessed in 8-bit units (when the UFnWTXB register is accessed), " 0 " is written to the UFnWTX. 8 bit of UFnWTX register.
3. Writing to the UFnWTXB register is prohibited when using the UFnBUFO to UFnBUF8 registers.

Remark The UFnWTX8 bit is an expansion bit when expansion bits are enabled (UFnEBE = UFnCL = 1).
(13) LIN-UARTn receive data register (UFnRX)

The UFnRX register is a 16-bit register that is used to store receive data.
Receive data of a character length specified by the UFnCL bit after reception completion will be stored into the UFnRX register when not in automatic baud rate mode (UFnMD1, UFnMD0 \(=00 B / 10 B\) ) and when UFnEBE is " 0 ". When UFnEBE = UFnCL = 1, receive data of 9-bit length will be stored.
This register is read-only, in 16 -bit units. When the UFnRX register is read in 8 -bit units, it can be accessed as the UFnRX register.
Reset input sets this register to 0000 H .

Figure 13-13. Format of LIN-UARTn Receive Data Register (UFnRX)

Address: FFF4AH, FFF4BH (UF0RX), FFF4EH, FFF4FH (UF1RX) After reset: 0000H R
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline UFnRX & 0 & 0 & 0 & 0 & 0 & 0 & 0 & UFnRX. 8 \\
\hline \multirow[t]{2}{*}{( \(\mathrm{n}=0,1\) )} & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & UFnRX. 7 & UFnRX. 6 & UFnRX. 5 & UFnRX. 4 & UFnRX. 3 & UFnRX. 2 & UFnRX. 1 & UFnRX. 0 \\
\hline
\end{tabular}

When the data length is specified as 7 bits (UFnCL bit \(=0\) ):
- During LSB-first reception, receive data is transferred to bits 6 to 0 of the UFnRX register and the MSB always becomes "0".
- During MSB-first reception, receive data is transferred to bits 7 to 1 of the UFnRX register and the LSB always becomes " 0 ".
- When an overrun error (UFnOVE =1) has occurred, the receive data at that time will not be transferred to the UFnRX register.

\section*{Caution " 0 " is written to the UFnRX8 bit of UFnRX register when writing data to the UFnRXB register.}

Remark The UFnRX. 8 bit is an expansion bit when expansion bits are enabled (UFnEBE \(=\mathrm{UFnCL}=1\) ).
(14) LIN-UARTn 8-bit receive data register (UFnRXB)

The UFnRXB register is an 8-bit register that is used to store receive data.
Receive data of a character length specified by the UFnCL bit after reception completion will be stored into the UFnRX register when not in automatic baud rate mode (UFnMD1, UFnMD0 \(=00 \mathrm{~B} / 10 \mathrm{~B}\) ) and when UFnEBE is " 0 ".
This register is read-only, in 8-bit units.
Reset input sets this register to 00 H .

Figure 13-14. Format of LIN-UARTn 8-bit Receive Data Register (UFnRXB)

Address: FFF4AH (UFORXB), FFF4EH (UF1RXB) After reset: 00 H R
\begin{tabular}{c|c|c|c|c|cc|c|c|c|}
\multicolumn{1}{c}{7} & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline UFnRXB & UFnRX.7 & UFnRX.6 & UFnRX.5 & UFnRX.4 & UFnRX.3 & UFnRX.2 & UFnRX.1 & UFnRX.0 \\
\hline
\end{tabular}

When the data length is specified as 7 bits ( UFnCL bit \(=0\) ):
- During LSB-first reception, receive data is transferred to bits 6 to 0 of the UFnRX register and the MSB always becomes "0".
- During MSB-first reception, receive data is transferred to bits 7 to 1 of the UFnRX register and the LSB always becomes " 0 ".
- When an overrun error (UFnOVE =1) has occurred, the receive data at that time will not be transferred to the UFnRX register.
(15) LIN-UARTn ID setting register (UFnID)

The UFnID register is an 8-bit register that stored a PID that has been received when in automatic baud rate mode (UFnMD1, UFnMD0 = 11B) and during a LIN communication. See 13.7 LIN Communication Automatic Baud Rate Mode for details.
Also, when in normal UART mode (UFnMD1, UFnMDO \(=00 B\) ) and expansion bit data comparison is enabled ( \(U F n C L=U F n E B E=U F n E B C=1\) ), the 8 bits (UFnRX7 to UFnRXO) of the receive data and the UFnID register are compared upon a match between the received expansion bit and the expansion bit detection level (UFnEBL). See 13.8.3 Expansion bit mode reception (with data comparison) for details.

Be sure to execute LIN communication by setting the reception enable bit (the UFnRXE bit of the UFnCTLO register) to 0 when specifying a comparison value, and then setting the bit to 1 .
This register can be read or written in 8-bit units.
Reset input sets this register to 00 H .

Figure 13-15. Format of LIN-UARTn ID Setting Register (UFnID)

Address: F024EH (UFOID), F026EH (UF1ID) After reset: 00H R/W
\begin{tabular}{c|c|c|c|c|c|c|c|c|}
\multicolumn{1}{c}{7} & \multicolumn{1}{c}{6} & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } & UFnID.7 & UFnID.6 & UFnID.5 & UFnID.4 & UFnID.3 & UFnID.2 & UFnID.1 & UFnID. 0 \\
\hline
\end{tabular}
( \(\mathrm{n}=0,1\) )
Caution Set to 00 H before starting communication when in automatic baud rate mode (UFnMD1, UFnMD0 \(=11 B\) ). Writing is prohibited during communication operation in automatic baud rate mode.
(16) LIN-UARTn buffer registers 0 to 8 (UFnBUF0 to UFnBUF8)

The UFnBUF0 to UFnBUF8 registers are 8-bit buffer registers.
These registers can be used when transmitting data in normal UART mode (UFnMD1 and UFnMD0 \(=00 B\) ) and when transmitting and receiving data in automatic baud rate mode (UFnMD1 and UFnMD0 = 11B).
When in normal UART mode (UFnMD1, UFnMDO = OOB), data will be sequentially transmitted from the UFnBUF0 register by setting the UFnTRQ bit.
When in automatic baud rate mode (UFnMD1, UFnMD0 \(=11 \mathrm{~B}\) ) and during response transmission ( \(U F n T R Q=1\) ), the transmit data in UFnBUFO will be transmitted sequentially, but the received data will not be stored.

When in automatic baud rate mode (UFnMD1, UFnMD0 = 11B) and during response reception (UFnRRQ = 1), the received data will be stored sequentially, starting from the UFnBUFO register.
See 13.6.1 UART buffer mode transmission and 13.7 LIN Communication Automatic Baud Rate Mode for details.
These registers can be read or written in 8-bit units.
Reset input sets these registers to 00 H .

Figure 13-16. Format of LIN-UARTn Buffer Registers 0 to 8 (UFnBUF0 to UFnBUF8)

Address: F024FH (UFOBUF0), F0250H (UF0BUF1), After reset: 00H R/W F0251H (UFOBUF2), F0252H (UF0BUF3), F0253H (UFOBUF4), F0254H (UFOBUF5), F0255H (UFOBUF5), F0256H (UF0BUF7), F0257H (UF0BUF8)
F026FH (UF1BUF0), F0270H (UF1BUF1), F0271H (UF1BUF2), F0272H (UF1BUF3), F0273H (UF1BUF4), F0274H (UF1BUF5), F0275H (UF1BUF6), F0276H (UF1BUF7), F0277H (UF1BUF8)

( \(\mathrm{n}=0,1, \mathrm{~m}=0\) to 8 )

Caution These registers cannot be used when expansion bits are enabled (UFnEBE \(=\) UFnCL \(=1\) ).
(17) LIN-UARTn buffer control register (UFnBUCTL)

The UFnBUCTL register is a 16-bit register that controls a buffer.
This register can be read or written in 16-bit units.
See 13.6.1 UART buffer mode transmission and 13.7 LIN Communication Automatic Baud Rate Mode for details.
Reset input sets this register to 0000 H .

Figure 13-17. Format of LIN-UARTn Buffer Control Register (UFnBUCTL) (1/2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: F02 & , F0259 & JFOBUC & F0278 & 279H (UF & UCTL) & er reset: 00 & O0H R/W & \\
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline UFnBUCTL & 0 & 0 & 0 & 0 & 0 & 0 & UFnTW & UFnCON \\
\hline ( \(\mathrm{n}=0,1\) ) & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & UFnECS & UFnNO & UFnRRQ & UFnTRQ & UFnBUL3 & UFnBUL2 & UFnBUL1 & UFnBULO \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnTW & \multicolumn{1}{c|}{ Transmission start wait bit } \\
\hline 0 & Starts transmission immediately when buffer data transmission is requested. \\
\hline 1 & \begin{tabular}{l} 
Delays starting of transmission until completion of stop bit of reception when buffer data \\
transmission is requested.
\end{tabular} \\
\hline
\end{tabular}

The UFnTW bit is used to delay starting of transmission until completion of the stop bit of reception when transmitting buffer data in LIN communication. It can be set only in automatic baud rate mode (UFnMD1, UFnMDO = 11B). See 13.5.11 Transmission start wait function and 13.7 LIN Communication Automatic Baud Rate Mode for details.

Cautions 1. Setting this bit is prohibited except when switching to response transmission after header reception.
2. The UFnTW bit becomes valid at the same time as the UFnTRQ bit is set (1).
\begin{tabular}{|c|l|}
\hline UFnCON & \multicolumn{1}{c|}{ Successive selection bit } \\
\hline 0 & The data group to be transmitted or received next is the last data group. \\
\hline 1 & \begin{tabular}{l} 
The data group to be transmitted or received next is not the last data group. \\
(Data transmission or reception is continued without waiting for the next header to be \\
received.)
\end{tabular} \\
The UFnCON bit indicates that the data group to be transmitted or received next is not the last data \\
group when the multi-byte response transmission/reception function is used in LIN communication. \\
It can be set only in automatic baud rate mode (UFnMD1, UFnMDO = 11B). \\
See 13.7.5 Multi-byte response transmission/reception function for details. \\
Cautions 1. Setting this bit is prohibited except when the multi-byte transmission/reception \\
function is used. \\
2. Set the UFnCON bit at the same time as setting UFnNO, UFnRRQ, and UFnTRQ \\
for 16-bit access.
\end{tabular}
\begin{tabular}{|c|c|}
\hline UFnECS & Enhanced checksum selection bit \\
\hline 0 & Classic checksum (used only for data byte calculation) \\
\hline 1 & Enhanced checksum (used for calculating data byte + PID byte) \\
\hline The UFnE is used in UFnMD0 See 13.7.4 & \begin{tabular}{l}
S bit is used to select how to handle checksum when the automatic checksum function LIN communication. It is valid only when in automatic baud rate mode (UFnMD1, 11B) and automatic checksum is enabled (UFnACE =1). \\
Automatic checksum function for details.
\end{tabular} \\
\hline
\end{tabular}

Figure 13-17. Format of LIN-UARTn Buffer Control Register (UFnBUCTL) (2/2)
\begin{tabular}{|c|l|}
\hline UFnNO & \multicolumn{1}{|c|}{ No-response request bit } \\
\hline 0 & Response for received PID is present. \\
\hline 1 & Response for received PID is absent. \\
The UFnNO bit is used when a PID (PID received by a header) stored into the UFnID register is \\
excluded in automatic baud rate mode (UFnMD1, UFnMD0 = 11B). After setting the UFnNO bit, the \\
bit will be cleared automatically when the next BF-SF reception is complete. It can be set only in \\
automatic baud rate mode (UFnMD1, UFnMDO = 11B). \\
Caution Do not set the UFnTRQ and UFnRRQ bits while the UFnNO bit is "1". Simultaneous \\
rewriting is prohibited.
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnRRQ & \multicolumn{1}{|c|}{ Reception request bit } \\
\hline 0 & Storing has been started/no reception request \\
\hline 1 & Reception start request/during receive operation in automatic baud rate mode \\
\hline \begin{tabular}{l} 
The UFnRRQ bit is used to request starting of storing data into a buffer. It is cleared when a \\
reception completion interrupt for the buffer is generated. It can be set only in automatic baud rate \\
mode (UFnMD1, UFnMD0 = 11B). \\
See 13.7 LIN Communication Automatic Baud Rate Mode for details. \\
Caution \\
Do not set the UFnNO and UFnTRQ bits while the UFnRRQ bit is "1". Simultaneous \\
rewriting is prohibited.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnTRQ & \multicolumn{1}{|c|}{ Transmission request bit } \\
\hline 0 & Storing has been started/no transmission request \\
\hline 1 & Transmission start request/during transmit operation when using buffer \\
\hline \begin{tabular}{l} 
The UFnTRQ bit is used to request starting of transmitting buffer data. It is cleared when a \\
transmission interrupt for the data prepared in the buffer is generated. It can be set only in normal \\
UART mode (UFnMD1, UFnMD0 = 00B) or automatic baud rate mode (UFnMD1, UFnMD0 = 11B). \\
See 13.6.1 UART buffer mode transmission and 13.7 LIN Communication Automatic Baud \\
Rate Mode for details. \\
Caution Do not set the UFnNO and UFnRRQ bits while the UFnTRQ bit is "1". Simultaneous \\
rewriting is prohibited.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline UFnBUL3 to UFnBULO & \multicolumn{1}{c|}{ Buffer length bits } \\
\hline 0 & Transmits or receives 9 bytes. \\
\hline 1 to 9 & Transmits or receives number of bytes set. \\
\hline 10 to 15 & Transmits or receives 9 bytes. \\
\hline The UFnBUL3 to UFnBUL0 bits are used to set the number of transmit or receive data in a buffer. \\
The read value is the pointer of the current buffer. The bits are valid only in normal UART mode \\
(UFnMD1, UFnMD0 = 00B) or automatic baud rate mode (UFnMD1, UFnMD0 = 11B). When \\
automatic checksum function is enabled, the checksum bits (one byte) need not be included in \\
buffer length. \\
See 13.6.1 UART buffer mode transmission and 13.7 LIN Communication Automatic Baud \\
Rate Mode for details.
\end{tabular}
(18) Serial communication pin select registers 0,1 (STSELO, STSEL1)

The STSELO, 1 register are used to switch the input source to the serial array unit and the LIN-UARTn communication pins.
This register can be read or written in 1-bit units or 8-bit units.

Figure 13-18. Format of STSELO Register
Address: FFF3C
\begin{tabular}{l} 
After reset: 00 H \\
R R/W \\
Symbol
\end{tabular}
7
\begin{tabular}{|c|l|l|}
\hline \multirow{2}{*}{ SUARTF0 } & \multicolumn{2}{|c|}{ Communication pin selection of UARTF0 } \\
\cline { 2 - 3 } & \multicolumn{1}{|c|}{ LTXD0 } & \multicolumn{1}{c|}{ LRxD0 } \\
\hline 0 & P71 & P70 \\
\hline 1 & P15 & P14 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|l|}
\hline \multirow{2}{*}{ SUARTF1 } & \multicolumn{2}{|c|}{ Communication pin selection of UARTF1 } \\
\cline { 2 - 3 } & \multicolumn{1}{|c|}{ LTxD1 } & \multicolumn{1}{c|}{ LRxD1 } \\
\hline 0 & P10 & P11 \\
\hline 1 & P131 & P132 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|l|l|}
\hline \multirow{2}{*}{ SCSI001 } & \multirow{2}{*}{ SCSI000 } & \multicolumn{3}{|c|}{ CSI00 communication pin selection } \\
\cline { 3 - 5 } & & SCK00 & SI00 & SO00 \\
\hline 0 & 0 & P10 & P11 & P12 \\
\hline 0 & 1 & P04 & P03 & P02 \\
\hline 1 & 0 & P34 & P33 & P32 \\
\hline \multicolumn{5}{|c|}{ Other than the above } \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \multirow{2}{*}{ SCSIO10 } & \multicolumn{3}{|c|}{ CSIO1 communication pin selection } \\
\cline { 2 - 4 } & SCK01 & SI01 & SO01 \\
\hline 0 & P74 & P75 & P13 \\
\hline 1 & P56 & P55 & P54 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|l|l|}
\hline \multirow{2}{*}{ SCSI100 } & \multicolumn{3}{|c|}{ CSI10 communication pin selection } \\
\cline { 2 - 4 } & SCK10 & SI10 & SO10 \\
\hline 0 & P133 & P132 & P131 \\
\hline 1 & P51 & P52 & P53 \\
\hline
\end{tabular}

Figure 13-19. Format of STSEL1 Register
Address: FFF3D After reset: 00 H R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline STSEL1 & SIIC1 & SIIC0 & 0 & 0 & SCAN1 & SCANO & TMCAN1 & TMCANO \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline TMCAN0 & \multicolumn{1}{|c|}{ Input source switch of TAU unit1 CH4 } \\
\hline 0 & Input from TI14 (after selected by TIS141~0 bits) \\
\hline 1 & TSOUT of aFCAN0 (CAN0 time stamp function) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline TMCAN1 & \multicolumn{1}{|c|}{ Input source switch of TAU unit1 CH5 } \\
\hline 0 & Input from TI15 (after selected by TIS151~0 bits) \\
\hline 1 & TSOUT of aFCAN1 (CAN1 time stamp function) \\
\hline
\end{tabular}
\begin{tabular}{|c|l|l|}
\hline \multirow{2}{*}{ SCAN0 } & \multicolumn{2}{|c|}{ Communication pin selection of aFCAN0 } \\
\cline { 2 - 4 } & \multicolumn{2}{|c|}{ CTxD0 } \\
\hline 0 & P71 & \multicolumn{1}{c|}{ CRxD0 } \\
\hline 1 & P00 & P70 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|l|}
\hline \multirow{2}{*}{ SCAN1 } & \multicolumn{2}{|c|}{ Communication pin selection of aFCAN1 } \\
\cline { 2 - 4 } & \multicolumn{2}{|c|}{ CTxD1 } \\
\hline 0 & P62 & \multicolumn{1}{c|}{ CRxD1 } \\
\hline 1 & P134 & P63 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|l|}
\hline \multirow{2}{*}{ SIIC1 } & \multirow{2}{*}{ SIIC0 } & \multicolumn{2}{|c|}{ Communication pin selection of IIC11 } \\
\cline { 3 - 4 } & & \multicolumn{1}{|c|}{ SCL11 } & SDA11 \\
\hline 0 & 0 & P60 & P61 \\
\hline 0 & 1 & P30 & P31 \\
\hline 1 & 0 & P136 & P50 \\
\hline \multicolumn{2}{|c|}{ Other than the above } & Setting prohibited \\
\hline
\end{tabular}
(19) Port mode registers 1, 7, 13 (PM1, PM7, PM13)

The PM1, PM7 and PM13 registers are used to set ports 1, 7, and 13 to input or output in 1-bit units.
The PM1, PM7 and PM13 registers can be set by using a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets these registers to FFH (PM13 is set to FEH).

Caution The shaded pins are provided at two ports. Select either port by using the corresponding register.

Remarks 1. The pins mounted depend on the product. See 1.3 Ordering Information and 2.1 Pin Function List.
2. See CHAPTER 4 PORT FUNCTIONS for port settings.

Figure 13-20. Format of Port Mode Registers 1, 7, 13 (PM1, PM7, PM13)

Address: FFF21H After reset: FFH R/W
\begin{tabular}{cc|c|c|c|c|c|c|c|c|} 
Symbol & 7 & 6 & 5 & 4 & 3 & 1 & 0 \\
\cline { 2 - 10 } & PM1 & PM17 & PM16 & PM15 & PM14 & PM13 & PM12 & PM11 & PM10 \\
\cline { 2 - 9 } & &
\end{tabular}

Address: FFF27H After reset: FFH R/W
\begin{tabular}{cc|c|c|c|c|c|c|c|} 
Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } PM7 & PM77 & PM76 & PM75 & PM74 & PM73 & PM72 & PM71 & PM70 \\
\cline { 2 - 8 } & & & & &
\end{tabular}

Address: FFF2DH After reset: FEH R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline PM13 & 1 & PM136 & PM135 & PM134 & PM133 & PM132 & PM131 & 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline PMmn & \multicolumn{1}{|c|}{ PMmn pin I/O mode selection ( \(\mathrm{m}=1,7 ; \mathrm{n}=0\) to 7 ) } \\
\hline 0 & Output mode (output buffer on) \\
\hline 1 & Input mode (output buffer off) \\
\hline
\end{tabular}

\subsection*{13.4 Interrupt Request Signals}

The following three interrupt request signals are generated from LIN-UARTn.
- LIN-UARTn reception status interrupt (INTLSn)
- LIN-UARTn reception interrupt (INTLRn)
- LIN-UARTn transmission interrupt (INTLTn)

Table 13-2 shows the default priority order of these three interrupt request signals.

Table 13-2. Interrupts and Their Default Priorities
\begin{tabular}{|l|c|}
\hline \multicolumn{1}{|c|}{ Interrupt } & Default Priority \\
\hline Status & Low \\
\hline Reception complete & High \\
\hline Transmission start/complete & Her \\
\hline
\end{tabular}
(1) LIN-UARTn reception status interrupt (INTLSn)

LIN-UARTn reception status interrupt is generated when an error condition is detected during a reception. A UFnSTR register flag (UFnPE, UFnFE, UFnOVE, UFnDCE, UFnBSF, UFnIPE, UFnCSE, UFnRPE, UFnIDM, UFnEBD) corresponding to the detected status is set.
See 13.5.10 LIN-UART reception status interrupt generation sources for details.
(2) LIN-UARTn reception interrupt (INTLRn)

LIN-UARTn reception interrupt is generated when data is shifted into the receive shift register and transferred to the UFnRX register in the reception enabled status.
When a reception error occurs, LIN-UARTn reception interrupt is not generated, but LIN-UARTn reception status interrupt is generated.
LIN-UARTn reception interrupt is not generated in the reception disabled status.
- If expansion bit operation is enabled (UFnCL = UFnEBE \(=1\) ) and expansion bit data comparison is disabled \((U F n E B C=0)\), LIN-UART reception interrupt is generated when the level of the inverted value set by using the expansion bit detection level select bit (UFnEBL) is detected as an expansion bit.
- When there is no error when in automatic baud rate mode (UFnMD1, UFnMD0 \(=11 \mathrm{~B}\) ) and PID reception has been completed (stop bit position), LIN-UART reception itnerrupt is generated.
- When response reception has ended without an error when in automatic baud rate mode (UFnMD1, UFnMD0 = 11B), a reception complete interrupt request signal is generated.
(3) LIN-UARTn transmission interrupt (INTLTn)

When a transmission interrupt request is set to output upon starting a transmission (UFnITS = 0), a transmission interrupt request signal is generated when transmission from the UFnTX register to the transmit shift register has been completed.
When a transmission interrupt request is set to output upon completion of a transmission (UFnITS \(=1\) ), a transmission interrupt request signal is generated when transmitting a stop bit has been completed.
- When in automatic baud rate mode (UFnMD1, UFnMD0 \(=11 B\) ), a transmission complete interrupt request signal is generated at the start of transmission of the last byte of a response.

Remark \(n=0,1\)

\subsection*{13.5 Operation}

\subsection*{13.5.1 Data format}

Full-duplex serial data reception and transmission is performed.
As shown in Figure 13-21, one data frame of transmit/receive data consists of a start bit, character bits, an expansion bit, a parity bit, and stop bits.

Specification of the character bit length within 1 data frame, parity selection, specification of the stop bit length, and specification of MSB/LSB-first transfer are performed using the UFnCTLO register.

Moreover, the UFnTDL bit and UFnRDL bit of the UFnOPTO register are used to control UART output/inverted output for the LTxDn pin and UART input/inverted input for the LRxDn pin, respectively.

\section*{Remark \(\mathrm{n}=0,1\)}
- Start bit
- Character bits............................................... 7 bits/8 bits
- Expansion bit ............................................... 1 bit
- Parity bit \(\qquad\)Even parity/odd parity/0 parity/no parity
- Stop bit........................................................... 1 bit/2 bits
- Transmission/reception level setting

Forward/inversion
- Transmission/reception direction setting
.Forward/inversion

Figure 13-21. Format of LIN-UART Transmit/Receive Data (1/2)
(a) 8-bit data length, LSB first, even parity, 1 stop bit, transfer data: 55H

(b) 8-bit data length, MSB first, even parity, 1 stop bit, transfer data: 55H

(c) 8-bit data length, MSB first, even parity, 1 stop bit, transfer data: 55H, LTxDn inversion

(d) 7-bit data length, LSB first, odd parity, 2 stop bits, transfer data: 36H


Figure 13-21. Format of LIN-UART Transmit/Receive Data (2/2)
(e) 7-bit data length, MSB first, odd parity, 2 stop bits, transfer data: 36H
\begin{tabular}{c}
10 \\
\hline \begin{tabular}{c} 
Start \\
bit
\end{tabular} \\
\hline
\end{tabular}
(f) 8-bit data length, LSB first, no parity, 1 stop bit, transfer data: 87H

(g) 8-bit data length, LSB first, even parity, expansion bit: enabled, 1 stop bit, transfer data: 155H
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Start bit & D0 & D1 & D2 & D3 & D4 & D5 & D6 & D7 & \[
\begin{array}{|c}
\hline \text { Expansion } \\
\text { bit }
\end{array}
\] & \[
\begin{gathered}
\text { Parity } \\
\text { bit }
\end{gathered}
\] & \[
\begin{gathered}
\text { Stop } \\
\text { bit }
\end{gathered}
\] \\
\hline
\end{tabular}
(h) 8-bit data length, MSB first, even parity, expansion bit: enabled, 1 stop bit, transfer data: 155H


\subsection*{13.5.2 Data transmission}

Figure 13-22 shows the procedure for transmitting data.

Figure 13-22. Transmission Processing Flow


Cautions 1. When initializing (UFnTXE = 0) the transmission unit, be sure to confirm that the transmission status flag has been reset (UFnTSF = 0). When initialization is performed while UFnTSF is " 1 ", transmission is aborted midway.
2. During LIN communication, confirm that a status interrupt request signal (INTLSn) has been generated, because reception is performed simultaneously with transmission.
3. When data consistency error detection has been set (UFnDCS =1) and a data consistency error has been detected during LIN communication, transmission of the next data frame or BF is stopped at the same as when a status interrupt request signal (INTLSn) is generated and a data consistency error flag is set (UFnDCE =1).

Remarks1. See (2) of \(\mathbf{1 3 . 1 1}\) Cautions on Use for details of starting LIN-UART.
2. \(n=0,1\)

A transmission operation is started by writing transmit data to the transmit data register (UFnTX).
The data stored into the UFnTX register is transferred to the transmit shift register and a start bit, an expansion bit, a parity bit, and stop bits are added to the data, and the data are sequentially output from the LTxDn pin.

If a transmission interrupt is set upon starting a transmission (UFnITS \(=0\) ), a transmission interrupt request signal (INTLTn) is generated when transferring the data stored into the UFnTX register to the transmit shift register has been completed.

If a transmission interrupt is set upon completion of a transmission (UFnITS = 1), a transmission interrupt request signal (INTLTn) is generated when transmitting a stop bit has been completed.

Figure 13-23. Data Transmission Timing Chart


Caution If the stop bit length is set to 2 bits (UFnSL = 1), the transmit completion interrupt (INTLTn) will be output after the second stop bit has been transmitted, at which point the transmission status flag (UFnTSF) will be cleared.

Remark \(\mathbf{n}=\mathbf{0 , 1}\)

When generation of a transmission interrupt is set upon starting a transmission (UFnITS = 0), successive transmission can be performed by writing the next data to UFnTX during the transmission after INTLTn has been generated.

Figure 13-24. Diagram of Timing When Starting Successive Transmission (UFnITS =0)


Figure 13-25. Diagram of Timing When Ending Successive Transmission (UFnITS = 0)


Remark \(\mathrm{n}=0,1\)

\subsection*{13.5.3 Data reception}

Figure 13-26 shows the procedure for receiving data.

Figure 13-26. Reception Processing Flow


Cautions 1. When initializing ( \(\mathrm{UFnRXE}=0\) ) the reception unit, be sure to confirm that the reception status flag has been reset (UFnRSF = 0). When initialization is performed while UFnRSF is " 1 ", reception is aborted midway.
2. Be sure to read the receive data register (UFnRX) when a reception error has occurred.

If the UFnRX register is not read, an overrun error occurs upon completion of receiving the next data.

Remarks1. See (2) of 13.11 Cautions on Use for details of starting LIN-UART.
2. \(n=0,1\)

When the LRxDn pin is sampled by using the operating clock and a falling edge is detected, data sampling of the LRxDn pin is started and is recognized as a start bit if it is at low level at a timing of half the reception baud rate clock period after the falling edge has been detected. When the start bit has been recognized, a reception operation is started and serial data is sequentially stored into the receive shift register according to the baud rate set. When a stop bit has been received, the data stored into the receive shift register is transferred to the receive data register (UFnRX) at the same time a reception complete interrupt request signal (INTLRn) is generated.

When an overrun error has occurred (UFnOVE =1), however, the receive data is not transferred to the UFnRX register but discarded. When any other error has occurred, the reception is continued up to the reception position of the stop bit and the receive data is transferred to the UFnRX register.

After the occurrence of any reception error, INTLSn is generated after completion of the reception and INTLRn is not generated.

Figure 13-27. Data Reception Timing Chart


Note One-half the reception baud rate clock period

Cautions 1. The start bit is not recognized when a high level is detected at a timing of half the reception baud rate clock period after the falling edge of the LRxDn pin was detected.
2. A reception always operates with the number of stop bits as 1 .

At that time, the second stop bit is ignored.
3. When a low level is constantly input to the LRxDn pin before an operation to enable reception is performed, the receive data is not identified as a start bit.
4. For successive reception, the next start bit can be detected immediately after a stop bit of the first receive data has been detected (upon generation of a reception complete interrupt).
5. Be sure to enable reception (UFnRXE =1) after having changed the UFnRDL bit. If the UFnRDL bit is changed after having enabled reception, the start bit may be detected falsely.

Remark \(\mathrm{n}=0,1\)

\subsection*{13.5.4 BF transmission/reception format}

The RL78/D1A has a BF (Break Field) transmission/reception control function to enable use of the LIN (Local Interconnect Network) function.

Figure 13-28. LIN Transmission Manipulation Outline


Notes 1. The interval between each field is controlled by software.
2. BF output is performed by hardware. The output width is the bit length set by the UFnBLS2 to UFnBLSO bits of the UFnOPTO register. If even finer output width adjustments are required, such adjustments can be performed using the UFnBRS11 to UFnBRS0 bits of the UFnCTL1 register.
3. 80 H transfer in the 8 -bit mode or BF transmission is substituted for the wakeup signal.
4. The LIN-UART transmission interrupt (INTLTn) is output at the start of each transmission. The INTLTn signal is also output at the start of each BF transmission. Be sure to clear UFnOPT2.UFnITS to " 0 " when starting a transmission, so that the LIN-UART transmission interrupt is always generated.

Remarks1. Figure 13-28 shows the LIN transmission manipulation outline when in BF reception enable mode during communication (UFnMD1, UFnMD0 = 10B). See 13.7 LIN Communication Automatic Baud Rate Mode for when in automatic baud rate mode (UFnMD1, UFnMD0 = 11B).
2. \(\mathrm{n}=0,1\)

Figure 13-29. LIN Reception Manipulation Outline


Notes 1. A wakeup signal is detected by detecting the interrupt edge of a pin (INTP1). After having received the wakeup signal, enable LIN-UARTn, enable reception operation, and set the BF reception trigger bit if needed.
2. If a \(B F\) reception of at least 11 bits is detected, the \(B F\) reception is judged to be ended normally.
3. When \(B F\) reception has ended normally in normal UART mode (UFnMD1, UFnMDO \(=00 B\) ), a reception complete interrupt request signal (INTLR) is generated. When BF reception has ended normally in BF reception enable mode during communication (UFnMD1, UFnMD0 \(=10 B\) ), a status interrupt request signal (INTLSn) is generated, and a successful BF reception flag (UFnBSF) is set. When the BF reception flag (UFnBRF) is " 1 ", detection of overrun, parity, and framing errors (UFnOVE, UFnPE, UFnFE) is not performed during BF reception. Moreover, data transfer from the receive shift register to the receive data register (UFnRX) is also not performed. At this time, UFnRX retains the previous value.
4. Connect the LRxDn pin to the TI (capture input) of the timer array unit. Enable the timer by using a BF reception complete interrupt, measure the baud rate from the SF transfer data, and calculate the baud rate error. Set a reception state by stopping the LIN-UARTn reception operation after SF reception and re-setting the value of LIN-UARTn control register 1 (UFnCTL1) obtained by correcting the baud rate error.
5. Classification of a checksum field is performed by using software. The processing that initializes LINUARTn after CSF reception and sets to a successful BF reception wait state (UFnBRF = 1) again is also performed by using software. In BF reception enable mode during communication (UFnMD1, UFnMD0 = 10B), however, BF reception can be automatically performed without setting to a successful BF reception wait state (UFnBRF = 1) again.
(Caution and Remark are given on the next page.)

Caution With the sync field, the transfer baud rate is calculated using the capture function of the TAU. At this point, stop reception operation to stop generation of a reception interrupt in the LIN-UARTn.

Remarks1. See 13.7 LIN Communication Automatic Baud Rate Mode for when in automatic baud rate mode (UFnMD1, UFnMD0 = 11B).
2. \(\mathrm{n}=0,1\)

Figure 13-30 shows the port configurations for LIN reception manipulation.
Wakeup signals transmitted from the LIN master are received via INTP1 edge detection. The baud rate error can be calculated by measuring the length of a sync field transmitted from the LIN master via an external event capture operation of the timer array unit (TAU).
(1) LIN-UARTO

Figure 13-30. Port Configuration of LIN Reception Manipulation


Remarks 1. Figure \(13-30\) shows the port configuration when in BF reception enable mode during communication (UFnMD1, UFnMD0 = 10B).
2. TMCANO: Bit 0 of the serial communication pin select register 1 (STSEL1) (see Figure 13-19)

A summary of the peripheral functions to be used in LIN communication operation is given below.
<Peripheral functions to be used>
- LIN-UARTO reception pin interrupt (INTPLRO); Wakeup signal detection Purpose: Detecting wakeup signal edges and detecting the start of communication
- Channel 4 (TI14) of the timer array unit 1 (TAU1); Baud rate error detection

Purpose: Detecting the length of a sync field (SF) and detecting the baud rate error by dividing the sync field length by the number of bits (measuring the intervals of TI14 input edges in capture mode)
- Asynchronous serial interface LIN-UARTO
(2) LIN-UART1

Figure 13-31. Port Configuration of LIN Reception Manipulation


A summary of the peripheral functions to be used in LIN communication operation is given below.
<Peripheral functions to be used>
- LIN-UART1 reception pin interrupt (INTPLR1); Wakeup signal detection

Purpose: Detecting wakeup signal edges and detecting the start of communication
- Asynchronous serial interface LIN-UART1

Remarks 1. Figure \(13-31\) shows the port configuration when in \(B F\) reception enable mode during communication (UFnMD1, UFnMD0 = 10B).
2. The above is the port configuration of LIN reception manipulation for R5F10DPJXFB. The port configuration of LIN reception manipulation differs in depending on the product.

\subsection*{13.5.5 BF transmission}

Figure 13-32 describes the processing of BF transmission in LIN communication.

Figure 13-32. BF Transmission Processing Flow


Note In normal UART mode (UFnMD1, UFnMD0 = 00B), set the UFnBRT bit at the same time as setting the UFnBTT bit.

Caution Set the following values when performing BF transmission.
The transmit data level is normal output (UFnTDL = 0).
Communication direction control is LSB first (UFnDIR = 1).
The parity selection bit is no parity bit output (UFnPS1, UFnPS0 \(=00 B\) ).
The data character length is 8 bits (UFnCL =1).
The LIN-UART transmission interrupt is generated when starting transmission (UFnITS =0).

Remarks 1. See (2) of 13.11 Cautions on Use for details of starting LIN-UART.
2. \(\mathrm{n}=0,1\)

A BF transmission operation is started when a BF transmission trigger (UFnBTT) is set. 13 to 20 bits of low level (the length specified by the BF length selection bits (UFnBLS2 to UFnBLSO)) is output to the LTxDn pin. LIN-UARTn transmission interrupt (INTLTn) is generated when the BF transmission is started. After the BF transmission ends, the BF transmission state is automatically released and operation is returned to normal UART transmission mode.

The transmission operation stays in a wait state until the data to be transmitted is written to the UFnTX register or a BF transmission trigger (UFnBTT) is set. Start the next transmission operation after having confirmed that the BF has been received normally according to the LIN-UARTn reception interrupt (INTLRn) during the BF transmission or the LIN-UARTn reception status interrupt (INTLSn).

Figure 13-33. BF Transmission Timing Example


Caution When the stop bit length is set to 2 bits (UFnSL = 1), the transmission status flag (UFnTSF) is cleared when transmission of the second stop bit has been completed.

Remark \(\mathrm{n}=0,1\)

\subsection*{13.5.6 BF reception}

Figure 13-34 describes the processing of BF reception in LIN communication.

Figure 13-34. BF Reception Processing Flow


Caution Set the following values when performing BF transmission.
The input logic level is normal input (UFnRDL = 0).
Communication direction control is LSB first (UFnDIR = 1).
The parity selection bit is no parity bit output (UFnPS1, UFnPS0 \(=00 B\) ).
The data character length is 8 bits (UFnCL = 1).
Transmission interrupt is generated when starting transmission (UFnITS =0).
\(B F\) reception enable mode during communication (UFnMD1, UFnMD0 \(=10 \mathrm{~B}\) ) as the mode.

Remarks 1. Figure 13-34 shows the reception processing flow of LIN communication in BF reception enable mode during communication (UFnMD1, UFnMD0 = 10B).
See 13.7 LIN Communication Automatic Baud Rate Mode for when in automatic baud rate mode (UFnMD1, UFnMD0 = 11B).
2. See (2) of 13.11 Cautions on Use for details of starting LIN-UART.
3. \(n=0,1\)

When the BF reception trigger bit (UFnBRT) is set, a successful BF reception wait state (UFnBRF = 1) is entered, the LRxDn input level is monitored, and start bit detection is performed.

When the falling edge of the LRxDn input is detected, the BF length is measured by counting up the internal counter until a rising edge is detected. If the BF length is 11 bits or more when a rising edge is detected, BF reception is judged as being normal, and BF reception ends. When ending BF reception, a successful BF reception flag (UFnBSF) is set at the same time as generation of the LIN-UARTn reception status interrupt (INTLSn).

In automatic baud rate mode, detection of overrun, parity, and framing errors (UFnOVE, UFnPE, UFnFE) is limited. Moreover, data transfer from the receive shift register to the receive data register (UFnRX) is not performed. BF reception is judged as being abnormal if the BF width is less than 11 bits. In that case, the error status flag (UFnSTR) is set at the same time as generation of the status interrupt request signal (INTLSn).

When performing a transmission for which a data consistency check is enabled (UFnDCS = 1), a data consistency error flag (UFnDCE) is set and LIN-UARTn reception status interrupt (INTLSn) is output when a mismatch between the transmit data and receive data is detected, regardless of whether BF reception is performed successfully or fails. At that time, INTLRn is not output.

When in BF reception enable mode during communication (UFnMD1, UFnMD0 \(=10 \mathrm{~B}\) ), LIN-UART can detect a new BF reception even during data communication or in automatic baud rate mode. See 13.5.9 (2) BF reception enable mode during communication (UFnMD1, UFnMD0 = 10B) for details.

Remark \(\mathrm{n}=0,1\)

Figure 13-35. BF Reception Timing Example
- Normal BF reception: A high level is detected after the BF length has exceeded 11 bits.

- BF reception error: A high level is detected when the BF length is less than 11 bits.


Caution The UFnBRF bit is reset by setting the UFnBRT bit to "1" and cleared upon normal BF reception. In BF reception enable mode during communication (UFnMD1, UFnMDO \(=10 B\) ), the bit is reset or cleared in the same way as described above.

Remark \(\mathrm{n}=0,1\)

\subsection*{13.5.7 Parity types and operations}

Caution When using the LIN communication, fix the UFnPS1 and UFnPS0 bits of the UFnCTLO register to 00 ( \(\mathrm{n}=0,1\) ).

The parity bit is used to detect bit errors in the communication data. Normally the same parity bit is used on the transmission side and the reception side.

In the case of even parity and odd parity, it is possible to detect 1-bit (odd-count) errors. In the case of 0 parity and no parity, errors cannot be detected.
(1) Even parity
(a) During transmission

The number of bits whose value is " 1 " among the transmit data, including the parity bit, is controlled so as to be an even number. The parity bit values are as follows.
- Odd number of bits whose value is " 1 " among transmit data: 1
- Even number of bits whose value is " 1 " among transmit data: 0
(b) During reception

The number of bits whose value is " 1 " among the reception data, including the parity bit, is counted, and if it is an odd number, a parity error is output.
(2) Odd parity
(a) During transmission

Opposite to even parity, the number of bits whose value is " 1 " among the transmit data, including the parity bit, is controlled so that it is an odd number. The parity bit values are as follows.
- Odd number of bits whose value is " 1 " among transmit data: 0
- Even number of bits whose value is " 1 " among transmit data: 1

\section*{(b) During reception}

The number of bits whose value is " 1 " among the receive data, including the parity bit, is counted, and if it is an even number, a parity error is output.
(3) 0 parity

During transmission, the parity bit is always made 0 , regardless of the transmit data.
During reception, parity bit check is not performed. Therefore, no parity error occurs, regardless of whether the parity bit is 0 or 1 .
(4) No parity

No parity bit is added to the transmit data.
Reception is performed assuming that there is no parity bit. No parity error occurs since there is no parity bit.

Figure 13-36. Parity Error Occurrence Timing

LRxDn input
Data sampling
UFnPE flag

INTLS


\subsection*{13.5.8 Data consistency check}

When the data consistency check selection bit (UFnDCS) is set to " 1 ", transmit data and receive data are compared during transmission operation, even if the reception enable bit is disabled (UFnRXE \(=0\) ).

When reception is enabled (UFnRXE =1), it is also checked that reception processing is not ended early during transmission processing.

When either a mismatch between transmission and reception signals or an early end of reception processing is detected during transmission processing, operation is judged as being abnormal, a status interrupt request signal (INTLSn) is output, and a data consistency error flag (UFnDCE) is set. Even if the next transmit data has already been written to the transmit data register (UFnTX), the next transmission is not performed. (The written data within UFnTX is ignored.) When the BF transmission trigger bit (UFnBTT) has been set, a BF is not transmitted.

To restart transmission, transmit data must be written to the transmit data register (UFnTX) or the BF transmission trigger bit (UFnBTT) must be set, after the end of transmission has been confirmed (UFnTSF \(=0\) ) and the data consistency error flag (UFnDCE) has been cleared or the UFnEN bit of the PERX register has been cleared and then set. When a buffer is used, communication is stopped even if data not transferred remains in the buffer.

When reception is disabled (UFnRXE \(=0\) ), storing receive data and thereby generating LIN-UARTn reception interrupt (INTLRn) as well as setting UFnBSF, UFnFE, and UFnOVE and thereby generating LIN-UARTn reception status interrupt (INTLSn) are not performed since the reception operation itself is not performed. Consequently, receive data is not required to be read.

\section*{Caution A store operation of receive data is not affected by whether a data consistency error exists. Storing is performed even if a consistency error occurs.}

Remark \(\mathrm{n}=0,1\)
(1) Mismatch between transmission and reception signals

Serial transmission and reception signals are compared during data (or BF) transmission, a detected mismatch is judged as being abnormal, and the UFnDCE bit is set (1) at the same time a status interrupt (INTLSn) is generated. During data transmission, the comparison is performed from the start bit to the first stop bit. During BF transmission, the comparison is performed from the first bit of the BF to the first stop bit. A consistency check is not performed for the second stop bit, even if the stop bit length is specified as two bits by using the stop bit length select bit (UFnSL).

Figure 13-37. Data Consistency Error Occurrence Timing Example 1 (UFnBRF = 0)


Remark \(\mathrm{n}=0,1\)

Figure 13-38. Data Consistency Error Occurrence Timing Example 2 (UFnBRF = 0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{9}{|c|}{Next transmission is not performed.} \\
\hline LTxDn output & Start bit & D0 & D1 & D2 & D3 & D4 & D5 & D6 & D7 & Stop bit & 1 \\
\hline LRxDn input & Start bit & D0 & D1 & D2 & D3 & D4 & D5 & D6 & D7 & Stop bit & - \\
\hline Data sampling & \(\triangle\) & \(\triangle\) & \(\triangle\) & \(\triangle\) & \(\triangle\) & \(\triangle\) & \(\triangle\) & \(\triangle\) & \(\triangle\) & \(\triangle\) & Mismatch detection \\
\hline UFnTSF flag & & & & & & & & & & & \\
\hline Error judgment (internal signal) & & & & & & & & & & & \\
\hline UFnDCE flag & & & & & & & & & & & \\
\hline INTLS & & & & & & & & & & & \\
\hline INTLR & & & & & & & & & & & \\
\hline
\end{tabular}

Remark \(\mathrm{n}=0,1\)
(2) Early end of reception processing

When transmission is performed while reception is enabled (UFnTXE = UFnRXE = 1), a stop bit position detected in the reception processing, even though during transmission is judged as being abnormal and the UFnDCE bit is set (1) at the same time a status interrupt (INTLSn) is generated.

Figure 13-39. Timing Example of Consistency Error Occurrence due to Early End of Reception Processing


Remark \(\mathrm{n}=0,1\)

\subsection*{13.5.9 BF reception mode select function}

A mode for BF (break field) reception, which can be selected by using the LIN-UART operation mode selection bits (UFnMD1, UFnMD0), is provided.
(1) Normal UART mode (UFnMD1 and UFnMD0 = 00B)

In normal UART mode (UFnMD1 and UFnMD0 = 00B), a new BF is only recognized when the system is waiting for a BF to be successfully received (UFnBRF =1). When BF reception has been successfully completed, a reception complete interrupt (INTLRn) is generated.
If the system is not waiting for a BF to be successfully received (UFnBRF \(=0\) ), framing or overrun errors are detected at the data's stop bit position (bit 10) (see Figure 13-40). If an overrun error has not occurred, the received data is stored in the UFnRX register. If the system is waiting for a BF to be successfully received (UFnBRF = 1), framing or overrun errors are not detected and the received data is not stored in the UFnRX register. If UFnBRF \(=0\) and reception is stopped when data or the BF stop bit is transmitted, the data consistency error interrupt is issued and the flag is changed when transmission of the bit following the stop bit starts (see 13.5.8 (2)). If reception is in progress when the stop bit is transmitted, the data consistency error interrupt is issued and the flag is changed when transmission of the stop bit starts (see 13.5.8 (1)). On the other hand, if UFnBRF = 1 and reception is stopped when the stop bit is transmitted, the data consistency error interrupt is issued and the flag is changed when transmission of the bit following the stop bit starts (see Figure 13-41) and if reception is in progress when the stop bit is transmitted, the data consistency error interrupt is issued and the flag is changed when the rising edge of the input data following the stop bit is detected (see Figure 13-42).

\section*{Caution The successful BF reception flag (UFnBSF) is not set in normal UART mode.}

Figure 13-40. Timing of Judging Framing or Overrun Error in Normal UART Mode

LRxDn input
Data sampling
UFnFE flag,
UFnOVE flag

INTLS


Figure 13-41. Timing of Occurrence of Data Consistency Error When BF Is Transmitted When UFnBRF = 1 (When Reception Is in Progress After Transmission of Stop Bit Has Stopped (Previous Input Data = 1))


Figure 13-42. Timing of Occurrence of Data Consistency Error When BF Is Transmitted When UFnBRF = 1 (When Reception Is in Progress After Transmission of Stop Bit Has Started (Previous Input Data \(=0\) ))

(2) BF reception enable mode during communication (UFnMD1, UFnMD0 \(=10 \mathrm{~B}\) )

If BF reception enable mode during communication (UFnMD1, UFnMD0 \(=10 \mathrm{~B}\) ) is set, a mode that recognizes a new BF is entered during data communication in addition to when waiting for successful BF reception (UFnBRF = 1). When not waiting for successful BF reception (UFnBRF \(=0\) ) and when a low level has been detected at the data stop bit position (10th bit), judging a framing error or an overrun error is being waited for until input data becomes high level, because a new BF may be undergoing reception. If the successive-low-level period is less than 11 bits, it is judged as error detection (see Figure 13-43). If not an overrun error, the first eight bits of receive data are stored into the UFnRX register. At this time, a successful BF reception flag (UFnBSF) is not set. When waiting for successful BF reception (UFnBRF = 1), detecting framing or overrun errors and storing receive data into the UFnRX register are not performed.
On the other hand, if the successive-low-level period is at least 11 bits, receiving of the new BF is judged successful and a successful BF reception flag (UFnBSF) is set (see Figure 13-44). Detection of framing or overrun errors is not performed. At this time, receive data is not stored into the UFnRX register.
If a reception operation is stopped when starting to transmit the stop bit of data or a BF while UFnBRF is " 0 ", the data consistency error interrupt and flag are changed when the bit following the stop bit is started (see 13.5.8 (2)). If a reception operation is being performed when starting to transmit the stop bit, it is performed when input data " 1 " is detected at a position following the stop bit (see 13.5 .8 (1) and Figure 13-45).
On the other hand, if input data " 1 " is detected during BF transmission with UFnBRF set to " 1 ", it is performed after transmission of the first stop bit has been completed (see Figure 13-46). After BF transmission has been completed, it is performed at a bit for which " 1 " is detected (see Figure 13-47).

Caution To set to BF reception enable mode during communication (UFnMD1, UFnMD0 \(=10 B\) ), be sure to set the UFnDCS bit of the UFnOPT1 register also to "1".

Figure 13-43. Framing Error/Overrun Error Judgment Timing upon BF Reception Failure (When UFnBRF = 0)


Remark \(\mathrm{n}=0,1\)

Figure 13-44. Status Interrupt Occurrence Timing upon Successful BF Reception (When UFnBRF = 0)


Figure 13-45. Example of Data Consistency Error Occurrence Timing When UFnBRF \(=0\)


Remark \(\mathrm{n}=0,1\)

Figure 13-46. Example of Consistency Error Occurrence Timing During BF Transmission When UFnBRF = 1 (If Reception Operation Is Stopped When Input Data "1" Is Detected After Stop Bit (Previous Bit Is "1"))


Figure 13-47. Example of Consistency Error Occurrence Timing During BF Transmission When UFnBRF = 1 (If During Reception Operation When Input Data "1" Is Detected After Stop Bit (Previous Bit Is "0"))


Remark n = 0, 1

\subsection*{13.5.10 LIN-UART reception status interrupt generation sources}

LIN-UART reception status interrupt generation sources include parity errors, framing errors, overrun errors, data consistency errors which occur only during LIN communication, successful BF reception, ID parity errors, checksum errors, and response preparation errors which occur only in automatic baud rate mode, and ID matches and expansion bit detections which occur only when expansion bits are enabled. When these sources are detected, LIN-UARTn reception status interrupt (INTLSn) is generated. The type of a generation source can be referenced by using the status register (UFnSTR). The content of processing is determined by referencing the UFnSTR register in the LIN-UARTn reception status interrupt servicing routine.

Status flags must be cleared by writing " 1 " to the corresponding bits (excluding the UFnTSF and UFnRSF bits of the UFnSTC register) by using software.

The LIN-UART reception status interrupt generation timing and status flag change timing differ, depending on the mode setting and generation source.

Table 13-3. LIN-UART Reception Status Interrupt Generation Sources
\begin{tabular}{|c|c|c|}
\hline Status Flag & Generation Source & Description \\
\hline UFnPE & Parity error & The parity calculation result of receive data and the value of the received parity bit do not match. \\
\hline UFnFE & Framing error & \begin{tabular}{l}
No stop bit is detected. \\
(A low level is detected at a stop bit position.)
\end{tabular} \\
\hline UFnOVE & Overrun error & The next data reception is completed before the receive data transferred to the receive data register is read. \\
\hline UFnDCE & Data consistency error & The data consistency check selection bit (UFnDCS) is set, and the values of transmit data and receive data do not match during data transmission. Transmission operation and reception operation are out of synchronization. \\
\hline UFnBSF & Successful BF reception & A new BF is successfully received when in BF reception enable mode during communication (UFnMD1, UFnMD0 = 10B). (This occurs also when the master transmits a BF.) \\
\hline UFnIPE & ID parity error & Either parity bit of the received PID includes an error. \\
\hline UFnCSE & Checksum error & The result of comparing the checksum received during response reception and the automatically calculated result is illegal. \\
\hline UFnRPE & Response preparation error & Response preparation could not be performed before reception of the first byte by a response was completed. \\
\hline UFnIDM & ID match & \begin{tabular}{l}
When the following conditions are satisfied: \\
- Comparison of expansion bit data is enabled (UFnEBC = 1). \\
- The expansion bit is at the level set by using the expansion bit detection level selection bit (UFnEBL). \\
- The received data matches the value of the UFnID register.
\end{tabular} \\
\hline UFnEBD & Expansion bit detection & The level set by using the expansion bit detection level select bit (UFnEBL) is detected at a receive data expansion bit. \\
\hline
\end{tabular}

The following processing is required depending on the generation source when a status interrupt is generated.
- Parity error, data consistency error

False data has been received, so read the received data and then discard it. Then perform communication again. If the received data is not read, an overrun error might occur when reception ends next time. For a data consistency error, a data conflict may also be possible.
- Framing error

The stop bit could not be detected normally, or a bit offset may have occurred due to false detection of the start bit. Furthermore, the baud rate may be offset from that of the transmission side or a BF of insufficient length may have been received in LIN communication.
When framing errors occur frequently, a bit or the baud rate may be offset, so perform initialize processing on both the transmission side and reception side, and restart communication. Furthermore, to receive the next data after a framing error has occurred, the reception pin must become high level once.
- Overrun error

Data of one frame that was received immediately before is discarded, because the next reception is completed before receive data is read. Consequently, the data must be retransmitted.
- Successful BF reception

Preparation for starting a new frame slot must be performed, because a new BF has been received successfully.
- ID parity error

Set a request bit without a response (UFnNO), because the received PID is illegal. Afterward, do not perform response transmission or reception, wait for the next BF to be received, and ignore that frame.
- Checksum error

Discard the received response (data field), because it is illegal.
- Response preparation error

Wait for the next BF to be received and ignore that frame, because response processing cannot be performed normally.
- ID match

Receive data of the expansion bit of a level set by using the UFnEBL bit has matched with the UFnID register setting value. Perform, therefore, corresponding processing such as disabling expansion bit data comparison (UFnEBC = 0) to receive subsequent data.
- Expansion bit detection

Perform corresponding processing such as preparing for starting DMA transfer, because receive data of the expansion bit of a level set by using the UFnEBL bit has been received.

Caution Status flags are an accumulation of all sources that have been generated after the status flag has been cleared, and do not reflect the latest state. Consequently, the above-mentioned processing must be completed before the next reception is completed and the status flag must be cleared.

The following table shows examples of processing corresponding to statuses when performing LIN communication.

Table 13-4. Examples of Processing Corresponding to Statuses During LIN Communication (When in BF Reception Enable Mode During Communication (UFnMD1, UFnMDO = 10B) and When UFnDCS =1)
\begin{tabular}{|c|c|c|c|c|c|}
\hline UFnBSF & UFnDCE & UFnFE & UFnOVE & Status & Processing Example \\
\hline 1 & 1 & \(\times\) & \(\times\) & A mismatch is detected between transmit and receive data during BF transmission in master operation. Successive low levels of at least 11 bits are received. The transmission is not performed even if the next data transmission has been prepared. & \begin{tabular}{l}
- The next data (Sync field) transmission is not performed and waiting for the next time schedule is performed, because the other party of communication may not have been able to recognize the BF. \\
- The other party of communication may not have been able to recognize the BF, but all status flags are cleared and the next data is written to transmit the next data (Sync field).
\end{tabular} \\
\hline \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{0} & \multirow[t]{2}{*}{\(\times\)} & \multirow[t]{2}{*}{\(\times\)} & BF transmission and BF reception are performed successfully in master operation. & Processing to transmit the next data (Sync field) is performed. \\
\hline & & & & BF reception is performed successfully in slave operation. & Processing to receive the next data (Sync field) is performed. \\
\hline \multirow[t]{2}{*}{0} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{\(\times\)} & \multirow[t]{2}{*}{\(\times\)} & \begin{tabular}{l}
BF transmission or data (including an SF or a PID) transmission has failed in master operation. \\
Even if transmission of the next data or BF has been prepared, the transmission will not be performed.
\end{tabular} & Subsequent transmit and receive data is discarded, all status registers are cleared, and the system waits for the next time schedule. \\
\hline & & & & \begin{tabular}{l}
Data transmission has failed in slave operation. \\
Even if transmission of the next data has been prepared, the transmission will not be performed.
\end{tabular} & Subsequent transmit and receive data is discarded, all status registers are cleared, and the system waits for the next time schedule. \\
\hline 0 & 0 & 1 & \(\times\) & A framing error has been detected during data reception. & Processing when a framing error has been detected is performed. \\
\hline 0 & 0 & \(\times\) & 1 & \begin{tabular}{l}
An overrun error has been detected during data reception. \\
The single data that was received immediately before has been discarded.
\end{tabular} & Processing when an overrun error has been detected is performed. \\
\hline
\end{tabular}

Cautions 1. Clear all status flags that have been set for any processing.
2. When an error is detected in LIN communication (including when BF reception has been performed successfully when BF reception enable mode during communication (UFnMD1, UFnMDO = 10B) has been set), a status interrupt request signal (INTLSn) is generated instead of a reception complete interrupt request signal (INTLRn) and a status flag is set according to the communication status.

Remark \(\times\) : don't care

\subsection*{13.5.11 Transmission start wait function}

The RL78/D1A is provided with a function to guarantee the stop bit length of reception when reception is switched to transmission to perform LIN communication.

To delay starting of transmission until completion of the stop bit of reception, write data to the UFnWTX register which is a wait-dedicated register, instead of writing transmit data to the UFnTX register as a transmission start request.

In this case, starting transmission is being waited for one bit until the stop bit of receive data has ended for sure.
Note that only a wait of one bit is performed, even if the stop bit length has been set to two bits by using the stop bit length select bit (UFnSL).

Figure 13-48. When Transmit Data Has Been Written During Stop Bit of Receive Data


Cautions 1. When LIN communication is not performed, accessing the UFnWTX register is prohibited.
2. Writing to the UFnWTX register is prohibited except when reception is switched to transmission (such as during transmission).

Remark n = 0, 1

\subsection*{13.6 UART Buffer Mode}

The RL78/D1A is provided with a 9-byte transmission buffer that can be used for normal UART communication (UFnMD1, UFnMD0 = 00B).

\subsection*{13.6.1 UART buffer mode transmission}

The following figure shows the procedure for transmitting data in UART buffer mode.

Figure 13-49. UART Buffer Mode Transmission Processing Flow


Note This can be omitted.
Cautions 1. Set the following values when performing data transmission in UART buffer transmission mode.
Expansion bits are disabled (UFnEBE \(=0\) ).
Normal UART mode (UFnMD1, UFnMD0 = 00B).
Data consistency checking is disabled (UFnDCS \(=0\) ).
Waiting for buffer transmission start is disabled (UFnTW = 0).
Continuation of transfer is disabled (UFnCON = 0).
Request bits without responses are present (UFnNO = 0).
Reception requests are disabled (UFnRRQ = 0).
2. UFnPRQ must not be set to 1 before completion of receive data reading.

Remarks 1. See (2) of 13.11 Cautions on Use for details of starting LIN-UART.
2. X : don't care

When transferring the number of bytes (1 to 9) set to the buffer length bit (UFnBUL3 to UFnBULO) has ended, a transmission interrupt request signal (INTLTn) is output. When the buffer length bit is set to " 0 " or "10 to 15 ", transfer of nine bytes is performed.

Writing data to the transmit data register (UFnTX) during transmission in buffer mode is prohibited.
To stop transfer midway, write "0" to the transmission enable bit (UFnTXE). Data transmission processing is stopped and the UFnTRQ bit and UFnTSF flag are cleared.

Figure 13-50. UART Buffer Mode Transmission Example (UFnITS = 0)


Figure 13-51. UART Buffer Mode Transmission Example (UFnITS = 1)

UFOTRQ bit
UFOBUL3 to UFOBULO bits (write)
UFOBUL3 to UFOBULO bits (read)
UFOTSF flag
LTxD0 pin
INTLT
(UFOITS = 1)

UFOBUC flag


Remark \(m=1\) to 9

\subsection*{13.7 LIN Communication Automatic Baud Rate Mode}

In LIN communication automatic baud rate mode, a BF and an SF are automatically detected and the baud rate is set according to the measurement result of the SF.

When UFnMD1 and UFnMD0 are set to "11B", operation is performed in automatic baud rate mode.
Operation can be performed with the baud rate at 2,400 bps to 128 kbps . Set to 8 to 12 MHz the clock (prescaler clock) that has been divided by using a prescaler. At that time, the setting values of UFnPRS2 to UFnPRS0 must be calculated from the fclk frequency and initial settings must be performed.

When using LIN-UART as the master, using automatic baud rate mode (UFnMD1, UFnMD0 = 11B) is prohibited.

Figure 13-52. Basic Processing Flow Example of LIN Communication Automatic Baud Rate Mode (1/2)


Cautions 1. Set the following values when performing LIN communication automatic baud rate mode.

The transmit and receive data levels are normal input (UFnTDL = UFnRDL = 0).
Expansion bits are disabled (UFnEBE = 0).
Automatic baud rate mode (UFnMD1, UFnMD0 = 11B) as the mode.
Consistency check selection (UFnDCS = 1).
Transmission interrupt is transmission start (UFnITS = 0).
Communication direction control is LSB first (UFnDIR = 1).
The parity selection bit is received without parity (UFnPS1, UFnPSO =00B).
The data character length is 8 bits (UFnCL = 1).
Transmit data register is default value (UFnTX \(=0000 \mathrm{H}\) ).
2. Set the UFnPRS2 to UFnPRS0 bits so that the clock that has been divided by using a prescaler is 8 to \(\mathbf{1 2 ~ M H z}\).
3. The checksum field should be included when UFnACE \(=0\).

Remark See (2) of 13.11 Cautions on Use for details of starting LIN-UART.

Figure 13-52. Basic Processing Flow Example of LIN Communication Automatic Baud Rate Mode (2/2)


Note This can be omitted.
Cautions 1. When the buffer length bits (UFnBUL3 to UFnBULO) have been set to "0" or "10 to 15 ", reception or transmission of nine bytes is performed. When the buffer length is set to " 1 to 8 ", buffers of the number of bytes set are used in ascending order of the buffer numbers.
Example: When UFnBUL3 to UFnBULO are set to " 1 ", data is always stored only into the UFnBUFO register.
2. Do not set the UFnRRQ bit before completion of receive data reading, because, when the UFnRRQ bit is set, storing (overwriting) into a buffer is performed even if reading receive data has not ended.
3. Setting (1) the UFnTW bit is prohibited, except when operation is switched to response transmission after header reception.

Remark \(\times\) : don't care

If a PID stored into the UFnID register is not a target when header reception is completed (UFnHDC = 1), the UFnNO bit is set and subsequent transmission and reception processing are stopped (responses are ignored).

For a response reception PID, the UFnRRQ bit is set at the same time as the response data length (UFnBUL3 to UFnBULO), and response reception processing is performed.

For a response transmission PID, the UFnTRQ bit is set at the same time as the response data length (UFnBUL3 to UFnBULO), and response transmission processing is performed, after transmit data has been set to a buffer. At that time, the receive data will be stored in the UFnRX register. However, no overrun error will occur even if the receive data is not read.

Perform processing (setting the UFnNO, UFnRRQ, or UFnTRQ bit) for the PID before receiving the first byte of the response is completed. Otherwise, a response preparation error occurs. See 13.7.2 Response preparation error detection function for details.

During response reception and response transmission also, when a status interrupt request signal (INTLSn) has been generated due to an error, transmission and reception operations are stopped and waiting for the next BF reception is performed.

In automatic baud rate mode, no overrun error occurs, because a buffer is used (the UFnRX register is not used).

Figure 13-53. LIN Communication Automatic Baud Rate Mode (Non-Target PID)


Remark \(\mathrm{n}=0,1, \mathrm{~m}=1\) to 9

Figure 13-54. LIN Communication Automatic Baud Rate Mode (Response Reception)


An example of how reception results are stored into a buffer when 8-byte data is received (UFnBUL3 to UFnBUL0 = 9) and when 3-byte data is received (UFnBUL3 to UFnBULO \(=3\) ) are shown below.
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{(1) When 8-byte data is received (UFnBUL3 to UFnBULO = 9)} & \multicolumn{2}{|l|}{\begin{tabular}{l}
(2) When 3-byte data is received \\
(UFnBUL3 to UFnBULO = 4)
\end{tabular}} \\
\hline & Reception results & & Reception results \\
\hline UFnBUF8 & Checksum & UFnBUF8 & - \\
\hline UFnBUF7 & Data7 & UFnBUF7 & - \\
\hline UFnBUF6 & Data6 & UFnBUF6 & - \\
\hline UFnBUF5 & Data5 & UFnBUF5 & - \\
\hline UFnBUF4 & Data4 & UFnBUF4 & - \\
\hline UFnBUF3 & Data3 & UFnBUF3 & Checksum \\
\hline UFnBUF2 & Data2 & UFnBUF2 & Data2 \\
\hline UFnBUF1 & Data1 & UFnBUF1 & Data1 \\
\hline UFnBUFO & Data0 & UFnBUFO & Data0 \\
\hline
\end{tabular}

Caution When UARTF is being used with the auto checksum feature enabled (UFnACE \(=1\) ), the checksum data is not stored in a buffer.

Remark \(\mathrm{n}=0,1\)

Figure 13-55. LIN Communication Automatic Baud Rate Mode (Response Transmission)


Examples of the buffer settings and the status of the buffer after 8 bytes of data have been transmitted (UFnBUL3 to UFnBULO \(=9\) ) and after 3 bytes of data have been transmitted (UFnBUL3 to UFnBULO \(=3\) ) are shown below.
(1) When 8-byte data is transmitted (UFnBUL3 to UFnBULO = 9)
\begin{tabular}{|c|c|c|}
\hline \multirow[b]{2}{*}{UFnBUF8} & Buffer setting & Buffer status \\
\hline & TX Checksum & RX Checksum \\
\hline UFnBUF7 & Data7 & Data7 \\
\hline UFnBUF6 & Data6 & Data6 \\
\hline UFnBUF5 & Data5 & Data5 \\
\hline UFnBUF4 & Data4 & Data4 \\
\hline UFnBUF3 & Data3 & Data3 \\
\hline UFnBUF2 & Data2 & Data2 \\
\hline UFnBUF1 & Data1 & Data1 \\
\hline UFnBUFO & Data0 & Data0 \\
\hline
\end{tabular}
(2) When 3-byte data is received (UFnBUL3 to UFnBULO = 4)
\begin{tabular}{l|c|}
\multicolumn{1}{c}{} & \multicolumn{1}{c}{ Buffer setting } \\
\cline { 2 - 2 } UFnBUF8 & - \\
\cline { 2 - 2 } UFnBUF7 & - \\
\cline { 2 - 2 } UFnBUF6 & - \\
\cline { 2 - 2 } UFnBUF5 & - \\
\cline { 2 - 2 } UFnBUF4 & - \\
\cline { 2 - 2 } UFnBUF3 & Checksum \\
\cline { 2 - 2 } UFnBUF2 & Data2 \\
\cline { 2 - 2 } UFnBUF1 & Data1 \\
\cline { 2 - 3 } UFnBUF0 & Data0 \\
\cline { 2 - 3 } &
\end{tabular}
\begin{tabular}{c} 
Buffer status \\
\hline- \\
\hline- \\
\hline- \\
\hline- \\
\hline- \\
\hline Checksum \\
\hline Data2 \\
\hline Data1 \\
\hline Data0 \\
\hline
\end{tabular}

Caution To enable the automatic checksum function (UFnACE \(=1\) ), checksum is not required to be set to the buffer by using software.

Remark \(\mathrm{n}=0,1\)

\subsection*{13.7.1 Automatic baud rate setting function}

Received low-level widths are always measured when in automatic baud rate mode. BF detection is judged as being performed successfully when the first low-level width is at least 11 times the second low-level width, and it is checked that the data is 55 H . If the data is confirmed to be 55 H and the SF is judged to have been successfully received, reception is paused, the UFnBRS11 to UFnBRS00 bits are set again, and reception resumes after the start bit is detected.

When it has been confirmed that the data is 55 H , successful SF detection is judged and baud rate setting results are automatically set to the UFnBRS11 to UFnBRS00 bits. At that time, the settings of the UFnPRS2 to UFnPRSO bits are not changed. Afterward, the next data (PID) is received after transmission or reception processing has been enabled. A reception complete interrupt request signal (INTLRn) is generated when there are no errors upon PID reception completion (stop bit position), and an error flag is set and a status interrupt request signal (INTLSn) is generated when there is an error. In both cases, a header reception completion flag (UFnHDC) is set. On the other hand, when the data is not 55 H , SF detection is judged to have failed, the next BF (low level) reception is being waited for with the transmission or reception processing being stopped, and baud rate setting is not performed.

When the stop bit position of reception processing is reached while transmission or reception processing is enabled, errors such as framing errors and consistency errors are detected and a status interrupt request signal (INTLSn) may be generated. This is also applicable when a BF has been received during communication.

Figure 13-56. Example of BF/SF Reception Failure


Figure 13-57. Example of Successful BF, SF, and PID Reception


Caution When a PID reception error has occurred, a status interrupt request signal (INTLSn) is generated instead of a reception complete interrupt request signal (INTLRn) and other error flags (such as UFnFE and UFnIPE) change.

Figure 13-58. Example of Successful BF Reception During SF Reception (No PID Reception Error)


Caution When a PID reception error has occurred, a status interrupt request signal (INTLSn) is generated instead of a reception complete interrupt request signal (INTLRn) and other error flags (such as UFnFE and UFnIPE) change.

Figure 13-59. Example of Successful BF Reception During PID Reception (No PID2 Reception Error)


Caution If the PID1 stop bit position comes after the point where the internal successful BF flag has been set, the UFnHDC flag and error flags (such as UFnFE and UFnIPE) are not set, and INTLSn is also not generated.

Figure 13-60. Example of Successful BF Reception During Data/CSF Reception (No PID Reception Error)


Caution If the Data/CSF stop bit position comes after the point where the internal successful BF flag has been set, the UFnBUC flag and error flags (such as UFnFE, UFnDCE, UFnCSE, and UFnRPE) are not set, and INTLSn is also not generated.

\subsection*{13.7.2 Response preparation error detection function}

If response preparation (setting of the UFnNO, UFnRRQ, and UFnTRQ bits) is not performed before reception of the first byte by a response is completed (sampling point of the stop bit (first bit)) when in automatic baud rate mode (UFnMD1, UFnMDO = 11B), a response preparation error flag (UFnRPE) is set, a status interrupt request signal (INTLSn) is generated, and subsequent transmission and reception processing are stopped (responses are ignored) without data being stored.

When response transmission is started (UFnTRQ =1) after reception at the LRxDn pin has been started, recognition can be performed by the occurrence of consistency errors.

Figure 13-61. Response Preparation Error Occurrence Example


Caution If UFnCON \(=0\), no response preparation error will occur, because a BF reception wait state is entered after communication of the number of bytes set using the UFnBUL3 to UFnBULO bits is completed.
If \(U F n C O N=1\), a response preparation error check state is entered again after communication of the number of bytes set using the UFnBUL3 to UFnBULO bits is completed.
A response preparation error will occur if a receive operation is started before setting UFnTRQ the next time after response transmission is completed.

\subsection*{13.7.3 ID parity check function}

When the ID parity check select bit is set (UFnIPCS = 1) in automatic baud rate mode (UFnMD1, UFnMD0 = 11B), the PID parity bits (P0, P1) are checked when the received PID is stored into the UFnID register. At that time, if either parity bit includes an error, an ID parity error flag (UFnIPE) is set, a status interrupt request signal (INTLSn) is generated instead of a reception complete interrupt request signal (INTLRn), and the PID is stored into the UFnID register.

Figure 13-62. PID Parity Error Occurrence Example


\subsection*{13.7.4 Automatic checksum function}

When the automatic checksum enable bit is set (UFnACE = 1) in automatic baud rate mode (UFnMD1, UFnMD0 = 11B), a checksum is automatically calculated. Enhanced checksum (calculation targets: PID and data) and classic checksum (calculation target: only data) can be selected for each frame by using the enhanced checksum selection bit (UFnECS).

During response transmission, calculation is performed when data is transferred in 1-byte units from a buffer register to a transmit shift register \({ }^{\text {Note }}\), and the calculation result is automatically added to the end of response transmission and transmitted. A checksum is not required to be set to a buffer by using software.

During response reception, calculation is performed when data is stored into a buffer register in 1-byte units \({ }^{\text {Note }}\), and the stored data and calculation result are automatically compared when the received checksum is stored into a buffer. A reception complete interrupt request signal (INTLRn) is generated when the comparison result is correct. If the comparison result is illegal, however, a status interrupt request signal (INTLSn) is generated instead of a reception complete interrupt request signal (INTLRn), a checksum error flag (UFnCSE) is set, and the checksum is stored into the UFnRX register.

Note When the enhanced checksum is selected, the value of the UFnID register is set to its initial value for calculation at the time transfer starts.

Remark \(\mathrm{n}=0,1\)

Figure 13-63. Automatic Checksum Error Occurrence Example (Response Reception)


Remark \(\mathrm{n}=0,1, \mathrm{~m}=1\) to 9

\subsection*{13.7.5 Multi-byte response transmission/reception function}

In normal LIN communication, a response is no more than 9 bytes (including the checksum field); but in automatic baud rate mode (UFnMD1, UFnMD0 = 11B), responses of at least 10 bytes can be transmitted and received.

The processing flow of initial settings and INTLSn generation is same as the basic processing flow. See 13.7 LIN Communication Automatic Baud Rate Mode.

The response preparation error detection function, ID parity check function, and automatic checksum function are valid.

Figure 13-64. Multi-Byte Transmission/Reception Processing Flow Example (1/2)


Note This can be omitted.

Remark \(\quad \mathrm{x}\) : don't care, \(\mathrm{n}=0,1\)

Figure 13-64. Multi-Byte Transmission/Reception Processing Flow Example (2/2)


Note Set UFnTW to 1 during only the first data transmission after PID reception.

Cautions 1. When the buffer length bits (UFnBUL3 to UFnBULn) have been set to " 0 " or " 10 to 15 ", reception or transmission of nine bytes is performed. When the buffer length is set to " 1 to 8 ", buffers of the number of bytes set are used in ascending order of the buffer numbers.
Example: When UFnBUL3 to UFnBULO are set to " 1 ", data is always stored only into the UFnBUFO register.
2. Do not set the UFnRRQ bit before completion of receive data acquisition.
3. Setting the UFnTW bit is prohibited, except when operation is switched to response transmission after header reception.

Remark x : don't care, \(\mathrm{n}=0,1\)

Figure 13-65. Multi-Byte Reception Implementation Example


Caution When UFnBUL3 to UFnBUL0 are "2", data is always stored into UFnBUF0 and UFnBUF1.
If read processing of the receive data is not performed in time, make adjustments such as setting UFnBUL3 to UFnBUL0 to " 1 ".

Figure 13-66. Multi-Byte Transmission Implementation Example


Caution When UFnBUL3 to UFnBULO are " 2 ", data of the UFnBUFO and UFnBUF1 bits are always transmitted and stored.

\subsection*{13.8 Expansion Bit Mode}

When in normal UART mode (UFnMD1, UFnMD0 = 00B), data of 9-bit lengths can be transmitted or received by setting the expansion bit enable bit (UFnEBE). See 13.5.1 Data format for the communication data format.

\subsection*{13.8.1 Expansion bit mode transmission}

When in expansion bit mode (UFnCL = UFnEBE = 1), transmission in 9-bit lengths is started by writing 9-bit data to the UFnTX register.

Figure 13-67. Expansion Bit Mode Transmission Example (LSB First)


Remark \(\mathrm{n}=0,1\)

\subsection*{13.8.2 Expansion bit mode reception (no data comparison)}

When in expansion bit mode (UFnCL = UFnEBE = 1) and expansion bit data comparison is disabled (UFnEBC = 0), reception in 9-bit lengths can always be performed without data comparison. When a level set by using the expansion bit detection level select bit (UFnEBL) is detected, a status interrupt request signal (INTLSn) is generated upon completion of data reception, and an expansion bit detection flag (UFnEBD) is set. When an inverted value of the expansion bit detection level is detected, a reception complete interrupt request signal (INTLRn) is generated. In either case, the receive data is stored into the UFnRX register if no overrun error has occurred.

Figure 13-68. Expansion Bit Mode Reception (No Data Comparison) Example (LSB First, UFnEBL = 0)


Cautions 1. When a reception error (parity error, framing error, or overrun error) occurs at receive data 0,2 , or 4, a status interrupt request signal (INTLSn) is generated instead of a reception complete interrupt request signal (INTLRn), and the error flag is updated.
2. When a reception error (parity error, framing error, or overrun error) occurs at receive data 1 or 3, the error flag is also updated.

Remark n = 0, 1

\subsection*{13.8.3 Expansion bit mode reception (with data comparison)}
 level set by using the expansion bit detection level select bit (UFnEBL) is detected, 8 bits excluding the receive data expansion bit are compared with the value of the UFnID register set in advance.

If the comparison results have matched, a status interrupt request signal (INTLSn) is generated, an expansion bit ID match flag (UFnIDM) and an expansion bit detection flag (UFnEBD) are set, and the receive data is stored into UFnRX. If the comparison results do not match, no interrupt is generated, no flag is updated, and the receive data is not stored.

Interrupts (INTLRn, INTLSn) are generated upon all subsequent completions of data receptions and data can be received by disabling expansion bit data comparison (UFnEBC \(=0\) ) via the status interrupt servicing when the comparison results have matched. End the processing before completion of the next data reception, because data will be omitted if the UFnEBC bit is changed after the next data reception has been completed.

Figure 13-69. Expansion Bit Mode Reception (with Data Comparison) Example (LSB First, UFnEBL \(=0\) )


Cautions 1. When a reception error (parity error, framing error, or overrun error) occurs at receive data 2, a status interrupt request signal (INTLSn) is generated instead of a reception complete interrupt request signal (INTLRn), and the error flag is updated.
2. When a reception error (parity error, framing error, or overrun error) occurs at receive data 1 or 3, the error flag is also updated. When a reception error occurs at receive data 0,4 , or 5 , the error flag is not updated.

Remark \(\mathrm{n}=0,1\)

\subsection*{13.9 Receive Data Noise Filter}

The probability of malfunctioning due to noise becomes high with UART reception, because no communication clock exists. The noise filter is used to eliminate noise in a communication bus and reduce false reception of data. The noise filter becomes valid by clearing the receive data noise filter use selection bit (UFnRXFL) to " 0 ".

A start bit and receive data input from a serial data input pin (LRxDn) are sampled with a clock (prescaler clock) divided by using a prescaler.

When the same sampling value is read twice, the match detector output changes and the receive data is sampled as the input data. Therefore, data not exceeding 2 clock width is judged to be noise and is not delivered to the internal circuit (see Figure 13-70). See 13.10 (1) (a) Prescaler clock (fuclк) regarding the base clock.

Figure 13-70. Noise Filter Circuit Example


Figure 13-71. Noise Filter Timing Chart Example (UFnPRS = 1)


Remark \(\mathrm{n}=0,1\)

\subsection*{13.10 Dedicated Baud Rate Generator}

The dedicated baud rate generator consists of a 3-bit prescaler block and a 12-bit programmable counter, and generates a serial clock during transmission and reception with LIN-UARTn. Regarding the serial clock, a dedicated baud rate generator output can be selected for each channel.

There is a 12-bit counter for transmission and another one for reception.
(1) Configuration of baud rate generator

Figure 13-72. Configuration of Baud Rate Generator


Note Clock that divides fcık by \(1,2,4,8,16,32,64\), or 128

In automatic baud rate mode, confirm that the receive pin is high before setting the UFnRXE bit to 1 .
(a) Prescaler clock (fucLk)

When the UFnEN bit of the PER register is " 1 ", a clock divided by a frequency division value specified by using the UFnPRS2 to UFnPRS0 bits of the UFnCTL1 register is supplied to the 12-bit counter.
This clock is called the prescaler clock and its frequency is called fuclk.
(b) Serial clock generation

A serial clock can be generated by setting the UFnCTL1 register.
The frequency division value for the 12-bit counter can be set by using the UFnBRS11 to UFnBRS00 bits of the UFnCTL1 register.

Remark \(\mathrm{n}=0,1\)
(2) LIN-UARTn control register 1 (UFnCTL1)

The UFnCTL1 register is a 16-bit register that is used to control the baud rate of LIN-UARTn. This register can be read or written in 16-bit units. Reset sets this register to OFFFH.

Figure 13-73. Format of LIN-UARTn Control Register 1 (UFnCTL1)

Address: F0242H, F0243H (UF0CTL1), F0262H, F0263H (UF1CTL1) After reset: OFFFH R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{UFnCTL1} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline & UFnPRS2 & UFnPRS1 & UFnPRS0 & 0 & UFnBRS11 & UFnBRS10 & UFnBRS9 & UFnBRS8 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & UFnBRS7 & UFnBRS6 & UFnBRS5 & UFnBRS4 & UFnBRS3 & UFnBRS2 & UFnBRS1 & UFnBRS0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|l|}
\hline UFnPRS2 & UFnPRS1 & UFnPRS0 & \multicolumn{1}{|c|}{ Prescaler clock frequency division value } \\
\hline 0 & 0 & 0 & No division (prescaler clock = fcLk) \\
\hline 0 & 0 & 1 & Division by 2 (prescaler clock = fcLK/2) \\
\hline 0 & 1 & 0 & Division by 4 (prescaler clock = fcLK/4) \\
\hline 0 & 1 & 1 & Division by 8 (prescaler clock = fcLK/8) \\
\hline 1 & 0 & 0 & Division by 16 (prescaler clock = fcLk/16) \\
\hline 1 & 0 & 1 & Division by 32 (prescaler clock = fcLK/32) \\
\hline 1 & 1 & 0 & Division by 64 (prescaler clock = fcLK/64) \\
\hline 1 & 1 & 1 & Division by 128 (prescaler clock = fcLK/128) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{array}{|c}
\hline \text { UFn } \\
\text { BRS1 } \\
1
\end{array}
\] & \[
\begin{array}{|c}
\text { UFn } \\
\text { BRS1 } \\
0
\end{array}
\] & \[
\begin{array}{|c}
\hline \text { UFn } \\
\text { BRSO } \\
9
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { UFn } \\
\text { BRSO } \\
8
\end{array}
\] & \[
\begin{gathered}
\hline \text { UFn } \\
\text { BRSO } \\
7
\end{gathered}
\] & \[
\begin{gathered}
\text { UFn } \\
\text { BRSO } \\
6
\end{gathered}
\] & \[
\begin{array}{|c}
\hline \text { UFn } \\
\text { BRSO } \\
5
\end{array}
\] & \[
\begin{gathered}
\text { UFn } \\
\text { BRSO } \\
4
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { UFn } \\
\text { BRSO } \\
3
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { UFn } \\
\text { BRSO } \\
2
\end{array}
\] & \[
\begin{gathered}
\text { UFn } \\
\text { BRSO } \\
1
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { UFn } \\
\text { BRSO } \\
0
\end{array}
\] & \(\mathrm{k}^{\text {Note }}\) & \begin{tabular}{l}
Serial \\
clock
\end{tabular} \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \(\times\) & \(\times\) & 4 & fuciv4 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 4 & fucus4 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 5 & fucke5 \\
\hline : & : & : & & : & & : & & & : & : & : & : & \\
\hline 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 4094 & fucır/4094 \\
\hline 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 4095 & fucık4095 \\
\hline
\end{tabular}

Note Specified value

Cautions 1. Rewriting can be performed only when the UFnTXE and UFnRXE bits of the UFnCTLO register are " 0 ".
2. The baud rate is the value that results by further dividing the serial clock by 2.
3. Writing to UFnBRS11 to UFnBRS00 is invalid when in automatic baud rate mode.

Remarks 1. fuclk is the frequency division value of the prescaler clock selected by using the UFnPRS2 to UFnPRSO bits.
2. In automatic baud rate mode (UFnMD1, UFnMD0 \(=11 B\) ), the value after the baud rate has been set can be checked by reading UFnBRS11 to UFnBRS00 after header reception.
3. \(\times\) : don't care
(3) Baud rate

The baud rate is obtained by the following equation.
\[
\text { Baud rate }=\frac{\text { fucLk }}{2 \times \mathrm{k}}[\mathrm{bps}]
\]
fuclk = Frequency of prescaler clock selected by the UFnPRS2 to UFnPRS0 bits of the UFnCTL1 register \(k=\) Value set by using the UFnBRS11 to UFnBRS00 bits of the UFnCTL1 register \((k=4,5,6, \ldots, 4095)\)
(4) Baud rate error

The baud rate error is obtained by the following equation.

Error (\%) \(=\left(\frac{\text { Actual baud rate (baud rate with error) }}{\text { Target baud rate (correct baud rate) }}-1\right) \times 100[\%]\)

Cautions 1. The baud rate error during transmission must be within the error tolerance on the receiving side.
2. The baud rate error during reception must satisfy the range indicated in (6) Allowable baud rate range during reception.

Example: •CPU/peripheral hardware clock frequency \(=24 \mathrm{MHz}=24,000,000 \mathrm{~Hz}\)
- Setting values
fcLk \(=24 \mathrm{MHz}\)
Setting values of the UFnPRS2 to UFnPRSO bits of the UFnCTL1 register \(=001 \mathrm{~B}\) (fucLk \(=\mathrm{fcLk} / 2=12 \mathrm{MHz}\) )
Setting values of the UFnBRS11 to UFnBRS00 bits of the UFnCTL1 register \(=000000100111 \mathrm{~B}(\mathrm{k}=39)\)
- Target baud rate \(=153,600 \mathrm{bps}\)
- Baud rate \(=12,000,000 /(2 \times 39)\)
= 153,846 [bps]
- Error \(=(153,846 / 153,600-1) \times 100\)
\[
=0.160[\%]
\]
(5) Baud rate setting example

Table 13-5. Baud Rate Generator Setting Data (Normal Operation, fcık \(=\mathbf{2 4} \mathrm{MHz}\), UFnPRS2 to UFnPRS0 = 0 to 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Target Baud Rate (bps)} & \multicolumn{8}{|c|}{UFnPRS2 to UFnPRS0} \\
\hline & \multicolumn{2}{|c|}{0} & \multicolumn{2}{|l|}{1} & \multicolumn{2}{|l|}{2} & \multicolumn{2}{|c|}{3} \\
\hline & UFnBRS11 to UFnBRS00 & \begin{tabular}{l}
ERR \\
(\%)
\end{tabular} & UFnBRS11 to UFnBRS00 & \begin{tabular}{l}
ERR \\
(\%)
\end{tabular} & UFnBRS11 to UFnBRSOO & \[
\begin{gathered}
\text { ERR } \\
(\%)
\end{gathered}
\] & UFnBRS11 to UFnBRS00 & \begin{tabular}{l}
ERR \\
(\%)
\end{tabular} \\
\hline 300 & - & - & - & - & - & - & - & - \\
\hline 600 & - & - & - & - & - & - & 2500 & 0.00 \\
\hline 1200 & - & - & - & - & 2500 & 0.00 & 1250 & 0.00 \\
\hline 2400 & - & - & 2500 & 0.00 & 1250 & 0.00 & 625 & 0.00 \\
\hline 4800 & 2500 & 0.00 & 1250 & 0.00 & 625 & 0.00 & 313 & -0.16 \\
\hline 9600 & 1250 & 0.00 & 625 & 0.00 & 313 & -0.16 & 156 & 0.16 \\
\hline 19200 & 625 & 0.00 & 313 & -0.16 & 156 & 0.16 & 78 & 0.16 \\
\hline 31250 & 384 & 0.00 & 192 & 0.00 & 96 & 0.00 & 48 & 0.00 \\
\hline 38400 & 313 & -0.16 & 156 & 0.16 & 78 & 0.16 & 39 & 0.16 \\
\hline 76800 & 156 & 0.16 & 78 & 0.16 & 39 & 0.16 & 20 & -2.34 \\
\hline 128000 & 94 & -0.27 & 47 & -0.27 & 23 & 1.90 & 12 & -2.34 \\
\hline 153600 & 78 & 0.16 & 39 & 0.16 & 20 & -2.34 & 10 & -2.34 \\
\hline 312500 & 38 & 1.05 & 19 & 1.05 & 10 & -4.00 & 5 & -4.00 \\
\hline 1000000 & 12 & 0.00 & 6 & 0.00 & - & - & - & - \\
\hline
\end{tabular}

Table 13-6. Baud Rate Generator Setting Data
(Normal Operation, fcLk \(=\mathbf{2 4} \mathrm{MHz}\), UFnPRS2 to UFnPRS0 = \(\mathbf{4}\) to 7)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Target Baud Rate (bps)} & \multicolumn{8}{|c|}{UFnPRS2 to UFnPRS0} \\
\hline & \multicolumn{2}{|l|}{4} & \multicolumn{2}{|c|}{5} & \multicolumn{2}{|c|}{6} & \multicolumn{2}{|l|}{7} \\
\hline & UFnBRS11 to UFnBRS00 & \[
\begin{gathered}
\hline \text { ERR } \\
(\%)
\end{gathered}
\] & \[
\begin{aligned}
& \text { UFnBRS11 to } \\
& \text { UFnBRS00 }
\end{aligned}
\] & \begin{tabular}{l}
ERR \\
(\%)
\end{tabular} & UFnBRS11 to UFnBRS00 & \[
\begin{gathered}
\hline \text { ERR } \\
(\%)
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { UFnBRS11 to } \\
\text { UFnBRS00 }
\end{array}
\] & \[
\begin{gathered}
\hline \text { ERR } \\
(\%)
\end{gathered}
\] \\
\hline 300 & 2500 & 0.00 & 1250 & 0.00 & 625 & 0.00 & 313 & -0.16 \\
\hline 600 & 1250 & 0.00 & 625 & 0.00 & 384 & -0.16 & 156 & 0.16 \\
\hline 1200 & 625 & 0.00 & 384 & -0.16 & 313 & 0.16 & 78 & 0.16 \\
\hline 2400 & 313 & -0.16 & 313 & 0.16 & 156 & 0.16 & 625 & 0.16 \\
\hline 4800 & 156 & 0.16 & 156 & 0.16 & 94 & 0.16 & 313 & -2.34 \\
\hline 9600 & 78 & 0.16 & 94 & 0.16 & 78 & -2.34 & 156 & -2.34 \\
\hline 19200 & 39 & 0.16 & 78 & -2.34 & 156 & -2.34 & 78 & -2.34 \\
\hline 31250 & 24 & 0.00 & 192 & 0.00 & 96 & 0.00 & - & - \\
\hline 38400 & 20 & -2.34 & 156 & -2.34 & 78 & -2.34 & - & - \\
\hline 76800 & 10 & -2.34 & 78 & -2.34 & - & - & - & - \\
\hline 128000 & 6 & -2.34 & - & - & - & - & - & - \\
\hline 153600 & 5 & -2.34 & - & - & - & - & - & - \\
\hline 312500 & - & - & - & - & - & - & - & - \\
\hline 1000000 & - & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Table 13-7. Baud Rate Generator Setting Data (Normal Operation, fcık \(=12 \mathrm{MHz}\), UFnPRS2 to UFnPRS0 = 0 to 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Target Baud Rate (bps)} & \multicolumn{8}{|c|}{UFnPRS2 to UFnPRS0} \\
\hline & \multicolumn{2}{|c|}{0} & \multicolumn{2}{|l|}{1} & \multicolumn{2}{|c|}{2} & \multicolumn{2}{|l|}{3} \\
\hline & UFnBRS11 to UFnBRS00 & \begin{tabular}{l}
ERR \\
(\%)
\end{tabular} & \[
\begin{aligned}
& \text { UFnBRS11 to } \\
& \text { UFnBRS00 }
\end{aligned}
\] & \begin{tabular}{l}
ERR \\
(\%)
\end{tabular} & UFnBRS11 to UFnBRSOO & \begin{tabular}{l}
ERR \\
(\%)
\end{tabular} & UFnBRS11 to UFnBRS00 & \begin{tabular}{l}
ERR \\
(\%)
\end{tabular} \\
\hline 300 & - & - & - & - & - & - & 2500 & 0.00 \\
\hline 600 & - & - & - & - & 2500 & 0.00 & 1250 & 0.00 \\
\hline 1200 & - & - & 2500 & 0.00 & 1250 & 0.00 & 625 & 0.00 \\
\hline 2400 & 2500 & 0.00 & 1250 & 0.00 & 625 & 0.00 & 313 & -0.16 \\
\hline 4800 & 1250 & 0.00 & 625 & 0.00 & 313 & -0.16 & 156 & 0.16 \\
\hline 9600 & 625 & 0.00 & 313 & -0.16 & 156 & 0.16 & 78 & 0.16 \\
\hline 19200 & 313 & -0.16 & 156 & 0.16 & 78 & 0.16 & 39 & 0.16 \\
\hline 31250 & 192 & 0.00 & 96 & 0.00 & 48 & 0.00 & 24 & 0.00 \\
\hline 38400 & 156 & 0.16 & 78 & 0.16 & 39 & 0.16 & 20 & -2.34 \\
\hline 76800 & 78 & 0.16 & 39 & 0.16 & 20 & -2.34 & 10 & -2.34 \\
\hline 128000 & 47 & -0.27 & 23 & 1.90 & 12 & -2.34 & 6 & -2.34 \\
\hline 153600 & 39 & 0.16 & 20 & -2.34 & 10 & -2.34 & 5 & -2.34 \\
\hline 312500 & 19 & 1.05 & 10 & -4.00 & 5 & -4.00 & - & - \\
\hline 1000000 & 6 & 0.00 & - & - & - & - & - & - \\
\hline
\end{tabular}

Table 13-8. Baud Rate Generator Setting Data
(Normal Operation, fcLk \(=12 \mathrm{MHz}\), UFnPRS2 to UFnPRSO = \(\mathbf{4}\) to 7)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Target Baud Rate (bps)} & \multicolumn{8}{|c|}{UFnPRS2 to UFnPRSO} \\
\hline & \multicolumn{2}{|l|}{4} & \multicolumn{2}{|c|}{5} & \multicolumn{2}{|l|}{6} & \multicolumn{2}{|l|}{7} \\
\hline & \begin{tabular}{|c} 
\\
\hline UFnBRS11 to \\
UFnBRS500
\end{tabular} & \[
\begin{gathered}
\hline \text { ERR } \\
(\%)
\end{gathered}
\] & UFnBRS11 to UFnBRS00 & \begin{tabular}{l}
ERR \\
(\%)
\end{tabular} & UFnBRS11 to
UFnBRS00 & \[
\begin{gathered}
\hline \text { ERR } \\
(\%)
\end{gathered}
\] & UFnBRS11 to UFnBRS00 & \[
\begin{gathered}
\hline \text { ERR } \\
(\%)
\end{gathered}
\] \\
\hline 300 & 1250 & 0.00 & 625 & 0.00 & 313 & -0.16 & 156 & 0.16 \\
\hline 600 & 625 & 0.00 & 313 & -0.16 & 156 & 0.16 & 78 & 0.16 \\
\hline 1200 & 313 & -0.16 & 156 & 0.16 & 78 & 0.16 & 39 & 0.16 \\
\hline 2400 & 156 & 0.16 & 78 & 0.16 & 39 & 0.16 & 20 & -2.34 \\
\hline 4800 & 78 & 0.16 & 39 & 0.16 & 20 & -2.34 & 10 & -2.34 \\
\hline 9600 & 39 & 0.16 & 20 & -2.34 & 10 & -2.34 & 5 & -2.34 \\
\hline 19200 & 20 & -2.34 & 10 & -2.34 & 5 & -2.34 & - & - \\
\hline 31250 & 12 & 0.00 & 6 & 0.00 & - & - & - & - \\
\hline 38400 & 10 & -2.34 & 5 & -2.34 & - & - & - & - \\
\hline 76800 & 5 & -2.34 & - & - & - & - & - & - \\
\hline 128000 & - & - & - & - & - & - & - & - \\
\hline 153600 & - & - & - & - & - & - & - & - \\
\hline 312500 & - & - & - & - & - & - & - & - \\
\hline 1000000 & - & - & - & - & - & - & - & - \\
\hline
\end{tabular}
(6) Allowable baud rate range during reception

The baud rate error range at the destination that is allowable during reception is shown below.

Caution The baud rate error during reception must be set within the allowable error range using the following equation.

Figure 13-74. Allowable Baud Rate Range During Reception


In the figure above, the bits from the start bit to the stop bit is 11 bits long.

As shown in Figure 13-74, the receive data latch timing is determined by the counter set using the UFnCTL1 register following start bit detection. The transmit data can be normally received if up to the last data (stop bit) can be received in time for this latch timing.
When this is applied to 11-bit reception while the data bit length is 8 bits, the following is the theoretical result.
\(\mathrm{FL}=(\text { Brate })^{-1}\)

Brate: LIN-UARTn baud rate
k: \(\quad\) Setting value of UFnCTL1
FL: 1-bit data length
Latch timing margin: 2 clocks
Minimum allowable transfer rate: \(\mathrm{FLmin}=11 \times F L-\frac{\mathrm{k}-2}{2 \mathrm{k}} \times \mathrm{FL}=\frac{21 \mathrm{k}+2}{2 \mathrm{k}} \mathrm{FL}\)

Therefore, the maximum baud rate that can be received by the destination is as follows.
\[
\mathrm{BRmax}=(\mathrm{FLmin} / 11)^{-1}=\frac{22 \mathrm{k}}{21 \mathrm{k}+2} \text { Brate }
\]

Similarly, obtaining the following maximum allowable transfer rate yields the following.
\[
\begin{aligned}
\frac{10}{11} \times \mathrm{FLmax} & =11 \times \mathrm{FL}-\frac{\mathrm{k}+2}{2 \times \mathrm{k}} \times \mathrm{FL}=\frac{21 \mathrm{k}-2}{2 \times \mathrm{k}} \mathrm{FL} \\
\mathrm{FLmax} & =\frac{21 \mathrm{k}-2}{20 \mathrm{k}} \mathrm{FL} \times 11
\end{aligned}
\]

Therefore, the minimum baud rate that can be received by the destination is as follows.
\[
\mathrm{BRmin}=(\mathrm{FLmax} / 11)^{-1}=\frac{20 \mathrm{k}}{21 \mathrm{k}-2} \text { Brate }
\]

Table 13-9 shows the allowable baud rate error between LIN-UARTn and the transmission source calculated from the above-described equations for obtaining the minimum and maximum baud rate values.

Table 13-9. Maximum/Minimum Allowable Baud Rate Error
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ Division Ratio (k) } & \multicolumn{2}{|c|}{ Maximum Allowable Baud Rate Error } & \multicolumn{2}{c|}{ Minimum Allowable Baud Rate Error } \\
\cline { 2 - 7 } & \(\mathrm{BN}=9\) & \(\mathrm{BN}=11\) & \(\mathrm{BN}=12\) & \(\mathrm{BN}=9\) & \(\mathrm{BN}=11\) & \(\mathrm{BN}=12\) \\
\hline 4 & \(+2.85 \%\) & \(+2.32 \%\) & \(+2.12 \%\) & \(-3.03 \%\) & \(-2.43 \%\) & \(-2.22 \%\) \\
\hline 8 & \(+4.34 \%\) & \(+3.52 \%\) & \(+3.22 \%\) & \(-4.47 \%\) & \(-3.61 \%\) & \(-3.29 \%\) \\
\hline 16 & \(+5.10 \%\) & \(+4.14 \%\) & \(+3.78 \%\) & \(-5.18 \%\) & \(-4.19 \%\) & \(-3.82 \%\) \\
\hline 64 & \(+5.68 \%\) & \(+4.60 \%\) & \(+4.20 \%\) & \(-5.70 \%\) & \(-4.61 \%\) & \(-4.21 \%\) \\
\hline 128 & \(+5.78 \%\) & \(+4.68 \%\) & \(+4.27 \%\) & \(-5.79 \%\) & \(-4.69 \%\) & \(-4.28 \%\) \\
\hline 256 & \(+5.83 \%\) & \(+4.72 \%\) & \(+4.31 \%\) & \(-5.83 \%\) & \(-4.72 \%\) & \(-4.31 \%\) \\
\hline 512 & \(+5.85 \%\) & \(+4.74 \%\) & \(+4.33 \%\) & \(-5.86 \%\) & \(-4.74 \%\) & \(-4.33 \%\) \\
\hline 1024 & \(+5.87 \%\) & \(+4.75 \%\) & \(+4.33 \%\) & \(-5.87 \%\) & \(-4.75 \%\) & \(-4.33 \%\) \\
\hline 2048 & \(+5.87 \%\) & \(+4.75 \%\) & \(+4.34 \%\) & \(-5.87 \%\) & \(-4.75 \%\) & \(-4.34 \%\) \\
\hline 4095 & \(+3.42 \%\) & \(+4.75 \%\) & \(+4.34 \%\) & \(-3.59 \%\) & \(-4.75 \%\) & \(-4.34 \%\) \\
\hline
\end{tabular}

Remarks 1. The reception accuracy depends on the bit count in 1 frame, the input clock frequency, and the division ratio \((k)\). The higher the input clock frequency and the larger the division ratio \((k)\), the higher the accuracy.
2. BN: Number of bits from the start bit to the stop bit

K: Setting values of UFnCTL1.UFnBRS[11:0]

\subsection*{13.11 Cautions for Use}
(1) Execute a STOP instruction during a LIN-UART operation after stopping LIN-UART.
(2) Start up the LIN-UARTn in the following sequence.
\(<1>\) Set the ports.
<2> Set PERO.LINnEN to 1 .
<3> Set UFnCTLO.UFnTXE to 1 , and UFnCTLO.UFnRXE to 1.
(3) Stop the LIN-UARTn in the following sequence.
\(<1>\) Set UFnCTLO.UFnTXE to 0 , and UFnCTLO.UFnRXE to 0.
<2> Set PER1.LINnEN to 0 .
\(<3>\) Set the ports. (It is not a problem if port setting is not changed.)
(4) In transmit mode (UFnCTLO.UFnTXE = 1), do not overwrite the same value to the UFOTX register by software because transmission starts by writing to this register. To transmit the same value continuously, overwrite the same value.

Remark \(\mathrm{n}=0,1\)

\section*{CHAPTER 14 CAN CONTROLLER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R \(>\) & R5F10CGx & R5F10DGx & R5F10CLx & R5F10DLx & R5F10CMx & R5F10DMx & \begin{tabular}{c} 
R5F10TPJ/ \\
R5F10DPJ/K/L \\
E5F10DSx
\end{tabular} \\
\hline aFCAN & 0 channel & 1 channel & 0 channel & 1 channel & 0 channel & 1 channel & 1 channel & 2 channels \\
\hline
\end{tabular}

\subsection*{14.1 Outline Description}

This product features an on-chip CAN (Controller Area Network) controller that complies with CAN protocol as standardized in ISO 11898.

\subsection*{14.1.1 Features}
- Compliant with ISO 11898 and tested according to ISO/DIS 16845 (CAN conformance test)
- Standard frame and extended frame transmission/reception enabled
- Transfer rate: 1 Mbps max. (CAN input clock \(\geq 8 \mathrm{MHz}\) )
- 16 message buffers/1 channel
- Receive/transmit history list function
- Automatic block transmission function
- Multi-buffer receive block function
- Mask setting of four patterns is possible for each channel

\subsection*{14.1.2 Overview of functions}

Table 14-1 presents an overview of the CAN controller functions.
Table 14-1. Overview of Functions
\begin{tabular}{|c|c|}
\hline Function & Details \\
\hline Protocol & CAN protocol ISO 11898 (standard and extended frame transmission/reception) \\
\hline Baud rate & Maximum 1 Mbps (CAN clock input \(\geq 8 \mathrm{MHz}\) ) \\
\hline Data storage & Storing messages in the CAN RAM \\
\hline Number of messages & \begin{tabular}{l}
- 16 message buffers/1 channel \\
- Each message buffer can be set to be either a transmit message buffer or a receive message buffer.
\end{tabular} \\
\hline Message reception & \begin{tabular}{l}
- Unique ID can be set to each message buffer. \\
- Mask setting of four patterns is possible for each channel. \\
- A receive completion interrupt is generated each time a message is received and stored in a message buffer. \\
- Two or more receive message buffers can be used as a FIFO receive buffer (multi-buffer receive block function). \\
- Receive history list function
\end{tabular} \\
\hline Message transmission & \begin{tabular}{l}
- Unique ID can be set to each message buffer. \\
- Transmit completion interrupt for each message buffer \\
- Message buffer number 0 to 7 specified as the transmit message buffer can be used for automatic block transfer. Message transmission interval is programmable (automatic block transmission function (hereafter referred to as "ABT")). \\
- Transmission history list function
\end{tabular} \\
\hline Remote frame processing & Remote frame processing by transmit message buffer \\
\hline Time stamp function & \begin{tabular}{l}
- The time stamp function can be set for a message reception when a 16-bit timer is used in combination. \\
Time stamp capture trigger can be selected (SOF or EOF in a CAN message frame can be detected.).
\end{tabular} \\
\hline Diagnostic function & \begin{tabular}{l}
- Readable error counters \\
- "Valid protocol operation flag" for verification of bus connections \\
- Receive-only mode \\
- Single-shot mode \\
- CAN protocol error type decoding \\
- Self-test mode
\end{tabular} \\
\hline Release from bus-off state & \begin{tabular}{l}
- Forced release from bus-off (by ignoring timing constraint) possible by software. \\
- No automatic release from bus-off (software must re-enable).
\end{tabular} \\
\hline Power save mode & \begin{tabular}{l}
- CAN sleep mode (can be woken up by CAN bus) \\
- CAN stop mode (cannot be woken up by CAN bus)
\end{tabular} \\
\hline
\end{tabular}

\subsection*{14.1.3 Configuration}

The CAN controller is composed of the following four blocks.

\section*{(1) Interface}

This functional block provides an internal bus interface and means of transmitting and receiving signals between the CAN module and the host CPU.
(2) MCM (Memory Control Module)

This functional block controls access to the CAN protocol layer and to the CAN RAM within the CAN module.
(3) CAN protocol layer

This functional block is involved in the operation of the CAN protocol and its related settings.
(4) CAN RAM

This is the CAN memory functional block, which is used to store message IDs, message data, etc.

Figure 14-1. Block Diagram of CAN Module \(n\)


\subsection*{14.2 CAN Protocol}

CAN (Controller Area Network) is a high-speed multiplex communication protocol for real-time communication in automotive applications (class C). CAN is prescribed by ISO 11898. For details, refer to the ISO 11898 specifications.

The CAN specification is generally divided into two layers: a physical layer and a data link layer. In turn, the data link layer includes logical link and medium access control. The composition of these layers is illustrated below.

Figure 14-2. Composition of Layers
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{l}
Higher \\
\(\uparrow\)
\end{tabular} & Data link layerNote & \begin{tabular}{l}
- Logical link control (LLC) \\
- Medium access control (MAC)
\end{tabular} & \begin{tabular}{l}
- Acceptance filtering \\
- Overload report \\
- Recovery management \\
- Data capsuled/not capsuled \\
- Frame coding (stuffing/not stuffing) \\
- Medium access management \\
- Error detection \\
- Error report \\
- Acknowledgement \\
- Seriated/not seriated
\end{tabular} \\
\hline Lower & Physical & & Prescription of signal level and bit description \\
\hline
\end{tabular}

Note CAN controller specification

\subsection*{14.2.1 Frame format}

\section*{(1) Standard format frame}
- The standard format frame uses 11-bit identifiers, which means that it can handle up to 2048 messages.

\section*{(2) Extended format frame}
- The extended format frame uses 29-bit (11 bits +18 bits) identifiers which increase the number of messages that can be handled to \(2048 \times 218\) messages.
- Extended format frame is set when "recessive level" (CMOS level equals " 1 ") is set for both the SRR and IDE bits in the arbitration field.

\subsection*{14.2.2 Frame types}

The following four types of frames are used in the CAN protocol.

Table 14-2. Frame Types
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Frame Type } & \\
\hline Data frame & Frame used to transmit data \\
\hline Remote frame & Frame used to request a data frame \\
\hline Error frame & Frame used to report error detection \\
\hline Overload frame & Frame used to delay the next data frame or remote frame \\
\hline
\end{tabular}

\section*{(1) Bus value}

The bus values are divided into dominant and recessive.
- Dominant level is indicated by logical 0.
- Recessive level is indicated by logical 1.
- When a dominant level and a recessive level are transmitted simultaneously, the bus value becomes dominant level.

\subsection*{14.2.3 Data frame and remote frame}

\section*{(1) Data frame}

A data frame is composed of seven fields.

Figure 14-3. Data Frame


\footnotetext{
Remark D: Dominant \(=0\)
R: Recessive = 1
}

\section*{(2) Remote frame}

A remote frame is composed of six fields.

Figure 14-4. Remote Frame


Remarks 1. The data field is not transferred even if the control field's data length code is not " 0000 B ".
2. \(\mathrm{D}:\) Dominant \(=0\)

R : Recessive \(=1\)

\section*{(3) Description of fields}
<1> Start of frame (SOF)
The start of frame field is located at the start of a data frame or remote frame.

Figure 14-5. Start of Frame (SOF)


Remark
D: Dominant = 0
R: Recessive = 1
- If dominant level is detected in the bus idle state, a hard-synchronization is performed (the current TQ is assigned to be the SYNC segment).
- If dominant level is sampled at the sample point following such a hard-synchronization, the bit is assigned to be a SOF. If recessive level is detected, the protocol layer returns to the bus idle state and regards the preceding dominant pulse as a disturbance only. No error frame is generated in such case.

\section*{<2> Arbitration field}

The arbitration field is used to set the priority, data frame/remote frame, and frame format.

Figure 14-6. Arbitration Field (in Standard Format Mode)


Cautions1. ID28 to ID18 are identifiers.
2. An identifier is transmitted MSB first.

Remark
D: Dominant \(=0\)
R: Recessive = 1

Figure 14-7. Arbitration Field (in Extended Format Mode)


Cautions 1. ID28 to ID18 are identifiers.
2. An identifier is transmitted MSB first.

Remark
D: Dominant \(=0\)
R: Recessive = 1

Table 14-3. RTR Frame Settings
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Frame Type } & \multicolumn{1}{r|}{ RTR Bit } \\
\hline Data frame & \(0(\mathrm{D})\) \\
\hline Remote frame & \(1(\mathrm{R})\) \\
\hline
\end{tabular}

Table 14-4. Frame Format Setting (IDE Bit) and Number of Identifier (ID) Bits
\begin{tabular}{|l|l|l|l|}
\hline \multicolumn{1}{|c|}{ Frame Format } & \multicolumn{1}{|c|}{ SRR Bit } & \multicolumn{1}{|c|}{ IDE Bit } & \multicolumn{1}{|c|}{ Number. of Bits } \\
\hline Standard format mode & None & \(0(\mathrm{D})\) & 11 bits \\
\hline Extended format mode & \(1(\mathrm{R})\) & \(1(\mathrm{R})\) & 29 bits \\
\hline
\end{tabular}
<3> Control field
The control field sets "DLC" as the number of data bytes in the data field (DLC = 0 to 8).

Figure 14-8. Control Field


Remark D: Dominant \(=0\)
R: Recessive = 1

In a standard format frame, the control field's IDE bit is the same as the r1 bit.

Table 14-5. Data Length Setting
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{ Data Length Code } & \multirow{2}{*}{ Data Byte Count } \\
\cline { 1 - 3 } DLC3 & DLC2 & DLC1 & DLC0 & \\
\hline 0 & 0 & 0 & 0 & 0 byte \\
\hline 0 & 0 & 0 & 1 & 1 byte \\
\hline 0 & 0 & 1 & 0 & 2 bytes \\
\hline 0 & 0 & 1 & 1 & 3 bytes \\
\hline 0 & 1 & 0 & 0 & 4 bytes \\
\hline 0 & 1 & 0 & 1 & 5 bytes \\
\hline 0 & 1 & 1 & 0 & 6 bytes \\
\hline 0 & 1 & 1 & 1 & 7 bytes \\
\hline 1 & 0 & 0 & 0 & 8 bytes \\
\hline \multicolumn{6}{|c|}{ Other than the above } & \begin{tabular}{c}
8 bytes regardless of the \\
value of DLC3 to DLC0
\end{tabular} \\
\hline
\end{tabular}

\footnotetext{
Caution In the remote frame, there is no data field even if the data length code is not 0000B.
}

\section*{<4> Data field}

The data field contains the amount of data (byte units) set by the control field. Up to 8 units of data can be set.

Figure 14-9. Data Field


Remark D: Dominant \(=0\)
R: Recessive = 1

\section*{<5> CRC field}

The CRC field is a 16-bit field that is used to check for errors in transmit data.

Figure 14-10. CRC Field

\(\begin{array}{ll}\text { Remark } & \text { D: Dominant }=0 \\ & \text { R: Recessive }=1\end{array}\)
- The polynomial \(\mathrm{P}(\mathrm{X})\) used to generate the 15 -bit CRC sequence is expressed as follows.
\(P(X)=X^{15}+X^{14}+X^{10}+X^{8}+X^{7}+X^{4}+X^{3}+1\)
- Transmitting node: Transmits the CRC sequence calculated from the data (before bit stuffing) in the start of frame, arbitration field, control field, and data field.
- Receiving node: Compares the CRC sequence calculated using data bits that exclude the stuffing bits in the receive data with the CRC sequence in the CRC field. If the two CRC sequences do not match, the node issues an error frame.

\section*{<6> ACK field}

The ACK field is used to acknowledge normal reception.

Figure 14-11. ACK Field


Remark D: Dominant \(=0\)
R: Recessive \(=1\)
- If no CRC error is detected, the receiving node sets the ACK slot to the dominant level.
- The transmitting node outputs two recessive-level bits.
<7> End of frame (EOF)
The end of frame field indicates the end of data frame/remote frame.

Figure 14-12. End of Frame (EOF)

\(\begin{array}{ll}\text { Remark } & \text { D: Dominant }=0 \\ & \text { R: Recessive }=1\end{array}\)

\section*{<8> Interframe space}

The interframe space is inserted after a data frame, remote frame, error frame, or overload frame to separate one frame from the next.
- The bus state differs depending on the error status.
(a) Error active node

The interframe space consists of a 3-bit intermission field and a bus idle field.

Figure 14-13. Interframe Space (Error Active Node)


Remarks 1. Bus idle: State in which the bus is not used by any node.
2. \(\mathrm{D}:\) Dominant \(=0\)

R: Recessive = 1
(b) Error passive node

The interframe space consists of an intermission field, a suspend transmission field, and a bus idle field.

Figure 14-14. Interframe Space (Error Passive Node)


Usually, the intermission field is 3 bits. If the transmitting node detects a dominant level at the third bit of the intermission field, however, it executes transmission.
- Operation in error status

Table 14-6. Operation in Error Status
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Error Status } & \\
\hline Error active & A node in this status can transmit immediately after a 3-bit intermission. \\
\hline Error passive & A node in this status can transmit 8 bits after the intermission. \\
\hline
\end{tabular}

\subsection*{14.2.4 Error frame}

An error frame is output by a node that has detected an error.

Figure 14-15. Error Frame


Remark D: Dominant \(=0\)
R: Recessive = 1

Table 14-7. Definition Error Frame Fields
\begin{tabular}{|l|l|c|l|}
\hline No. & \multicolumn{1}{|c|}{ Name } & Bit Count & \multicolumn{1}{c|}{ Definition } \\
\hline\(<1>\) & Error flag1 & 6 & \begin{tabular}{l} 
Error active node: Outputs 6 dominant-level bits consecutively. \\
Error passive node: Outputs 6 recessive-level bits consecutively. \\
If another node outputs a dominant level while one node is outputting a \\
passive error flag, the passive error flag is not cleared until the same level \\
is detected 6 bits in a row.
\end{tabular} \\
\hline\(<2>\) & Error flag2 & Error delimiter & 0 to 6 \\
\hline\(<3>\) & \begin{tabular}{l} 
Nodes receiving error flag 1 detect bit stuff errors and issues this error \\
flag.
\end{tabular} \\
\hline\(<4>\) & Error bit & \begin{tabular}{l} 
Outputs 8 recessive-level bits consecutively. \\
If a dominant level is detected at the 8th bit, an overload frame is \\
transmitted from the next bit.
\end{tabular} \\
\hline\(<5>\) & \begin{tabular}{l} 
Interframe space/overload \\
frame
\end{tabular} & - & \begin{tabular}{l} 
The bit at which the error was detected. \\
The error flag is output from the bit next to the error bit. \\
In the case of a CRC error, this bit is output following the ACK delimiter.
\end{tabular} \\
\hline
\end{tabular}

\subsection*{14.2.5 Overload frame}

An overload frame is transmitted under the following conditions.
- When the receiving node has not completed the reception operation \({ }^{\text {Note }}\)
- If a dominant level is detected at the first two bits during intermission
- If a dominant level is detected at the last bit (7th bit) of the end of frame or at the last bit (8th bit) of the error delimiter/overload delimiter

Note The CAN is internally fast enough to process all received frames not generating overload frames.

Figure 14-16. Overload Frame


Remark D: Dominant \(=0\)
R: Recessive = 1

Table 14-8. Definition of Overload Frame Fields
\begin{tabular}{|l|l|c|l|}
\hline \multicolumn{1}{|c|}{ No } & \multicolumn{1}{|c|}{ Name } & Bit Count & \multicolumn{1}{|c|}{ Definition } \\
\hline\(<1>\) & Overload flag & 6 & Outputs 6 dominant-level bits consecutively. \\
\hline\(<2>\) & Overload flag from other node & 0 to 6 & \begin{tabular}{l} 
The node that received an overload flag in the interframe \\
space outputs an overload flag.
\end{tabular} \\
\hline\(<3>\) & Overload delimiter & 8 & \begin{tabular}{l} 
Outputs 8 recessive-level bits consecutively. \\
If a dominant level is detected at the 8th bit, an overload frame \\
is transmitted from the next bit.
\end{tabular} \\
\hline\(<4>\) & Frame & - & \begin{tabular}{l} 
Output following an end of frame, error delimiter, or overload \\
delimiter.
\end{tabular} \\
\hline\(<5>\) & \begin{tabular}{l} 
Interframe space/overload \\
frame
\end{tabular} & - & An interframe space or overload frame starts from here. \\
\hline
\end{tabular}

\subsection*{14.3 Functions}

\subsection*{14.3.1 Determining bus priority}
(1) When a node starts transmission:
- During bus idle, the node that output data first transmits the data.
(2) When more than one node starts transmission:
- The node that outputs the dominant level for the longest consecutively from the first bit of the arbitration field acquires the bus priority (if a dominant level and a recessive level are simultaneously transmitted, the dominant level is taken as the bus value).
- The transmitting node compares its output arbitration field and the data level on the bus.

Table 14-9. Determining Bus Priority
\begin{tabular}{|l|l|}
\hline Level match & Continuous transmission \\
\hline Level mismatch & Stops transmission at the bit where mismatch is detected and starts reception at the following bit \\
\hline
\end{tabular}

\section*{(3) Priority of data frame and remote frame}
- When a data frame and a remote frame are on the bus, the data frame has priority because its RTR bit, the last bit in the arbitration field, carries a dominant level.

Caution If the extended-format data frame and the standard-format remote frame conflict on the bus (if ID28 to ID18 of both of them are the same), the standard-format remote frames takes priority.

\subsection*{14.3.2 Bit stuffing}

Bit stuffing is used to establish synchronization by appending 1-bit inverted data if the same level continues for 5 bits, in order to prevent a burst error.

Table 14-10. Bit Stuffing
\begin{tabular}{|l|l|}
\hline Transmission & \begin{tabular}{l} 
During the transmission of a data frame or remote frame, when the same level continues for 5 bits in the data \\
between the start of frame and the ACK field, 1 inverted-level bit of data is inserted before the following bit.
\end{tabular} \\
\hline Reception & \begin{tabular}{l} 
During the reception of a data frame or remote frame, when the same level continues for 5 bits in the data \\
between the start of frame and the ACK field, reception is continued after deleting the next bit.
\end{tabular} \\
\hline
\end{tabular}

\subsection*{14.3.3 Multi masters}

As the bus priority (a node acquiring transmit functions) is determined by the identifier, any node can be the bus master.

\subsection*{14.3.4 Multi cast}

Although there is one transmitting node, two or more nodes can receive the same data at the same time because the same identifier can be set to two or more nodes.

\subsection*{14.3.5 CAN sleep mode/CAN stop mode function}

The CAN sleep mode/CAN stop mode function puts the CAN controller in waiting mode to achieve low power consumption.

The controller is woken up from the CAN sleep mode by bus operation but it is not woken up from the CAN stop mode by bus operation (the CAN stop mode is controlled by CPU access).

\subsection*{14.3.6 Error control function}
(1) Error types

Table 14-11. Error Types
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Type} & \multicolumn{2}{|l|}{Description of Error} & \multicolumn{2}{|r|}{Detection State} \\
\hline & Detection Method & Detection Condition & Transmission/ Reception & Field/Frame \\
\hline Bit error & Comparison of output level and level on the bus & Mismatch of levels & Transmitting/ receiving node & Bit that outputting data on the bus at the start of frame to end of frame, error frame and overload frame. \\
\hline Stuff error & Check the receive data at the stuff bit & 6 consecutive bits of the same output level & Receiving node & Start of frame to CRC sequence \\
\hline CRC error & Comparison of the CRC sequence generated from the receive data and the received CRC sequence & Mismatch of CRC & Receiving node & CRC field \\
\hline Form error & Field/frame check of the fixed format & Detection of fixed format violation & Receiving node & CRC delimiter ACK field End of frame Error frame Overload frame \\
\hline ACK error & Check of the ACK slot by the transmitting node & Detection of recessive level in ACK slot & Transmitting node & ACK slot \\
\hline
\end{tabular}

\section*{(2) Output timing of error frame}

Table 14-12. Output Timing of Error Frame
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Type } & \multicolumn{1}{c|}{ Output Timing } \\
\hline \begin{tabular}{l} 
Bit error, stuff error, \\
form error, ACK error
\end{tabular} & Error frame output is started at the timing of the bit following the detected error. \\
\hline CRC error & Error frame output is started at the timing of the bit following the ACK delimiter. \\
\hline
\end{tabular}

\section*{(3) Processing in case of error}

The transmission node re-transmits the data frame or remote frame after the error frame (However, it does not retransmit the frame in the single-shot mode.).

\section*{(4) Error state}

\section*{(a) Types of error states}

The following three types of error states are defined by the CAN specification.
- Error active
- Error passive
- Bus-off

These types of error states are classified by the values of the TEC7 to TEC0 bits (transmission error counter bits) and the REC6 to REC0 bits (reception error counter bits) of the CAN error counter register (COERC, C1ERC) as shown in Table 14-13.
The present error state is indicated by the CAN module information register (COINFO, C1INFO).
When each error counter value becomes equal to or greater than the error warning level (96), the TECSO or RECSO bit of the COINFO, C1INFO register is set to 1 . In this case, the bus state must be tested because it is considered that the bus has a serious fault. An error counter value of 128 or more indicates an error passive state and the TECS1 or RECS1 bit of the COINFO, C1INFO register is set to 1 .
- If the value of the transmission error counter is greater than or equal to 256 (actually, the transmission error counter does not indicate a value greater than or equal to 256), the bus-off state is reached and the BOFF bit of the COINFO, C1INFO register is set to 1 .
- If only one node is active on the bus at startup (i.e., a particular case such as when the bus is connected only to the local station), ACK is not returned even if data is transmitted. Consequently, re-transmission of the error frame and data is repeated. In the error passive state, however, the transmission error counter is not incremented and the bus-off state is not reached.

Table 14-13. Types of Error States
\begin{tabular}{|c|c|c|c|c|}
\hline Type & Operation & Value of Error Counter & Indication of COINFO, C1INFO Register & Operation specific to Given Error State \\
\hline \multirow[t]{4}{*}{Error active} & Transmission & 0-95 & TECS1, TECS0 \(=00\) & \multirow[t]{4}{*}{- Outputs an active error flag (6 consecutive dominant-level bits) on detection of the error.} \\
\hline & Reception & 0-95 & RECS1, RECS0 \(=00\) & \\
\hline & Transmission & 96-127 & TECS1, TECS0 \(=01\) & \\
\hline & Reception & 96-127 & RECS1, RECS0 \(=01\) & \\
\hline \multirow[t]{2}{*}{Error passive} & Transmission & 128-255 & TECS1, TECS0 = 11 & \multirow[t]{2}{*}{\begin{tabular}{l}
- Outputs a passive error flag (6 consecutive recessive-level bits) on detection of the error. \\
- Transmits 8 recessive-level bits, in between transmissions, following an intermission (suspend transmission).
\end{tabular}} \\
\hline & Reception & 128 or more & RECS1, RECS0 = 11 & \\
\hline Bus-off & Transmission & 256 or more (not indicated) \({ }^{\text {Note }}\) & \[
\begin{aligned}
& \text { BOFF = } 1 \\
& \text { TECS1, TECS0 = } 11
\end{aligned}
\] & \begin{tabular}{l}
- Communication is not possible. Messages are not stored when receiving frames, however, the following operations of <1>, <2>, and <3> are done. \(<1>\) TSOUT toggles. \(<2>\) REC is incremented/decremented. \(<3>\) VALID bit is set. \\
- If the CAN module is entered to the initialization mode and then transition request to any operation mode is made, and when 11 consecutive recessive-level bits are detected 128 times, the error counter is reset to 0 and the error active state can be restored.
\end{tabular} \\
\hline
\end{tabular}

Note The value of the transmission error counter (TEC) is invalid when the BOFF bit is set to 1 . If an error that increments the value of the transmission error counter by +8 while the counter value is in a range of 248 to 255 , the counter is not incremented and the bus-off state is assumed.
(b) Error counter

The error counter counts up when an error has occurred, and counts down upon successful transmission and reception. The error counter is updated immediately after error detection.

Table 14-14. Error Counter
\begin{tabular}{|c|c|c|}
\hline State & Transmission Error Counter (TEC7 to TEC0) & Reception Error Counter (REC6 to REC0) \\
\hline Receiving node detects an error (except bit error in the active error flag or overload flag). & No change & +1 (when REPS bit \(=0\) ) \\
\hline Receiving node detects dominant level following error flag of error frame. & No change & +8 (when REPS bit \(=0\) ) \\
\hline \begin{tabular}{l}
Transmitting node transmits an error flag. \\
[As exceptions, the error counter does not change in the following cases.] \\
\(<1>\) ACK error is detected in error passive state and dominant level is not detected while the passive error flag is being output. \\
\(<2>\) A stuff error is detected in an arbitration field that transmitted a recessive level as a stuff bit, but a dominant level is detected.
\end{tabular} & +8 & No change \\
\hline Bit error detection while active error flag or overload flag is being output (error-active transmitting node) & +8 & No change \\
\hline Bit error detection while active error flag or overload flag is being output (error-active receiving node) & No change & +8 (when REPS bit = 0) \\
\hline When the node detects 14 consecutive dominant-level bits from the beginning of the active error flag or overload flag, and then subsequently detects 8 consecutive dominant-level bits. When the node detects 8 consecutive dominant levels after a passive error flag & +8 (during transmission) & +8 (during reception, when REPS bit \(=0\) ) \\
\hline When the transmitting node has completed transmission without error ( \(\pm 0\) if error counter \(=0\) ) & -1 & No change \\
\hline When the receiving node has completed reception without error & No change & \begin{tabular}{l}
- -1 ( \(1 \leq\) REC 6 to REC0 \(\leq 127\), when REPS bit \(=\) 0 ) \\
- \(\pm 0\) (REC6 to REC0 \(=0\), when REPS bit = 0) \\
- Value of 119 to 127 is set (when REPS bit = 1)
\end{tabular} \\
\hline
\end{tabular}
(c) Occurrence of bit error in intermission

An overload frame is generated.

Caution If an error occurs, the error flag output (active or passive) is controlled according to the contents of the transmission error counter and reception error counter before the error occurred. The value of the error counter is incremented after the error flag has been output.

\section*{(5) Recovery from bus-off state}

When the CAN module is in the bus-off state, the CAN module permanently sets its output signals (CTxD) to recessive level.

The CAN module recovers from the bus-off state in the following bus-off recovery sequence.
\(<1>\) A request to enter the CAN initialization mode
\(<2>\) A request to enter a CAN operation mode
(a) Recovery operation through normal recovery sequence
(b) Forced recovery operation that skips recovery sequence
(a) Recovery operation from bus-off state through normal recovery sequence

The CAN module first issues a request to enter the initialization mode (refer to timing <1> in Figure 14-17). This request will be immediately acknowledged, and the OPMODE bits of the C0CTRL, C1CTRL register are cleared to 000B. Processing such as analyzing the fault that has caused the bus-off state, re-defining the CAN module and message buffer using application software, or stopping the operation of the CAN module can be performed by clearing the GOM bit to 0 .

Next, the user requests to change the mode from the initialization mode to an operation mode (refer to timing <2> in Figure 14-17). This starts an operation to recover the CAN module from the bus-off state. The conditions under which the module can recover from the bus-off state are defined by the CAN protocol ISO 11898, and it is necessary to detect 11 consecutive recessive-level bits 128 times. At this time, the request to change the mode to an operation mode is held pending until the recovery conditions are satisfied. When the recovery conditions are satisfied (refer to timing \(<3>\) in Figure 14-17), the CAN module can enter the operation mode it has requested. Until the CAN module enters this operation mode, it stays in the initialization mode. Completion to be requested operation mode can be confirmed by reading the OPMODE bits of the C0CTRL, C1CTRL register.

During the bus-off period and bus-off recovery sequence, the BOFF bit of the COINFO, C1INFO register stays set (to 1). In the bus-off recovery sequence, the reception error counter (REC[6:0]) counts the number of times 11 consecutive recessive-level bits have been detected on the bus. Therefore, the recovery state can be checked by reading REC[6:0].

Cautions 1. If the Bus-off Recovery Sequence is interrupted by entering Initialization Mode and reentering any Operation Mode, the Bus-off Recovery Sequence will restart from the beginning, and the waiting phase will be again 128 times 11 recessive-level bits, counted from this point.
2. In the bus-off recovery sequence, REC [6:0] counts up (+1) each time 11 consecutive recessive-level bits have been detected. Even during the bus-off period, the CAN module can enter the CAN sleep mode or CAN stop mode. To start the bus-off recovery sequence, it is necessary to transit to the initialization mode once.
However, when the CAN module is in either CAN sleep mode or CAN stop mode, transition request to the initialization mode is not accepted, thus you have to release the CAN sleep mode first. In this case, as soon as the CAN sleep mode is released, the bus-off recovery sequence starts and no transition to initialization mode is necessary. If the CAN module detects a dominant edge on the CAN bus while in sleep mode even during bus-off, the sleep mode will be left and the bus-off recovery sequence will start (In the state that the CAN clock is supplied, it is necessary to clear the PSMODE by software after dominant edge detection).

Figure 14-17. Recovery Operation from Bus-off State through Normal Recovery Sequence

(b) Forced recovery operation that skips bus-off recovery sequence

The CAN module can be forcibly released from the bus-off state, regardless of the bus state, by skipping the bus-off recovery sequence. Here is the procedure.
First, the CAN module requests to enter the initialization mode. For the operation and points to be noted at this time, refer to (a) Recovery operation from bus-off state through normal recovery sequence. Next, the module requests to enter an operation mode. At the same time, the CCERC bit of the COCTRL, C1CTRL register must be set to 1 .
As a result, the bus-off recovery sequence defined by the CAN protocol ISO 11898 is skipped, and the module immediately enters the operation mode. In this case, the module is connected to the CAN bus after it has monitored 11 consecutive recessive-level bits. For details, refer to the processing in Figure 14-82.

Caution This function is not defined by the CAN protocol ISO 11898. When using this function, thoroughly evaluate its effect on the network system.
(6) Initializing CAN module error counter register (COERC, C1ERC) in initialization mode If it is necessary to initialize the CAN module error counter register (C0ERC, C1ERC) and CAN module information register (COINFO, C1INFO) for debugging or evaluating a program, they can be initialized to the default value by setting the CCERC bit of the COCTRL, C1CTRL register in the initialization mode. When initialization has been completed, the CCERC bit is automatically cleared to 0 .

Cautions 1. This function is enabled only in the initialization mode. Even if the CCERC bit is set to 1 in a CAN operation mode, the COERC, C1ERC and COINFO, C1INFO registers are not initialized.
2. The CCERC bit can be set at the same time as the request to enter a CAN operation mode.

\subsection*{14.3.7 Baud rate control function}

\section*{(1) Prescaler}

The CAN controller has a prescaler that divides the clock (fcan) supplied to CAN. This prescaler generates a CAN protocol layer basic clock (ftQ) derived from the CAN module system clock (fcanmod), and divided by 1 to 256 (refer to \(\mathbf{1 4 . 6}\) (12) CAN Bit Rate Prescaler Register (C0BRP, C1BRP)).
(2) Data bit time (8-25 time quanta)

One data bit time is defined as shown in Figure 14-18.
The CAN controller sets time segment 1, time segment 2, and reSynchronization Jump Width (SJW) as the parameter of data bit time, as shown in Figure 14-18. Time segment 1 is equivalent to the total of the propagation (prop) segment and phase segment 1 that are defined by the CAN protocol specification. Time segment 2 is equivalent to phase segment 2.

Figure 14-18. Segment Setting

\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Segment Name } & \multicolumn{1}{|c|}{ Settable Range } & \multicolumn{1}{c|}{ Notes on Setting to Confirm to CAN Specification } \\
\hline Time Segment 1 (TSEG1) & 2TQ-16TQ & \multicolumn{1}{c|}{-} \\
\hline Time Segment 2 (TSEG2) & 1TQ-8TQ & \begin{tabular}{l} 
IPT of the CAN controller is OTQ. To conform to the CAN \\
protocol specification, therefore, a length less or equal to \\
phase segment 1 must be set here. This means that the \\
length of time segment 1 minus 1TQ is the settable upper \\
limit of time segment 2.
\end{tabular} \\
\hline \begin{tabular}{l} 
Resynchronization jump \\
width(SJW)
\end{tabular} & 1TQ-4TQ & \begin{tabular}{l} 
The length of time segment 1 minus 1TQ or 4 TQ, \\
whichever is smaller.
\end{tabular} \\
\hline
\end{tabular}

Remark IPT: Information Processing Time
TQ : Time Quanta

Reference: The CAN standard ISO 11898 specification defines the segments constituting the data bit time as shown in Figure 14-19.

Figure 14-19. Reference: Configuration of Data Bit Time Defined by CAN Specification

\begin{tabular}{|c|c|c|}
\hline Segment Name & Segment Length & Description \\
\hline \begin{tabular}{l}
Sync Segment \\
(Synchronization Segment)
\end{tabular} & 1 & This segment starts at the edge where the level changes from recessive to dominant when hard-synchronization is established. \\
\hline Prop Segment & Programmable to 1 to 8 or more & \begin{tabular}{l}
This segment absorbs the delay of the output buffer, CAN bus, and input buffer. \\
The length of this segment is set so that ACK is returned before the start of phase segment 1. \\
Time of prop segment \(\geq\) (Delay of output buffer) \(+2 x\) (Delay of CAN bus) + (Delay of input buffer)
\end{tabular} \\
\hline Phase Segment 1 & Programmable to 1 to 8 & This segment compensates for an error of data bit time. \\
\hline Phase Segment 2 & Phase Segment 1 or IPT, whichever greater & The longer this segment, the wider the permissible range but the slower the communication speed. \\
\hline SJW & Programmable from 1TQ to length of segment 1 or 4TQ, whichever is smaller & This width sets the upper limit of expansion or contraction of the phase segment during resynchronization. \\
\hline
\end{tabular}

\section*{Remark IPT: Information Processing Time}

TQ : Time Quanta

\section*{(3) Synchronizing data bit}
- The receiving node establishes synchronization by a level change on the bus because it does not have a sync signal.
- The transmitting node transmits data in synchronization with the bit timing of the transmitting node.

\section*{(a) Hard-synchronization}

This synchronization is established when the receiving node detects the start of frame in the interframe space.
- When a falling edge is detected on the bus, that TQ means the sync segment and the next segment is the prop segment. In this case, synchronization is established regardless of SJW.

Figure 14-20. Hard-synchronization at Recognition of Dominant Level during Bus Idle


\section*{(b) Resynchronization}

Synchronization is established again if a level change is detected on the bus during reception (only if a recessive level was sampled previously).
- The phase error of the edge is given by the relative position of the detected edge and sync segment.
<Sign of phase error>
0 : If the edge is within the sync segment
Positive: If the edge is before the sample point (phase error)
Negative: If the edge is after the sample point (phase error)
If phase error is positive: Phase segment 1 is longer by specified SJW.
If phase error is negative: Phase segment 2 is shorter by specified SJW.
- The sample point of the data of the receiving node moves relatively due to the "discrepancy" in baud rate between the transmitting node and receiving node.

Figure 14-21. Resynchronization


\subsection*{14.4 Connection with Target System}

The microcontroller incorporated a CAN has to be connected to the CAN bus using an external transceiver.

Figure 14-22. Connection to CAN Bus


\subsection*{14.5 Internal Registers of CAN Controller}

\subsection*{14.5.1 CAN controller configuration}

Table 14-15. List of CAN Controller Registers (1/2)
\begin{tabular}{|c|c|}
\hline Item & Register Name \\
\hline \multirow[t]{4}{*}{Control registers} & Peripheral clock select register (PCKSEL) \\
\hline & Serial communication pin select register 1 (STSEL1) \\
\hline & Port register 0, 6, 7, 13 (P0, P6, P7, P13) \\
\hline & Port mode register 0, 6, 7, 13 (PM0, PM6, PM7, PM13) \\
\hline \multirow[t]{4}{*}{CAN global registers} & CAN global module control register (C0GMCTRL, C1GMCTRL) \\
\hline & CAN global module clock select register (C0GMCS, C1GMCS) \\
\hline & CAN global automatic block transmission control register (C0GMABT, C1GMABT) \\
\hline & CAN global automatic block transmission delay setting register (C0GMABTD, C1GMABTD) \\
\hline \multirow[t]{21}{*}{CAN module registers} & CAN module mask 1 register L (C0MASK1L, C1MASK1L) \\
\hline & CAN module mask 1 register H (C0MASK1H, C1MASK1H) \\
\hline & CAN module mask 2 register L (C0MASK2L, C1MASK2L) \\
\hline & CAN module mask 2 register H (C0MASK2H, C1MASK2H) \\
\hline & CAN module mask 3 register L (C0MASK3L, C1MASK3L) \\
\hline & CAN module mask 3 register H (C0MASK3H, C1MASK3H) \\
\hline & CAN module mask 4 register L (C0MASK4L, C1MASK4L) \\
\hline & CAN module mask 4 register H (C0MASK4H, C1MASK4H) \\
\hline & CAN module control register (COCTRL, C1CTRL) \\
\hline & CAN module last error code register (C0LEC, C1LEC) \\
\hline & CAN module information register (COINFO, CIINFO) \\
\hline & CAN module error counter register (COERC, C1ERC) \\
\hline & CAN module interrupt enable register (COIE, C1IE) \\
\hline & CAN module interrupt status register (COINTS, C1INTS) \\
\hline & CAN module bit rate prescaler register (C0BRP, C1BRP) \\
\hline & CAN module bit rate register (C0BTR, C1BTR) \\
\hline & CAN module last in-pointer register (COLIPT, C1LIPT) \\
\hline & CAN module receive history list register (C0RGPT, C1RGPT) \\
\hline & CAN module last out-pointer register (COLOPT, C1LOPT) \\
\hline & CAN module transmit history list register (C0TGPT, C1TGPT) \\
\hline & CAN module time stamp register (COTS, C1TS) \\
\hline
\end{tabular}

Remark CAN global registers are identified by \(C G M<\) register function>.
CAN module registers are identified by \(\mathrm{C}<\) register function>.
Message buffer registers are identified by \(\mathrm{CM}<\) register function>.

Table 14-15. List of CAN Controller Registers (2/2)
\begin{tabular}{|c|c|}
\hline Item & Register Name \\
\hline \multirow[t]{17}{*}{Message buffer registers} & CAN message data byte 01 register m (C0MDB01m, C1MDB01m) \\
\hline & CAN message data byte 0 register m (C0MDB0m, C1MDB0m) \\
\hline & CAN message data byte 1 register m (C0MDB1m, C1MDB1m) \\
\hline & CAN message data byte 23 register m (C0MDB23m, C1MDB23m) \\
\hline & CAN message data byte 2 register m (C0MDB2m, C1MDB2m) \\
\hline & CAN message data byte 3 Register m (C0MDB3m, C1MDB3m) \\
\hline & CAN message data byte 45 Register m (C0MDB45m, C1MDB45m) \\
\hline & CAN message data byte 4 Register m (C0MDB4m, C1MDB4m) \\
\hline & CAN message data byte 5 Register m (C0MDB5m, C1MDB5m) \\
\hline & CAN message data byte 67 Register m (C0MDB67m, C1MDB67m) \\
\hline & CAN message data byte 6 register m (C0MDB6m, C1MDB6m) \\
\hline & CAN message data byte 7 register m (C0MDB7m, C1MDB7m) \\
\hline & CAN message data length register m (COMDLCm, C1MDLCm) \\
\hline & CAN message configuration register m (C0MCONFm, C1MCONFm) \\
\hline & CAN message ID register L m (C0MIDLm, C1MIDLm) \\
\hline & CAN message ID register H m (COMIDHm, C1MIDHm) \\
\hline & CAN message control register m (C0MCTRLm, C1MCTRLm) \\
\hline
\end{tabular}

Remarks 1. CAN global registers are identified by CGM<register function>.
CAN module registers are identified by \(\mathrm{C}<\) register function>.
Message buffer registers are identified by \(\mathrm{CM}<\) register function>.
2. \(\mathrm{m}=0\) to 15

\subsection*{14.5.2 Register access type}

The peripheral I/O register for the CAN controller is assigned to 000F05COH to 000F06FFH. For details, refer to 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

Table 14-16. Register Access Types (1/18)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Address} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{R/W} & \multicolumn{3}{|l|}{Bit Manipulation Units} & \multirow[t]{2}{*}{Default Value} \\
\hline & & & & 1 & 8 & 16 & \\
\hline 000F05COH & CANO global module control register & COGMCTRL & \multirow[t]{14}{*}{R/W} & - & - & \(\checkmark\) & 0000H \\
\hline 000F05C6H & CANO global automatic block transmission control register & COGMABT & & - & - & \(\checkmark\) & 0000H \\
\hline 000F05C8H & CANO global automatic block transmission delay setting register & COGMABTD & & - & \(\sqrt{ }\) & - & OOH \\
\hline 000F05CEH & CAN0 global module clock select register & COGMCS & & - & \(\checkmark\) & - & OFH \\
\hline 000F05D0H & \multirow[t]{2}{*}{CANO module mask 1 register} & C0MASK1L & & - & - & \(\checkmark\) & Undefined \\
\hline 000F05D2H & & C0MASK1H & & & & & Undefined \\
\hline 000F05D4H & \multirow[t]{2}{*}{CANO module mask 2 register} & C0MASK2L & & - & - & \(\checkmark\) & Undefined \\
\hline 000F05D6H & & C0MASK2H & & & & & Undefined \\
\hline 000F05D8H & \multirow[t]{2}{*}{CANO module mask 3 register} & COMASK3L & & - & - & \(\checkmark\) & Undefined \\
\hline 000F05DAH & & COMASK3H & & & & & Undefined \\
\hline 000F05DCH & \multirow[t]{2}{*}{CANO module mask 4 register} & COMASK4L & & - & - & \(\checkmark\) & Undefined \\
\hline 000F05DEH & & C0MASK4H & & & & & Undefined \\
\hline 000F05E0H & CANO module control register & COCTRL & & - & - & \(\checkmark\) & 0000H \\
\hline 000F05E2H & CANO module last error code register & COLEC & & - & \(\sqrt{ }\) & - & 00H \\
\hline 000F05E3H & CANO module information register & COINFO & \multirow[t]{2}{*}{R} & - & \(\sqrt{ }\) & - & OOH \\
\hline 000F05E4H & CANO module error counter register & COERC & & - & - & \(\checkmark\) & 0000H \\
\hline 000F05E6H & CANO module interrupt enable register & COIE & \multirow[t]{4}{*}{R/W} & - & - & \(\checkmark\) & 0000H \\
\hline 000F05E8H & CANO module interrupt status register & COINTS & & - & - & \(\checkmark\) & 0000H \\
\hline 000F05EAH & CANO module bit rate prescaler register & COBRP & & - & \(\checkmark\) & - & FFH \\
\hline 000F05ECH & CANO module bit rate register & COBTR & & - & - & \(\checkmark\) & 370FH \\
\hline 000F05EEH & CANO module last in-pointer register & COLIPT & R & - & \(\checkmark\) & - & Undefined \\
\hline 000F05F0H & CANO module receive history list register & CORGPT & R/W & - & - & \(\checkmark\) & xx02H \\
\hline 000F05F2H & CANO module last out-pointer register & COLOPT & R & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F05F4H & CANO module transmit history list register & COTGPT & \multirow[t]{2}{*}{R/W} & - & - & \(\checkmark\) & xx02H \\
\hline 000F05F6H & CANO module time stamp register & COTS & & - & - & \(\checkmark\) & 0000H \\
\hline
\end{tabular}

Table 14-16. Register Access Types (2/18)


Table 14-16. Register Access Types (3/18)


Table 14-16. Register Access Types (4/18)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Address} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{R/W} & \multicolumn{3}{|l|}{Bit Manipulation Units} & \multirow[t]{2}{*}{Default Value} \\
\hline & & & & 1 & 8 & 16 & \\
\hline 000F0640H & CANO message data byte 01 register 04 & C0MDB0104 & \multirow[t]{34}{*}{R/W} & - & - & \(\checkmark\) & Undefined \\
\hline 000F0640H & CAN0 message data byte 0 register 04 & C0MDB004 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0641H & CAN0 message data byte 1 register 04 & C0MDB104 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0642H & CANO message data byte 23 register 04 & C0MDB2304 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F0642H & CANO message data byte 2 register 04 & C0MDB204 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0643H & CANO message data byte 3 register 04 & C0MDB304 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0644H & CANO message data byte 45 register 04 & C0MDB4504 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0644H & CANO message data byte 4 register 04 & C0MDB404 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0645H & CANO message data byte 5 register 04 & C0MDB504 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0646H & CAN0 message data byte 67 register 04 & C0MDB6704 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0646H & CAN0 message data byte 6 register 04 & C0MDB604 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0647H & CAN0 message data byte 7 register 04 & C0MDB704 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0648H & CAN0 message data length register 04 & COMDLC04 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F0649H & CAN0 message configuration register 04 & COMCONF04 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F064AH & CANO message ID register 04 & C0MIDL04 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F064CH & & COMIDH04 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F064EH & CAN0 message control register 04 & COMCTRLO4 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 \times 00000 \\
& 000 \times x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline 000F0650H & CAN0 message data byte 01 register 05 & C0MDB0105 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0650H & CANO message data byte 0 register 05 & C0MDB005 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0651H & CAN0 message data byte 1 register 05 & C0MDB105 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0652H & CAN0 message data byte 23 register 05 & C0MDB2305 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F0652H & CAN0 message data byte 2 register 05 & C0MDB205 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0653H & CAN0 message data byte 3 register 05 & C0MDB305 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0654H & CAN0 message data byte 45 register 05 & C0MDB4505 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0654H & CAN0 message data byte 4 register 05 & C0MDB405 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0655H & CANO message data byte 5 register 05 & C0MDB505 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0656H & CAN0 message data byte 67 register 05 & C0MDB6705 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0656H & CAN0 message data byte 6 register 05 & C0MDB605 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0657H & CAN0 message data byte 7 register 05 & C0MDB705 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0658H & CAN0 message data length register 05 & C0MDLC05 & & - & \(\sqrt{ }\) & - & 0000xxxxB \\
\hline 000F0659H & CANO message configuration register 05 & COMCONF05 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F065AH & \multirow[t]{2}{*}{CAN0 message ID register 05} & C0MIDL05 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F065CH & & C0MIDH05 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F065EH & CANO message configuration register 05 & C0MCTRL05 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 \times 00000 \\
& 000 \times x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline
\end{tabular}

Table 14-16. Register Access Types (5/18)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Address} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{R/W} & \multicolumn{3}{|l|}{Bit Manipulation Units} & \multirow[t]{2}{*}{Default Value} \\
\hline & & & & 1 & 8 & 16 & \\
\hline 000F0660H & CAN0 message data byte 01 register 06 & C0MDB0106 & \multirow[t]{34}{*}{R/W} & - & - & \(\checkmark\) & Undefined \\
\hline 000F0660H & CAN0 message data byte 0 register 06 & C0MDB006 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0661H & CANO message data byte 1 register 06 & C0MDB106 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0662H & CANO message data byte 23 register 06 & C0MDB2306 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0662H & CANO message data byte 2 register 06 & C0MDB206 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0663H & CAN0 message data byte 3 register 06 & C0MDB306 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0664H & CAN0 message data byte 45 register 06 & C0MDB4506 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0664H & CAN0 message data byte 4 register 06 & C0MDB406 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0665H & CAN0 message data byte 5 register 06 & C0MDB506 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0666H & CAN0 message data byte 67 register 06 & C0MDB6706 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0666H & CAN0 message data byte 6 register 06 & C0MDB606 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0667H & CAN0 message data byte 7 register 06 & C0MDB706 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0668H & CANO message data length register 06 & COMDLC06 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F0669H & CAN0 message configuration register 06 & C0MCONF06 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F066AH & CANO message ID register 06 & C0MIDL06 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F066CH & & C0MIDH06 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F066EH & CANO message control register 06 & C0MCTRL06 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 \times 00000 \\
& 000 \times x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline 000F0670H & CAN0 message data byte 01 register 07 & C0MDB0107 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0670H & CAN0 message data byte 0 register 07 & C0MDB007 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0671H & CAN0 message data byte 1 register 07 & C0MDB107 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0672H & CAN0 message data byte 23 register 07 & C0MDB2307 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0672H & CAN0 message data byte 2 register 07 & C0MDB207 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0673H & CAN0 message data byte 3 register 07 & C0MDB307 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0674H & CAN0 message data byte 45 register 07 & C0MDB4507 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0674H & CAN0 message data byte 4 register 07 & C0MDB407 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0675H & CAN0 message data byte 5 register 07 & C0MDB507 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0676H & CANO message data byte 67 register 07 & C0MDB6707 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F0676H & CAN0 message data byte 6 register 07 & C0MDB607 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0677H & CAN0 message data byte 7 register 07 & C0MDB707 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0678H & CAN0 message data length register 07 & C0MDLC07 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F0679H & CAN0 message configuration register 07 & COMCONF07 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F067AH & \multirow[t]{2}{*}{CAN0 message ID register 07} & C0MIDL07 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F067CH & & COMIDH07 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F067EH & CAN0 message control register 07 & C0MCTRL07 & & - & - & \(\sqrt{ }\) & \[
\begin{aligned}
& 00 \times 00000 \\
& 000 \times x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline
\end{tabular}

Table 14-16. Register Access Types (6/18)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Address} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{R/W} & \multicolumn{3}{|l|}{Bit Manipulation Units} & \multirow[t]{2}{*}{Default Value} \\
\hline & & & & 1 & 8 & 16 & \\
\hline 000F0680H & CAN0 message data byte 01 register 08 & C0MDB0108 & \multirow[t]{34}{*}{R/W} & - & - & \(\checkmark\) & Undefined \\
\hline 000F0680H & CAN0 message data byte 0 register 08 & C0MDB008 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0681H & CAN0 message data byte 1 register 08 & C0MDB108 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0682H & CAN0 message data byte 23 register 08 & C0MDB2308 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F0682H & CANO message data byte 2 register 08 & C0MDB208 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0683H & CAN0 message data byte 3 register 08 & C0MDB308 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0684H & CAN0 message data byte 45 register 08 & C0MDB4508 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0684H & CAN0 message data byte 4 register 08 & C0MDB408 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0685H & CAN0 message data byte 5 register 08 & C0MDB508 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0686H & CAN0 message data byte 67 register 08 & C0MDB6708 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0686H & CAN0 message data byte 6 register 08 & C0MDB608 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0687H & CAN0 message data byte 7 register 08 & C0MDB708 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0688H & CAN0 message data length register 08 & C0MDLC08 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F0689H & CAN0 message configuration register 08 & C0MCONF08 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F068AH & CAN0 message ID register 08 & C0MIDL08 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F068CH & & C0MIDH08 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F068EH & CAN0 message control register 08 & C0MCTRL08 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 \times 00000 \\
& 000 \times x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline 000F0690H & CAN0 message data byte 01 register 09 & C0MDB0109 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0690H & CAN0 message data byte 0 register 09 & C0MDB009 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0691H & CAN0 message data byte 1 register 09 & C0MDB109 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0692H & CAN0 message data byte 23 register 09 & C0MDB2309 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F0692H & CAN0 message data byte 2 register 09 & C0MDB209 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0693H & CAN0 message data byte 3 register 09 & C0MDB309 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0694H & CAN0 message data byte 45 register 09 & C0MDB4509 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0694H & CAN0 message data byte 4 register 09 & C0MDB409 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0695H & CAN0 message data byte 5 register 09 & C0MDB509 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0696H & CAN0 message data byte 67 register 09 & C0MDB6709 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0696H & CAN0 message data byte 6 register 09 & C0MDB609 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0697H & CAN0 message data byte 7 register 09 & C0MDB709 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0698H & CAN0 message data length register 09 & C0MDLC09 & & - & \(\sqrt{ }\) & - & 0000xxxxB \\
\hline 000F0699H & CAN0 message configuration register 09 & C0MCONF09 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F069AH & \multirow[t]{2}{*}{CAN0 message ID register 09} & C0MIDL09 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F069CH & & C0MIDH09 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F069EH & CAN0 message control register 09 & C0MCTRL09 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 \times 00000 \\
& 000 \times x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline
\end{tabular}

Table 14-16. Register Access Types (7/18)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Address} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{R/W} & \multicolumn{3}{|l|}{Bit Manipulation Units} & \multirow[t]{2}{*}{Default Value} \\
\hline & & & & 1 & 8 & 16 & \\
\hline 000F06AOH & CANO message data byte 01 register 10 & C0MDB0110 & \multirow[t]{34}{*}{R/W} & - & - & \(\checkmark\) & Undefined \\
\hline 000F06A0H & CANO message data byte 0 register 10 & C0MDB010 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06A1H & CANO message data byte 1 register 10 & C0MDB110 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06A2H & CANO message data byte 23 register 10 & C0MDB2310 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F06A2H & CANO message data byte 2 register 10 & C0MDB210 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06A3H & CANO message data byte 3 register 10 & C0MDB310 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06A4H & CANO message data byte 45 register 10 & C0MDB4510 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F06A4H & CANO message data byte 4 register 10 & C0MDB410 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06A5H & CANO message data byte 5 register 10 & C0MDB510 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06A6H & CANO message data byte 67 register 10 & C0MDB6710 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F06A6H & CAN0 message data byte 6 register 10 & C0MDB610 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06A7H & CAN0 message data byte 7 register 10 & C0MDB710 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06A8H & CANO message data length register 10 & C0MDLC10 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F06A9H & CANO message configuration register 10 & C0MCONF10 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06AAH & CAN0 message ID register 10 & C0MIDL10 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F06ACH & & C0MIDH10 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F06AEH & CANO message control register 10 & C0MCTRL10 & & - & - & \(\sqrt{ }\) & \[
\begin{aligned}
& 00 \times 00000 \\
& 000 \times x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline 000F06B0H & CAN0 message data byte 01 register 11 & C0MDB0111 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F06B0H & CAN0 message data byte 0 register 11 & C0MDB011 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06B1H & CANO message data byte 1 register 11 & C0MDB111 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06B2H & CAN0 message data byte 23 register 11 & C0MDB2311 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F06B2H & CAN0 message data byte 2 register 11 & C0MDB211 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06B3H & CANO message data byte 3 register 11 & C0MDB311 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06B4H & CAN0 message data byte 45 register 11 & C0MDB4511 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F06B4H & CANO message data byte 4 register 11 & C0MDB411 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06B5H & CAN0 message data byte 51 register 11 & C0MDB511 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06B6H & CAN0 message data byte 67 register 11 & C0MDB6711 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F06B6H & CANO message data byte 6 register 11 & C0MDB611 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06B7H & CANO message data byte 71 register 11 & C0MDB711 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06B8H & CANO message data length register 11 & C0MDLC11 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F06B9H & CANO message configuration register 11 & C0MCONF11 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06BAH & \multirow[t]{2}{*}{CANO message ID register 11} & C0MIDL11 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F06BCH & & C0MIDH11 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F06BEH & CAN0 message control register 11 & C0MCTRL11 & & - & - & \(\sqrt{ }\) & \[
\begin{aligned}
& 00 \times 00000 \\
& 000 \times x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline
\end{tabular}

Table 14-16. Register Access Types (8/18)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Address} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{R/W} & \multicolumn{3}{|l|}{Bit Manipulation Units} & \multirow[t]{2}{*}{Default Value} \\
\hline & & & & 1 & 8 & 16 & \\
\hline 000F06COH & CANO message data byte 01 register 12 & C0MDB0112 & \multirow[t]{34}{*}{R/W} & - & - & \(\checkmark\) & Undefined \\
\hline 000F06COH & CANO message data byte 0 register 12 & C0MDB012 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06C1H & CANO message data byte 1 register 12 & C0MDB112 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06C2H & CANO message data byte 23 register 12 & C0MDB2312 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F06C2H & CANO message data byte 2 register 12 & C0MDB212 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06C3H & CANO message data byte 3 register 12 & C0MDB312 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06C4H & CANO message data byte 45 register 12 & C0MDB4512 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F06C4H & CAN0 message data byte 4 register 12 & C0MDB412 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06C5H & CANO message data byte 5 register 12 & C0MDB512 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F06C6H & CAN0 message data byte 67 register 12 & C0MDB6712 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F06C6H & CANO message data byte 6 register 12 & C0MDB612 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06C7H & CANO message data byte 7 register 12 & C0MDB712 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06C8H & CANO message data length register 12 & C0MDLC12 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F06C9H & CAN0 message configuration register 12 & C0MCONF12 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06CAH & CAN0 message ID register 12 & C0MIDL12 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F06CCH & & C0MIDH12 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F06CEH & CANO message control register 12 & C0MCTRL12 & & - & - & \(\sqrt{ }\) & \[
\begin{aligned}
& 00 \times 00000 \\
& 000 \times x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline 000F06D0H & CANO message data byte 01 register 13 & C0MDB0113 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F06D0H & CAN0 message data byte 0 register 13 & C0MDB013 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F06D1H & CAN0 message data byte 1 register 13 & C0MDB113 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F06D2H & CANO message data byte 23 register 13 & C0MDB2313 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F06D2H & CANO message data byte 2 register 13 & C0MDB213 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F06D3H & CANO message data byte 3 register 13 & C0MDB313 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F06D4H & CANO message data byte 45 register 13 & C0MDB4513 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F06D4H & CAN0 message data byte 4 register 13 & C0MDB413 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F06D5H & CANO message data byte 5 register 13 & C0MDB513 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F06D6H & CANO message data byte 67 register 13 & C0MDB6713 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F06D6H & CAN0 message data byte 6 register 13 & C0MDB613 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F06D7H & CANO message data byte 7 register 13 & C0MDB713 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F06D8H & CANO message data length register 13 & C0MDLC13 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F06D9H & CAN0 message configuration register 13 & C0MCONF13 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F06DAH & \multirow[t]{2}{*}{CAN0 message ID register 13} & C0MIDL13 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F06DCH & & C0MIDH13 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F06DEH & CAN0 message control register 13 & C0MCTRL13 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 \times 00000 \\
& 000 \times x 000 B
\end{aligned}
\] \\
\hline
\end{tabular}

Table 14-16. Register Access Types (9/18)


Table 14-16. Register Access Types (10/18)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Address} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{Symbol} & R/W & \multicolumn{3}{|l|}{Bit Manipulation Units} & \multirow[t]{2}{*}{Default Value} \\
\hline & & & & 1 & 8 & 16 & \\
\hline 000F0380H & CAN1 module mask 1 register L & C1MASK1L & \multirow[t]{10}{*}{R/W} & - & - & \(\checkmark\) & Undefined \\
\hline 000F0382H & CAN1 module mask 1 register H & C1MASK1H & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0384H & CAN1 module mask 2 register L & C1MASK2L & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0386H & CAN1 module mask 2 register H & C1MASK2H & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0388H & CAN1 module mask 3 register L & C1MASK3L & & - & - & \(\checkmark\) & Undefined \\
\hline 000F038AH & CAN1 module mask 3 register H & C1MASK3H & & - & - & \(\checkmark\) & Undefined \\
\hline 000F038CH & CAN1 module mask 4 register L & C1MASK4L & & - & - & \(\checkmark\) & Undefined \\
\hline 000F038EH & CAN1 module mask 4 register H & C1MASK4H & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0390H & CAN1 module control register & C1CTRL & & - & - & \(\checkmark\) & 0000H \\
\hline 000F0392H & CAN1 module last error code register & C1LEC & & - & \(\checkmark\) & - & OOH \\
\hline 000F0393H & CAN1 module information register & C1INFO & \multirow[t]{2}{*}{R} & - & \(\checkmark\) & - & OOH \\
\hline 000F0394H & CAN1 module error counter register & C1ERC & & - & - & \(\checkmark\) & 0000H \\
\hline 000F0396H & CAN1 module interrupt enable register & C1IE & \multirow[t]{4}{*}{R/W} & - & - & \(\checkmark\) & 0000H \\
\hline 000F0398H & CAN1 module interrupt status register & CIINTS & & - & - & \(\checkmark\) & 0000H \\
\hline 000F039AH & CAN1 module bit rate prescaler register & C1BRP & & - & \(\checkmark\) & - & FFH \\
\hline 000F039CH & CAN1 module bit rate register & C1BTR & & - & - & \(V\) & 370FH \\
\hline 000F039EH & CAN1 module last in-pointer register & C1LIPT & R & - & \(\checkmark\) & - & Undefined \\
\hline 000F03A0H & CAN1 module receive history list register & C1RGPT & R/W & - & - & \(\checkmark\) & xx02H \\
\hline 000F03A2H & CAN1 module last out-pointer register & C1LOPT & R & - & \(\checkmark\) & - & Undefined \\
\hline 000F03A4H & CAN1 module transmit history list register & C1TGPT & \multirow[t]{19}{*}{R/W} & - & - & \(\checkmark\) & xx02H \\
\hline 000F03A6H & CAN1 module time stamp register & C1TS & & - & - & \(\checkmark\) & 0000H \\
\hline 000F0400H & CAN1 message data byte 01 register 00 & C1MDB0100 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0400H & CAN1 message data byte 0 register 00 & C1MDB000 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0401H & CAN1 message data byte 1 register 00 & C1MDB100 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0402H & CAN1 message data byte 23 register 00 & C1MDB2300 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0402H & CAN1 message data byte 2 register 00 & C1MDB200 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0403H & CAN1 message data byte 3 register 00 & C1MDB300 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0404H & CAN1 message data byte 45 register 00 & C1MDB4500 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0404H & CAN1 message data byte 4 register 00 & C1MDB400 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0405H & CAN1 message data byte 5 register 00 & C1MDB500 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0406H & CAN1 message data byte 67 register 00 & C1MDB6700 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0406H & CAN1 message data byte 6 register 00 & C1MDB600 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0407H & CAN1 message data byte 7 register 00 & C1MDB700 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0408H & CAN1 message data length register 00 & C1MDLC00 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F0409H & CAN1 message configuration register 00 & C1MCONF00 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F040AH & CAN1 message ID register 00 L & C1MIDL00 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F040CH & CAN1 message ID register 00 H & C1MIDH00 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F040EH & CAN1 message control register 00 & C1MCTRL00 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 \times 00000 \\
& 000 \times x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline
\end{tabular}

Table 14-16. Register Access Types (11/18)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Address} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{R/W} & \multicolumn{3}{|l|}{Bit Manipulation Units} & \multirow[t]{2}{*}{Default Value} \\
\hline & & & & 1 & 8 & 16 & \\
\hline 000F0410H & CAN1 message data byte 01 register 01 & C1MDB0101 & \multirow[t]{34}{*}{R/W} & - & - & \(\checkmark\) & Undefined \\
\hline 000F0410H & CAN1 message data byte 0 register 01 & C1MDB001 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0411H & CAN1 message data byte 1 register 01 & C1MDB101 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0412H & CAN1 message data byte 23 register 01 & C1MDB2301 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0412H & CAN1 message data byte 2 register 01 & C1MDB201 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0413H & CAN1 message data byte 3 register 01 & C1MDB301 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0414H & CAN1 message data byte 45 register 01 & C1MDB4501 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0414H & CAN1 message data byte 4 register 01 & C1MDB401 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0415H & CAN1 message data byte 5 register 01 & C1MDB501 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0416H & CAN1 message data byte 67 register 01 & C1MDB6701 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0416H & CAN1 message data byte 6 register 01 & C1MDB601 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0417H & CAN1 message data byte 7 register 01 & C1MDB701 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0418H & CAN1 message data length register 01 & C1MDLC01 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F0419H & CAN1 message configuration register 01 & C1MCONF01 & & - & \(V\) & - & Undefined \\
\hline 000F041AH & CAN1 message ID register 01 L & C1MIDL01 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F041CH & CAN1 message ID register 01 H & C1MIDH01 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F041EH & CAN1 message control register 01 & C1MCTRL01 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 x 00000 \\
& 000 x x 000 B
\end{aligned}
\] \\
\hline 000F0420H & CAN1 message data byte 01 register 02 & C1MDB0102 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0420H & CAN1 message data byte 0 register 02 & C1MDB002 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0421H & CAN1 message data byte 1 register 02 & C1MDB102 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0422H & CAN1 message data byte 23 register 02 & C1MDB2302 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0422H & CAN1 message data byte 2 register 02 & C1MDB202 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0423H & CAN1 message data byte 3 register 02 & C1MDB302 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0424H & CAN1 message data byte 45 register 02 & C1MDB4502 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0424H & CAN1 message data byte 4 register 02 & C1MDB402 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0425H & CAN1 message data byte 5 register 02 & C1MDB502 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0426H & CAN1 message data byte 67 register 02 & C1MDB6702 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0426H & CAN1 message data byte 6 register 02 & C1MDB602 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0427H & CAN1 message data byte 7 register 02 & C1MDB702 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0428H & CAN1 message data length register 02 & C1MDLC02 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F0429H & CAN1 message configuration register 02 & C1MCONF02 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F042AH & CAN1 message ID register 02 L & C1MIDL02 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F042CH & CAN1 message ID register 02 H & C1MIDH02 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F042EH & CAN1 message control register 02 & C1MCTRL02 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 x 00000 \\
& 000 x x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline
\end{tabular}

Table 14-16. Register Access Types (12/18)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Address} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{R/W} & \multicolumn{3}{|l|}{Bit Manipulation Units} & \multirow[t]{2}{*}{Default Value} \\
\hline & & & & 1 & 8 & 16 & \\
\hline 000F0430H & CAN1 message data byte 01 register 03 & C1MDB0103 & \multirow[t]{34}{*}{R/W} & - & - & \(\checkmark\) & Undefined \\
\hline 000F0430H & CAN1 message data byte 0 register 03 & C1MDB003 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0431H & CAN1 message data byte 1 register 03 & C1MDB103 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0432H & CAN1 message data byte 23 register 03 & C1MDB2303 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0432H & CAN1 message data byte 2 register 03 & C1MDB203 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0433H & CAN1 message data byte 3 register 03 & C1MDB303 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0434H & CAN1 message data byte 45 register 03 & C1MDB4503 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0434H & CAN1 message data byte 4 register 03 & C1MDB403 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0435H & CAN1 message data byte 5 register 03 & C1MDB503 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0436H & CAN1 message data byte 67 register 03 & C1MDB6703 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0436H & CAN1 message data byte 6 register 03 & C1MDB603 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0437H & CAN1 message data byte 7 register 03 & C1MDB703 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0438H & CAN1 message data length register 03 & C1MDLC03 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F0439H & CAN1 message configuration register 03 & C1MCONF03 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F043AH & CAN1 message ID register 03 L & C1MIDL03 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F043CH & CAN1 message ID register 03 H & C1MIDH03 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F043EH & CAN1 message control register 03 & C1MCTRL03 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 x 00000 \\
& 000 x x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline 000F0440H & CAN1 message data byte 01 register 04 & C1MDB0104 & & - & - & \(V\) & Undefined \\
\hline 000F0440H & CAN1 message data byte 0 register 04 & C1MDB004 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0441H & CAN1 message data byte 1 register 04 & C1MDB104 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0442H & CAN1 message data byte 23 register 04 & C1MDB2304 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0442H & CAN1 message data byte 2 register 04 & C1MDB204 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0443H & CAN1 message data byte 3 register 04 & C1MDB304 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0444H & CAN1 message data byte 45 register 04 & C1MDB4504 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0444H & CAN1 message data byte 4 register 04 & C1MDB404 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0445H & CAN1 message data byte 5 register 04 & C1MDB504 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0446H & CAN1 message data byte 67 register 04 & C1MDB6704 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0446H & CAN1 message data byte 6 register 04 & C1MDB604 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0447H & CAN1 message data byte 7 register 04 & C1MDB704 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0448H & CAN1 message data length register 04 & C1MDLC04 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F0449H & CAN1 message configuration register 04 & C1MCONF04 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F044AH & CAN1 message ID register 04 L & C1MIDL04 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F044CH & CAN1 message ID register 04 H & C1MIDH04 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F044EH & CAN1 message control register 04 & C1MCTRL04 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 x 00000 \\
& 000 x \times 000 \mathrm{~B}
\end{aligned}
\] \\
\hline
\end{tabular}

Table 14-16. Register Access Types (13/18)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Address} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{R/W} & \multicolumn{3}{|l|}{Bit Manipulation Units} & \multirow[t]{2}{*}{Default Value} \\
\hline & & & & 1 & 8 & 16 & \\
\hline 000F0450H & CAN1 message data byte 01 register 05 & C1MDB0105 & \multirow[t]{34}{*}{R/W} & - & - & \(\checkmark\) & Undefined \\
\hline 000F0450H & CAN1 message data byte 0 register 05 & C1MDB005 & & - & \(\checkmark\) & - & \\
\hline 000F0451H & CAN1 message data byte 1 register 05 & C1MDB105 & & - & \(\checkmark\) & - & \\
\hline 000F0452H & CAN1 message data byte 23 register 05 & C1MDB2305 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0452H & CAN1 message data byte 2 register 05 & C1MDB205 & & - & \(\checkmark\) & - & \\
\hline 000F0453H & CAN1 message data byte 3 register 05 & C1MDB305 & & - & \(\checkmark\) & - & \\
\hline 000F0454H & CAN1 message data byte 45 register 05 & C1MDB4505 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0454H & CAN1 message data byte 4 register 05 & C1MDB405 & & - & \(\checkmark\) & - & \\
\hline 000F0455H & CAN1 message data byte 5 register 05 & C1MDB505 & & - & \(\checkmark\) & - & \\
\hline 000F0456H & CAN1 message data byte 67 register 05 & C1MDB6705 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0456H & CAN1 message data byte 6 register 05 & C1MDB605 & & - & \(\checkmark\) & - & \\
\hline 000F0457H & CAN1 message data byte 7 register 05 & C1MDB705 & & - & \(\checkmark\) & - & \\
\hline 000F0458H & CAN1 message data length register 05 & C1MDLC05 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F0459H & CAN1 message configuration register 05 & C1MCONF05 & & - & \(V\) & - & Undefined \\
\hline 000F045AH & CAN1 message ID register 05 L & C1MIDL05 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F045CH & CAN1 message ID register 05 H & C1MIDH05 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F045EH & CAN1 message configuration register 05 & C1MCTRL05 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 \times 00000 \\
& 000 \times x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline 000F0460H & CAN1 message data byte 01 register 06 & C1MDB0106 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0460H & CAN1 message data byte 0 register 06 & C1MDB006 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0461H & CAN1 message data byte 1 register 06 & C1MDB106 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0462H & CAN1 message data byte 23 register 06 & C1MDB2306 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0462H & CAN1 message data byte 2 register 06 & C1MDB206 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F0463H & CAN1 message data byte 3 register 06 & C1MDB306 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0464H & CAN1 message data byte 45 register 06 & C1MDB4506 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0464H & CAN1 message data byte 4 register 06 & C1MDB406 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0465H & CAN1 message data byte 5 register 06 & C1MDB506 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0466H & CAN1 message data byte 67 register 06 & C1MDB6706 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0466H & CAN1 message data byte 6 register 06 & C1MDB606 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0467H & CAN1 message data byte 7 register 06 & C1MDB706 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0468H & CAN1 message data length register 06 & C1MDLC06 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F0469H & CAN1 message configuration register 06 & C1MCONF06 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F046AH & CAN1 message ID register 06 L & C1MIDL06 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F046CH & CAN1 message ID register 06 H & C1MIDH06 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F046EH & CAN1 message control register 06 & C1MCTRL06 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 \times 00000 \\
& 000 x \times 000 \mathrm{~B}
\end{aligned}
\] \\
\hline
\end{tabular}

Table 14-16. Register Access Types (14/18)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Address} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{R/W} & \multicolumn{3}{|l|}{Bit Manipulation Units} & \multirow[t]{2}{*}{Default Value} \\
\hline & & & & 1 & 8 & 16 & \\
\hline 000F0470H & CAN1 message data byte 01 register 07 & C1MDB0107 & \multirow[t]{34}{*}{R/W} & - & - & \(\checkmark\) & Undefined \\
\hline 000F0470H & CAN1 message data byte 0 register 07 & C1MDB007 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0471H & CAN1 message data byte 1 register 07 & C1MDB107 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0472H & CAN1 message data byte 23 register 07 & C1MDB2307 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0472H & CAN1 message data byte 2 register 07 & C1MDB207 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0473H & CAN1 message data byte 3 register 07 & C1MDB307 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0474H & CAN1 message data byte 45 register 07 & C1MDB4507 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0474H & CAN1 message data byte 4 register 07 & C1MDB407 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0475H & CAN1 message data byte 5 register 07 & C1MDB507 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0476H & CAN1 message data byte 67 register 07 & C1MDB6707 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0476H & CAN1 message data byte 6 register 07 & C1MDB607 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0477H & CAN1 message data byte 7 register 07 & C1MDB707 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0478H & CAN1 message data length register 07 & C1MDLC07 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F0479H & CAN1 message configuration register 07 & C1MCONF07 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F047AH & CAN1 message ID register 07 L & C1MIDL07 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F047CH & CAN1 message ID register 07 H & C1MIDH07 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F047EH & CAN1 message control register 07 & C1MCTRL07 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 x 00000 \\
& 000 x \times 000 \mathrm{~B}
\end{aligned}
\] \\
\hline 000F0480H & CAN1 message data byte 01 register 08 & C1MDB0108 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0480H & CAN1 message data byte 0 register 08 & C1MDB008 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0481H & CAN1 message data byte 1 register 08 & C1MDB108 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0482H & CAN1 message data byte 23 register 08 & C1MDB2308 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0482H & CAN1 message data byte 2 register 08 & C1MDB208 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0483H & CAN1 message data byte 3 register 08 & C1MDB308 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0484H & CAN1 message data byte 45 register 08 & C1MDB4508 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0484H & CAN1 message data byte 4 register 08 & C1MDB408 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0485H & CAN1 message data byte 5 register 08 & C1MDB508 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0486H & CAN1 message data byte 67 register 08 & C1MDB6708 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0486H & CAN1 message data byte 6 register 08 & C1MDB608 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0487H & CAN1 message data byte 7 register 08 & C1MDB708 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0488H & CAN1 message data length register 08 & C1MDLC08 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F0489H & CAN1 message configuration register 08 & C1MCONF08 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F048AH & CAN1 message ID register 08 H & C1MIDL08 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F048CH & CAN1 message ID register 08 L & C1MIDH08 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F048EH & CAN1 message control register 08 & C1MCTRL08 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 x 00000 \\
& 000 x x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline
\end{tabular}

Table 14-16. Register Access Types (15/18)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Address} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{R/W} & \multicolumn{3}{|l|}{Bit Manipulation Units} & \multirow[t]{2}{*}{Default Value} \\
\hline & & & & 1 & 8 & 16 & \\
\hline 000F0490H & CAN1 message data byte 01 register 09 & C1MDB0109 & \multirow[t]{34}{*}{R/W} & - & - & \(\checkmark\) & Undefined \\
\hline 000F0490H & CAN1 message data byte 0 register 09 & C1MDB009 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0491H & CAN1 message data byte 1 register 09 & C1MDB109 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0492H & CAN1 message data byte 23 register 09 & C1MDB2309 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0492H & CAN1 message data byte 2 register 09 & C1MDB209 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0493H & CAN1 message data byte 3 register 09 & C1MDB309 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0494H & CAN1 message data byte 45 register 09 & C1MDB4509 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0494H & CAN1 message data byte 4 register 09 & C1MDB409 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0495H & CAN1 message data byte 5 register 09 & C1MDB509 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0496H & CAN1 message data byte 67 register 09 & C1MDB6709 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F0496H & CAN1 message data byte 6 register 09 & C1MDB609 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0497H & CAN1 message data byte 7 register 09 & C1MDB709 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F0498H & CAN1 message data length register 09 & C1MDLC09 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F0499H & CAN1 message configuration register 09 & C1MCONF09 & & - & \(V\) & - & Undefined \\
\hline 000F049AH & CAN1 message ID register 09 L & C1MIDL09 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F049CH & CAN1 message ID register 09 H & C1MIDH09 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F049EH & CAN1 message control register 09 & C1MCTRL09 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 x 00000 \\
& 000 x x 000 B
\end{aligned}
\] \\
\hline 000F04AOH & CAN1 message data byte 01 register 10 & C1MDB0110 & & - & - & \(V\) & Undefined \\
\hline 000F04A0H & CAN1 message data byte 0 register 10 & C1MDB010 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F04A1H & CAN1 message data byte 1 register 10 & C1MDB110 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04A2H & CAN1 message data byte 23 register 10 & C1MDB2310 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04A2H & CAN1 message data byte 2 register 10 & C1MDB210 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F04A3H & CAN1 message data byte 3 register 10 & C1MDB310 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04A4H & CAN1 message data byte 45 register 10 & C1MDB4510 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04A4H & CAN1 message data byte 4 register 10 & C1MDB410 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04A5H & CAN1 message data byte 5 register 10 & C1MDB510 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04A6H & CAN1 message data byte 67 register 10 & C1MDB6710 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04A6H & CAN1 message data byte 6 register 10 & C1MDB610 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04A7H & CAN1 message data byte 7 register 10 & C1MDB710 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04A8H & CAN1 message data length register 10 & C1MDLC10 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F04A9H & CAN1 message configuration register 10 & C1MCONF10 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04AAH & CAN1 message ID register 10 L & C1MIDL10 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04ACH & CAN1 message ID register 10 H & C1MIDH10 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04AEH & CAN1 message control register 10 & C1MCTRL10 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 x 00000 \\
& 000 x x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline
\end{tabular}

Table 14-16. Register Access Types (16/18)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Address} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{R/W} & \multicolumn{3}{|l|}{Bit Manipulation Units} & \multirow[t]{2}{*}{Default Value} \\
\hline & & & & 1 & 8 & 16 & \\
\hline 000F04B0H & CAN1 message data byte 01 register 11 & C1MDB0111 & \multirow[t]{34}{*}{R/W} & - & - & \(\checkmark\) & Undefined \\
\hline 000F04B0H & CAN1 message data byte 0 register 11 & C1MDB011 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04B1H & CAN1 message data byte 1 register 11 & C1MDB111 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04B2H & CAN1 message data byte 23 register 11 & C1MDB2311 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04B2H & CAN1 message data byte 2 register 11 & C1MDB211 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04B3H & CAN1 message data byte 3 register 11 & C1MDB311 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F04B4H & CAN1 message data byte 45 register 11 & C1MDB4511 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04B4H & CAN1 message data byte 4 register 11 & C1MDB411 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04B5H & CAN1 message data byte 51 register 11 & C1MDB511 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F04B6H & CAN1 message data byte 67 register 11 & C1MDB6711 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04B6H & CAN1 message data byte 6 register 11 & C1MDB611 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04B7H & CAN1 message data byte 71 register 11 & C1MDB711 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04B8H & CAN1 message data length register 11 & C1MDLC11 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F04B9H & CAN1 message configuration register 11 & C1MCONF11 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04BAH & CAN1 message ID register 11 L & C1MIDL11 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04BCH & CAN1 message ID register 11 H & C1MIDH11 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04BEH & CAN1 message control register 11 & C1MCTRL11 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 \times 00000 \\
& 000 \times x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline 000 F 04 COH & CAN1 message data byte 01 register 12 & C1MDB0112 & & - & - & \(V\) & Undefined \\
\hline 000F04COH & CAN1 message data byte 0 register 12 & C1MDB012 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04C1H & CAN1 message data byte 1 register 12 & C1MDB112 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04C2H & CAN1 message data byte 23 register 12 & C1MDB2312 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04C2H & CAN1 message data byte 2 register 12 & C1MDB212 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F04C3H & CAN1 message data byte 3 register 12 & C1MDB312 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04C4H & CAN1 message data byte 45 register 12 & C1MDB4512 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04C4H & CAN1 message data byte 4 register 12 & C1MDB412 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F04C5H & CAN1 message data byte 5 register 12 & C1MDB512 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F04C6H & CAN1 message data byte 67 register 12 & C1MDB6712 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04C6H & CAN1 message data byte 6 register 12 & C1MDB612 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04C7H & CAN1 message data byte 7 register 12 & C1MDB712 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04C8H & CAN1 message data length register 12 & C1MDLC12 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F04C9H & CAN1 message configuration register 12 & C1MCONF12 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04CAH & CAN1 message ID register 12 L & C1MIDL12 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04CCH & CAN1 message ID register 12 H & C1MIDH12 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04CEH & CAN1 message control register 12 & C1MCTRL12 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 \times 00000 \\
& 000 \times x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline
\end{tabular}

Table 14-16. Register Access Types (17/18)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Address} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{R/W} & \multicolumn{3}{|l|}{Bit Manipulation Units} & \multirow[t]{2}{*}{Default Value} \\
\hline & & & & 1 & 8 & 16 & \\
\hline 000F04DOH & CAN1 message data byte 01 register 13 & C1MDB0113 & \multirow[t]{34}{*}{R/W} & - & - & \(\checkmark\) & Undefined \\
\hline 000F04DOH & CAN1 message data byte 0 register 13 & C1MDB013 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04D1H & CAN1 message data byte 1 register 13 & C1MDB113 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04D2H & CAN1 message data byte 23 register 13 & C1MDB2313 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04D2H & CAN1 message data byte 2 register 13 & C1MDB213 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04D3H & CAN1 message data byte 3 register 13 & C1MDB313 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04D4H & CAN1 message data byte 45 register 13 & C1MDB4513 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04D4H & CAN1 message data byte 4 register 13 & C1MDB413 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F04D5H & CAN1 message data byte 5 register 13 & C1MDB513 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04D6H & CAN1 message data byte 67 register 13 & C1MDB6713 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04D6H & CAN1 message data byte 6 register 13 & C1MDB613 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04D7H & CAN1 message data byte 7 register 13 & C1MDB713 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04D8H & CAN1 message data length register 13 & C1MDLC13 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F04D9H & CAN1 message configuration register 13 & C1MCONF13 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04DAH & CAN1 message ID register 13 L & C1MIDL13 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04DCH & CAN1 message ID register 13 H & C1MIDH13 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04DEH & CAN1 message control register 13 & C1MCTRL13 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 x 00000 \\
& 000 x x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline 000F04EOH & CAN1 message data byte 01 register 14 & C1MDB0114 & & - & - & \(V\) & Undefined \\
\hline 000F04EOH & CAN1 message data byte 0 register 14 & C1MDB014 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F04E1H & CAN1 message data byte 1 register 14 & C1MDB114 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04E2H & CAN1 message data byte 23 register 14 & C1MDB2314 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04E2H & CAN1 message data byte 2 register 14 & C1MDB214 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F04E3H & CAN1 message data byte 3 register 14 & C1MDB314 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04E4H & CAN1 message data byte 45 register 14 & C1MDB4514 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04E4H & CAN1 message data byte 4 register 14 & C1MDB414 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F04E5H & CAN1 message data byte 5 register 14 & C1MDB514 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F04E6H & CAN1 message data byte 67 register 14 & C1MDB6714 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04E6H & CAN1 message data byte 6 register 14 & C1MDB614 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F04E7H & CAN1 message data byte 7 register 14 & C1MDB714 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04E8H & CAN1 message data length register 14 & C1MDLC14 & & - & \(\sqrt{ }\) & - & 0000xxxxB \\
\hline 000F04E9H & CAN1 message configuration register 14 & C1MCONF14 & & - & \(\sqrt{ }\) & - & Undefined \\
\hline 000F04EAH & CAN1 message ID register 14 L & C1MIDL14 & & - & - & \(\sqrt{ }\) & Undefined \\
\hline 000F04ECH & CAN1 message ID register 14 H & C1MIDH14 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04EEH & CAN1 message control register 14 & C1MCTRL14 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 x 00000 \\
& 000 x x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline
\end{tabular}

Table 14-16. Register Access Types (18/18)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Address} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{R/W} & \multicolumn{3}{|l|}{Bit Manipulation Units} & \multirow[t]{2}{*}{Default Value} \\
\hline & & & & 1 & 8 & 16 & \\
\hline 000F04FOH & CAN1 message data byte 01 register 15 & C1MDB0115 & \multirow[t]{17}{*}{R/W} & - & - & \(\checkmark\) & Undefined \\
\hline 000F04FOH & CAN1 message data byte 0 register 15 & C1MDB015 & & - & \(V\) & - & Undefined \\
\hline 000F04F1H & CAN1 message data byte 1 register 15 & C1MDB115 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04F2H & CAN1 message data byte 23 register 15 & C1MDB2315 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04F2H & CAN1 message data byte 2 register 15 & C1MDB215 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04F3H & CAN1 message data byte 3 register 15 & C1MDB315 & & - & \(V\) & - & Undefined \\
\hline 000F04F4H & CAN1 message data byte 45 register 15 & C1MDB4515 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04F4H & CAN1 message data byte 4 register 15 & C1MDB415 & & & \(\checkmark\) & - & Undefined \\
\hline 000F04F5H & CAN1 message data byte 5 register 15 & C1MDB515 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04F6H & CAN1 message data byte 67 register 15 & C1MDB6715 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04F6H & CAN1 message data byte 6 register 15 & C1MDB615 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04F7H & CAN1 message data byte 7 register 15 & C1MDB715 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04F8H & CAN1 message data length register 15 & C1MDLC15 & & - & \(\checkmark\) & - & 0000xxxxB \\
\hline 000F04F9H & CAN1 message configuration register 15 & C1MCONF15 & & - & \(\checkmark\) & - & Undefined \\
\hline 000F04FAH & CAN1 message ID register 15 L & C1MIDL15 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04FCH & CAN1 message ID register 15 H & C1MIDH15 & & - & - & \(\checkmark\) & Undefined \\
\hline 000F04FEH & CAN1 message control register 15 & C1MCTRL15 & & - & - & \(\checkmark\) & \[
\begin{aligned}
& 00 x 00000 \\
& 000 x x 000 \mathrm{~B}
\end{aligned}
\] \\
\hline
\end{tabular}

\subsection*{14.5.3 Register bit configuration}

Table 14-17. Bit Configuration of CAN Global Registers (1/2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Address & Symbol & Bit 7/15 & Bit 6/14 & Bit 5/13 & Bit 4/12 & Bit 3/11 & Bit 2/10 & Bit 1/9 & Bit 0/8 \\
\hline 000F05COH & \multirow[t]{2}{*}{C0GMCTRL(W)} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & Clear GOM \\
\hline 000F05C1H & & 0 & 0 & 0 & 0 & 0 & 0 & Set EFSD & Set GOM \\
\hline 000F05COH & \multirow[t]{2}{*}{C0GMCTRL(R)} & 0 & 0 & 0 & 0 & 0 & 0 & EFSD & GOM \\
\hline 000F05C1H & & MBON & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 000F05C6H & \multirow[t]{2}{*}{COGMABT(W)} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \begin{tabular}{l}
Clear \\
ABTTRG
\end{tabular} \\
\hline 000F05C7H & & 0 & 0 & 0 & 0 & 0 & 0 & Set ABTCLR & \begin{tabular}{l}
Set \\
ABTTRG
\end{tabular} \\
\hline 000F05C6H & \multirow[t]{2}{*}{C0GMABT(R)} & 0 & 0 & 0 & 0 & 0 & 0 & ABTCLR & ABTTRG \\
\hline 000F05C7H & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 000F05C8H & C0GMABTD & 0 & 0 & 0 & 0 & ABTD3 & ABTD2 & ABTD1 & ABTD0 \\
\hline 000F05CEH & C0GMCS & 0 & 0 & 0 & 0 & CCP3 & CCP2 & CCP1 & CCPO \\
\hline
\end{tabular}

Table 14-17. Bit Configuration of CAN Global Registers (2/2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Address & Symbol & Bit 7/15 & Bit 6/14 & Bit 5/13 & Bit 4/12 & Bit 3/11 & Bit 2/10 & Bit 1/9 & Bit 0/8 \\
\hline 000F0340H & \multirow[t]{2}{*}{C1GMCTRL(W)} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & Clear GOM \\
\hline 000F0341H & & 0 & 0 & 0 & 0 & 0 & 0 & Set EFSD & Set GOM \\
\hline 000F0340H & \multirow[t]{2}{*}{C1GMCTRL(R)} & 0 & 0 & 0 & 0 & 0 & 0 & EFSD & GOM \\
\hline 000F0341H & & MBON & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 000F0346H & \multirow[t]{2}{*}{C1GMABT(W)} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \begin{tabular}{l}
Clear \\
ABTTRG
\end{tabular} \\
\hline 000F0347H & & 0 & 0 & 0 & 0 & 0 & 0 & Set ABTCLR & \begin{tabular}{l}
Set \\
ABTTRG
\end{tabular} \\
\hline 000F0346H & \multirow[t]{2}{*}{C1GMABT(R)} & 0 & 0 & 0 & 0 & 0 & 0 & ABTCLR & ABTTRG \\
\hline 000F0347H & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 000F0348H & C1GMABTD & 0 & 0 & 0 & 0 & ABTD3 & ABTD2 & ABTD1 & ABTD0 \\
\hline 000F0342H & C1GMCS & 0 & 0 & 0 & 0 & CCP3 & CCP2 & CCP1 & CCPO \\
\hline
\end{tabular}

Caution The actual register address is calculated as follows:
Register Address = Global Register Area Offset (CH dependent) + Offset Address as listed in table above

Remark (R) When read
(W) When write

Table 14-18. Bit Configuration of CAN Module Registers (1/4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Address & Symbol & Bit 7/15 & Bit 6/14 & Bit 5/13 & Bit 4/12 & Bit 3/11 & Bit 2/10 & Bit 1/9 & Bit 0/8 \\
\hline 000F05D0H & \multirow[t]{2}{*}{C0MASK1L} & \multicolumn{8}{|c|}{CM1ID [7:0]} \\
\hline 000F05D1H & & \multicolumn{8}{|c|}{CM1ID [15:8]} \\
\hline 000F05D2H & \multirow[t]{2}{*}{C0MASK1H} & \multicolumn{8}{|c|}{CM1ID [23:16]} \\
\hline 000F05D3H & & 0 & 0 & 0 & \multicolumn{5}{|c|}{CM1ID [28:24]} \\
\hline 000F05D4H & \multirow[t]{2}{*}{COMASK2L} & \multicolumn{8}{|c|}{CM2ID [7:0]} \\
\hline 000F05D5H & & \multicolumn{8}{|c|}{CM2ID [15:8]} \\
\hline 000F05D6H & \multirow[t]{2}{*}{COMASK2H} & \multicolumn{8}{|c|}{CM2ID [23:16]} \\
\hline 000F05D7H & & 0 & 0 & 0 & \multicolumn{5}{|c|}{CM2ID [28:24]} \\
\hline 000F05D8H & \multirow[t]{2}{*}{COMASK3L} & \multicolumn{8}{|c|}{CM3ID [7:0]} \\
\hline 000F05D9H & & \multicolumn{8}{|c|}{CM3ID [15:8]} \\
\hline 000F05DAH & \multirow[t]{2}{*}{COMASK3H} & \multicolumn{8}{|c|}{CM3ID [23:16]} \\
\hline 000F05DBH & & 0 & 0 & 0 & \multicolumn{5}{|c|}{CM3ID [28:24]} \\
\hline 000F05DCH & \multirow[t]{2}{*}{COMASK4L} & \multicolumn{8}{|c|}{CM4ID [7:0]} \\
\hline 000F05DDH & & \multicolumn{8}{|c|}{CM4ID [15:8]} \\
\hline 000F05DEH & \multirow[t]{2}{*}{COMASK4H} & \multicolumn{8}{|c|}{CM4ID [23:16]} \\
\hline 000F05DFH & & 0 & 0 & 0 & \multicolumn{5}{|c|}{CM4ID [28:24]} \\
\hline 000F05E0H & \multirow[t]{2}{*}{C0CTRL(W)} & Clear CCERC & Clear AL & \begin{tabular}{l}
Clear \\
VALID
\end{tabular} & Clear PSMODE 1 & Clear PSMODE 0 & Clear OPMODE 2 & Clear OPMODE 1 & Clear OPMODE 0 \\
\hline 000F05E1H & & Set CCERC & \begin{tabular}{l}
Set \\
AL
\end{tabular} & 0 & \[
\begin{gathered}
\text { Set } \\
\text { PSMODE } \\
1
\end{gathered}
\] & Set PSMODE 0 & Set OPMODE 2 & Set OPMODE 1 & Set OPMODE 0 \\
\hline 000F05E0H & \multirow[t]{2}{*}{COCTRL(R)} & CCERC & AL & VALID & \begin{tabular}{l}
PSMODE \\
1
\end{tabular} & \[
\begin{gathered}
\text { PSMODE } \\
0
\end{gathered}
\] & OPMODE
\[
2
\] & \begin{tabular}{l}
OPMODE \\
1
\end{tabular} & \begin{tabular}{l}
OPMODE \\
0
\end{tabular} \\
\hline 000F05E1H & & 0 & 0 & 0 & 0 & 0 & 0 & RSTAT & TSTAT \\
\hline 000F05E2H & COLEC(W) & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 000F05E2H & COLEC(R) & 0 & 0 & 0 & 0 & 0 & LEC2 & LEC1 & LEC0 \\
\hline 000F05E3H & COINFO & 0 & 0 & 0 & BOFF & TECS1 & TECS0 & RECS1 & RECSO \\
\hline 000F05E4H & \multirow[t]{2}{*}{COERC} & \multicolumn{8}{|c|}{TEC [7:0]} \\
\hline 000F05E5H & & REPS & \multicolumn{7}{|c|}{REC [7:0]} \\
\hline 000F05E6H & \multirow[t]{2}{*}{COIE(W)} & 0 & 0 & \begin{tabular}{l}
Clear \\
CIE5
\end{tabular} & \begin{tabular}{l}
Clear \\
CIE4
\end{tabular} & \begin{tabular}{l}
Clear \\
CIE3
\end{tabular} & \begin{tabular}{l}
Clear \\
CIE2
\end{tabular} & \begin{tabular}{l}
Clear \\
CIE1
\end{tabular} & \begin{tabular}{l}
Clear \\
CIEO
\end{tabular} \\
\hline 000F05E7H & & 0 & 0 & Set CIE5 & Set CIE4 & Set CIE3 & Set CIE2 & Set CIE1 & Set CIEO \\
\hline 000F05E6H & \multirow[t]{2}{*}{COIE(R)} & 0 & 0 & CIE5 & CIE4 & CIE3 & CIE2 & CIE1 & CIEO \\
\hline 000F05E7H & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 000F05E8H & \multirow[t]{2}{*}{COINTS(W)} & 0 & 0 & Clear CINTS5 & Clear CINTS4 & Clear CINTS3 & Clear CINTS2 & Clear CINTS1 & Clear CINTSO \\
\hline 000F05E9H & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

Caution The actual register address is calculated as follows:
Register Address = Global Register Area Offset (CH dependent) + Offset Address as listed in table above
Remark (R) When read
(W) When write

Table 14-18. Bit Configuration of CAN Module Registers (2/4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Address & Symbol & Bit 7/15 & Bit 6/14 & Bit 5/13 & Bit 4/12 & Bit 3/11 & Bit 2/10 & Bit 1/9 & Bit 0/8 \\
\hline 000F05E8H & \multirow[t]{2}{*}{COINTS(R)} & 0 & 0 & CINTS5 & CINTS4 & CINTS3 & CINTS2 & CINTS1 & CINTS0 \\
\hline 000F05E9H & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 000F05EAH & C0BRP & \multicolumn{8}{|c|}{TQPRS [7:0]} \\
\hline 000F05ECH & \multirow[t]{2}{*}{COBTR} & 0 & 0 & 0 & 0 & \multicolumn{4}{|c|}{TSEG1 [3:0]} \\
\hline 000F05EDH & & 0 & 0 & \multicolumn{2}{|c|}{SJW [1:0]} & 0 & \multicolumn{3}{|c|}{TSEG2 [2:0]} \\
\hline 000F05EEH & COLIPT & \multicolumn{8}{|c|}{LIPT [7:0]} \\
\hline 000F05FOH & \multirow[t]{2}{*}{CORGPT(W)} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & Clear ROVF \\
\hline 000F05F1H & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 000F05F0H & \multirow[t]{2}{*}{CORGPT(R)} & 0 & 0 & 0 & 0 & 0 & 0 & RHPM & ROVF \\
\hline 000F05F1H & & \multicolumn{8}{|c|}{RGPT [7:0]} \\
\hline 000F05F2H & COLOPT & \multicolumn{8}{|c|}{LOPT [7:0]} \\
\hline 000F05F4H & \multirow[t]{2}{*}{COTGPT(W)} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & Clear TOVF \\
\hline 000F05F5H & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 000F05F4H & \multirow[t]{2}{*}{COTGPT(R)} & 0 & 0 & 0 & 0 & 0 & 0 & THPM & TOVF \\
\hline 000F05F5H & & \multicolumn{8}{|c|}{TGPT [7:0]} \\
\hline 000F05F6H & \multirow[t]{2}{*}{C0TS(W)} & 0 & 0 & 0 & 0 & 0 & \[
\begin{gathered}
\text { Clear } \\
\text { TSLOCK }
\end{gathered}
\] & Clear TSSEL & \begin{tabular}{l}
Clear \\
TSEN
\end{tabular} \\
\hline 000F05F7H & & 0 & 0 & 0 & 0 & 0 & Set TSLOCK & Set TSSEL & Set TSEN \\
\hline 000F05F6H & \multirow[t]{2}{*}{COTS(R)} & 0 & 0 & 0 & 0 & 0 & TSLOCK & TSSEL & TSEN \\
\hline 000F05F7H & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

\section*{Caution The actual register address is calculated as follows:}

Register Address = Global Register Area Offset (CH dependent) + Offset Address as listed in table above

Remark ( R ) When read
(W) When write

Table 14-18. Bit Configuration of CAN Module Registers (3/4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Address & Symbol & Bit 7/15 & Bit 6/14 & Bit 5/13 & Bit 4/12 & Bit 3/11 & Bit 2/10 & Bit 1/9 & Bit 0/8 \\
\hline 000F0380H & \multirow[t]{2}{*}{C1MASK1L} & \multicolumn{8}{|c|}{CM1ID [7:0]} \\
\hline 000F0381H & & \multicolumn{8}{|c|}{CM1ID [15:8]} \\
\hline 000F0382H & \multirow[t]{2}{*}{C1MASK1H} & \multicolumn{8}{|c|}{CM1ID [23:16]} \\
\hline 000F0383H & & 0 & 0 & 0 & \multicolumn{5}{|c|}{CM1ID [28:24]} \\
\hline 000F0384H & \multirow[t]{2}{*}{C1MASK2L} & \multicolumn{8}{|c|}{CM2ID [7:0]} \\
\hline 000F0385H & & \multicolumn{8}{|c|}{CM2ID [15:8]} \\
\hline 000F0386H & \multirow[t]{2}{*}{C1MASK2H} & \multicolumn{8}{|c|}{CM2ID [23:16]} \\
\hline 000F0387H & & 0 & 0 & 0 & \multicolumn{5}{|c|}{CM2ID [28:24]} \\
\hline 000F0388H & \multirow[t]{2}{*}{C1MASK3L} & \multicolumn{8}{|c|}{CM3ID [7:0]} \\
\hline 000F0389H & & \multicolumn{8}{|c|}{CM3ID [15:8]} \\
\hline 000F038AH & \multirow[t]{2}{*}{C1MASK3H} & \multicolumn{8}{|c|}{CM3ID [23:16]} \\
\hline 000F038BH & & 0 & 0 & 0 & \multicolumn{5}{|c|}{CM3ID [28:24]} \\
\hline 000F038CH & \multirow[t]{2}{*}{C1MASK4L} & \multicolumn{8}{|c|}{CM4ID [7:0]} \\
\hline 000F038DH & & \multicolumn{8}{|c|}{CM4ID [15:8]} \\
\hline 000F038EH & \multirow[t]{2}{*}{C1MASK4H} & \multicolumn{8}{|c|}{CM4ID [23:16]} \\
\hline 000F038FH & & 0 & 0 & 0 & \multicolumn{5}{|c|}{CM4ID [28:24]} \\
\hline 000F0390H & \multirow[t]{2}{*}{C1CTRL(W)} & Clear
CCERC & Clear AL & \begin{tabular}{l}
Clear \\
VALID
\end{tabular} & Clear PSMODE 1 & Clear PSMODE 0 & Clear OPMODE 2 & Clear OPMODE 1 & Clear OPMODE 0 \\
\hline 000F0391H & & Set CCERC & \begin{tabular}{l}
Set \\
AL
\end{tabular} & 0 & Set PSMODE 1 & Set PSMODE 0 & Set OPMODE 2 & Set OPMODE 1 & Set OPMODE 0 \\
\hline 000F0390H & \multirow[t]{2}{*}{C1CTRL(R)} & CCERC & AL & VALID & \begin{tabular}{l}
PSMODE \\
1
\end{tabular} & \[
\begin{gathered}
\text { PSMODE } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { OPMODE } \\
2
\end{gathered}
\] & \begin{tabular}{l}
OPMODE \\
1
\end{tabular} & \[
\begin{gathered}
\text { OPMODE } \\
0
\end{gathered}
\] \\
\hline 000F0391H & & 0 & 0 & 0 & 0 & 0 & 0 & RSTAT & TSTAT \\
\hline 000F0392H & C1LEC(W) & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 000F0392H & C1LEC(R) & 0 & 0 & 0 & 0 & 0 & LEC2 & LEC1 & LEC0 \\
\hline 000F0393H & C1INFO & 0 & 0 & 0 & BOFF & TECS1 & TECS0 & RECS1 & RECS0 \\
\hline 000F0394H & \multirow[t]{2}{*}{C1ERC} & \multicolumn{8}{|c|}{TEC [7:0]} \\
\hline 000F0395H & & REPS & \multicolumn{7}{|c|}{REC [7:0]} \\
\hline 000F0396H & \multirow[t]{2}{*}{C1IE(W)} & 0 & 0 & \[
\begin{aligned}
& \text { Clear } \\
& \text { CIE5 }
\end{aligned}
\] & Clear CIE4 & \[
\begin{aligned}
& \text { Clear } \\
& \text { CIE3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { Clear } \\
& \text { CIE2 }
\end{aligned}
\] & Clear CIE1 & \[
\begin{aligned}
& \text { Clear } \\
& \text { CIEO }
\end{aligned}
\] \\
\hline 000F0397H & & 0 & 0 & Set CIE5 & Set CIE4 & Set CIE3 & Set CIE2 & Set CIE1 & Set CIEO \\
\hline 000F0396H & \multirow[t]{2}{*}{C1IE(R)} & 0 & 0 & CIE5 & CIE4 & CIE3 & CIE2 & CIE1 & CIEO \\
\hline 000F0397H & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 000F0398H & \multirow[t]{2}{*}{C1INTS(W)} & 0 & 0 & Clear CINTS5 & Clear CINTS4 & Clear CINTS3 & Clear CINTS2 & Clear CINTS1 & Clear CINTSO \\
\hline 000F0399H & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 000F0398H & \multirow[t]{2}{*}{C1INTS(R)} & 0 & 0 & CINTS5 & CINTS4 & CINTS3 & CINTS2 & CINTS1 & CINTS0 \\
\hline 000F0399H & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

Caution The actual register address is calculated as follows:
Register Address = Global Register Area Offset (CH dependent) + Offset Address as listed in table above
Remark (R) When read
(W) When write

Table 14-18. Bit Configuration of CAN Module Registers (4/4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Address & Symbol & Bit 7/15 & Bit 6/14 & Bit 5/13 & Bit 4/12 & Bit 3/11 & Bit 2/10 & Bit 1/9 & Bit 0/8 \\
\hline 000F039AH & C1BRP & \multicolumn{8}{|c|}{TQPRS [7:0]} \\
\hline 000F039CH & C1BTR & 0 & 0 & 0 & 0 & \multicolumn{4}{|c|}{TSEG1 [3:0]} \\
\hline 000F039DH & & 0 & 0 & \multicolumn{2}{|c|}{SJW [1:0]} & 0 & \multicolumn{3}{|c|}{TSEG2 [2:0]} \\
\hline 000F039EH & C1LIPT & \multicolumn{8}{|c|}{LIPT [7:0]} \\
\hline 000F03A0H & C1RGPT(W) & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \[
\begin{aligned}
& \text { Clear } \\
& \text { ROVF }
\end{aligned}
\] \\
\hline 000F03A1H & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 000F03A0H & C1RGPT(R) & 0 & 0 & 0 & 0 & 0 & 0 & RHPM & ROVF \\
\hline 000F03A1H & & \multicolumn{8}{|c|}{RGPT [7:0]} \\
\hline 000F03A2H & C1LOPT & \multicolumn{8}{|c|}{LOPT [7:0]} \\
\hline 000F03A4H & C1TGPT(W) & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \[
\begin{aligned}
& \text { Clear } \\
& \text { TOVF }
\end{aligned}
\] \\
\hline 000F03A5H & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 000F03A4H & C1TGPT(R) & 0 & 0 & 0 & 0 & 0 & 0 & THPM & TOVF \\
\hline 000F03A5H & & \multicolumn{8}{|c|}{TGPT [7:0]} \\
\hline 000F03A6H & \multirow[t]{2}{*}{C1TS(W)} & 0 & 0 & 0 & 0 & 0 & \[
\begin{gathered}
\text { Clear } \\
\text { TSLOCK }
\end{gathered}
\] & \[
\begin{gathered}
\text { Clear } \\
\text { TSSEL }
\end{gathered}
\] & \begin{tabular}{l}
Clear \\
TSEN
\end{tabular} \\
\hline 000F03A7H & & 0 & 0 & 0 & 0 & 0 & \[
\begin{gathered}
\text { Set } \\
\text { TSLOCK }
\end{gathered}
\] & Set TSSEL & \[
\begin{gathered}
\text { Set } \\
\text { TSEN }
\end{gathered}
\] \\
\hline 000F03A6H & \multirow[t]{2}{*}{C1TS(R)} & 0 & 0 & 0 & 0 & 0 & TSLOCK & TSSEL & TSEN \\
\hline 000F03A7H & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

\section*{Caution The actual register address is calculated as follows:}

Register Address = Global Register Area Offset (CH dependent) + Offset Address as listed in table above

Remark (R) When read
(W) When write

Table 14-19. Bit Configuration of Message Buffer Registers (1/2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Address & Symbol & Bit 7/15 & Bit 6/14 & Bit 5/13 & Bit 4/12 & Bit 3/11 & Bit 2/10 & Bit 1/9 & Bit 0/8 \\
\hline 000F06x0H & \multirow[t]{2}{*}{C0MDB01m} & \multicolumn{8}{|l|}{Message data (byte 0)} \\
\hline 000F06x1H & & \multicolumn{8}{|l|}{Message data (byte 1)} \\
\hline 000F06x0H & COMDBOm & \multicolumn{8}{|l|}{Message data (byte 0)} \\
\hline 000F06x1H & C0MDB1m & \multicolumn{8}{|l|}{Message data (byte 1)} \\
\hline 000F06x2H & \multirow[t]{2}{*}{C0MDB23m} & \multicolumn{8}{|l|}{Message data (byte 2)} \\
\hline 000F06x3H & & \multicolumn{8}{|l|}{Message data (byte 3)} \\
\hline 000F06x2H & COMDB2m & \multicolumn{8}{|l|}{Message data (byte 2)} \\
\hline 000F06x3H & COMDB3m & \multicolumn{8}{|l|}{Message data (byte 3)} \\
\hline 000F06x4H & \multirow[t]{2}{*}{COMDB45m} & \multicolumn{8}{|l|}{Message data (byte 4)} \\
\hline 000F06x5H & & \multicolumn{8}{|l|}{Message data (byte 5)} \\
\hline 000F06x4H & COMDB4m & \multicolumn{8}{|l|}{Message data (byte 4)} \\
\hline 000F06x5H & COMDB5m & \multicolumn{8}{|l|}{Message data (byte 5)} \\
\hline 000F06x6H & \multirow[t]{2}{*}{C0MDB67m} & \multicolumn{8}{|l|}{Message data (byte 6)} \\
\hline 000F06x7H & & \multicolumn{8}{|l|}{Message data (byte 7)} \\
\hline 000F06x6H & C0MDB6m & \multicolumn{8}{|l|}{Message data (byte 6)} \\
\hline 000F06x7H & C0MDB7m & \multicolumn{8}{|l|}{Message data (byte 7)} \\
\hline 000F06x8H & COMDLCm & 0 & 0 & 0 & 0 & MDLC3 & MDLC2 & MDLC1 & MDLC0 \\
\hline 000F06x9H & COMCONFm & OWS & RTR & MT2 & MT1 & MTO & 0 & 0 & MAO \\
\hline 000F06xAH & \multirow[t]{2}{*}{COMIDLm} & ID7 & ID6 & ID5 & ID4 & ID3 & ID2 & ID1 & IDO \\
\hline 000F06xBH & & ID15 & ID14 & ID13 & ID12 & ID11 & ID10 & ID9 & ID8 \\
\hline 000F06xCH & \multirow[t]{2}{*}{COMIDHm} & ID23 & ID22 & ID21 & ID20 & ID19 & ID18 & ID17 & ID16 \\
\hline 000F06xDH & & IDE & 0 & 0 & ID28 & ID27 & ID26 & ID25 & ID24 \\
\hline 000F06xEH & \multirow[t]{2}{*}{COMCTRLm (W)} & 0 & 0 & 0 & Clear MOW & Clear IE & Clear DN & Clear TRQ & Clear RDY \\
\hline 000F06xFH & & 0 & 0 & 0 & 0 & Set IE & 0 & Set TRQ & Set RDY \\
\hline 000F06xEH & \multirow[t]{2}{*}{COMCTRLm (R)} & 0 & 0 & 0 & MOW & IE & DN & TRQ & RDY \\
\hline 000F06xFH & & 0 & 0 & MUC & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

Caution The actual register address is calculated as follows:
Register Address = Global Register Area Offset (CH dependent) + Offset Address as listed in table above

Remarks 1. (R) When read
(W) When write
2. \(\mathrm{m}=0\) to 15
3. \(x=0\) to \(F\)

Table 14-19. Bit Configuration of Message Buffer Registers (2/2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Address & Symbol & Bit 7/15 & Bit 6/14 & Bit 5/13 & Bit 4/12 & Bit 3/11 & Bit 2/10 & Bit 1/9 & Bit 0/8 \\
\hline 000F04x0H & \multirow[t]{2}{*}{C1MDB01m} & \multicolumn{8}{|l|}{Message data (byte 0)} \\
\hline 000F04x1H & & \multicolumn{8}{|l|}{Message data (byte 1)} \\
\hline 000F04x0H & C1MDB0m & \multicolumn{8}{|l|}{Message data (byte 0)} \\
\hline 000F04x1H & C1MDB1m & \multicolumn{8}{|l|}{Message data (byte 1)} \\
\hline 000F04x2H & \multirow[t]{2}{*}{C1MDB23m} & \multicolumn{8}{|l|}{Message data (byte 2)} \\
\hline 000F04x3H & & \multicolumn{8}{|l|}{Message data (byte 3)} \\
\hline 000F04x2H & C1MDB2m & \multicolumn{8}{|l|}{Message data (byte 2)} \\
\hline 000F04x3H & C1MDB3m & \multicolumn{8}{|l|}{Message data (byte 3)} \\
\hline 000F04x4H & \multirow[t]{2}{*}{C1MDB45m} & \multicolumn{8}{|l|}{Message data (byte 4)} \\
\hline 000F04x5H & & \multicolumn{8}{|l|}{Message data (byte 5)} \\
\hline 000F04x4H & C1MDB4m & \multicolumn{8}{|l|}{Message data (byte 4)} \\
\hline 000F04x5H & C1MDB5m & \multicolumn{8}{|l|}{Message data (byte 5)} \\
\hline 000F04x6H & \multirow[t]{2}{*}{C1MDB67m} & \multicolumn{8}{|l|}{Message data (byte 6)} \\
\hline 000F04x7H & & \multicolumn{8}{|l|}{Message data (byte 7)} \\
\hline 000F04x6H & C1MDB6m & \multicolumn{8}{|l|}{Message data (byte 6)} \\
\hline 000F04x7H & C1MDB7m & \multicolumn{8}{|l|}{Message data (byte 7)} \\
\hline 000F04x8H & C1MDLCm & 0 & 0 & 0 & 0 & MDLC3 & MDLC2 & MDLC1 & MDLCO \\
\hline 000F04x9H & C1MCONFm & OWS & RTR & MT2 & MT1 & MT0 & 0 & 0 & MAO \\
\hline 000F04xAH & \multirow[t]{2}{*}{C1MIDLm} & ID7 & ID6 & ID5 & ID4 & ID3 & ID2 & ID1 & ID0 \\
\hline 000F04xBH & & ID15 & ID14 & ID13 & ID12 & ID11 & ID10 & ID9 & ID8 \\
\hline 000F04xCH & \multirow[t]{2}{*}{C1MIDHm} & ID23 & ID22 & ID21 & ID20 & ID19 & ID18 & ID17 & ID16 \\
\hline 000F04xDH & & IDE & 0 & 0 & ID28 & ID27 & ID26 & ID25 & ID24 \\
\hline 000F04xEH & \multirow[t]{2}{*}{C1MCTRLm (W)} & 0 & 0 & 0 & Clear MOW & Clear IE & Clear DN & Clear TRQ & Clear RDY \\
\hline 000F04xFH & & 0 & 0 & 0 & 0 & Set IE & 0 & Set TRQ & Set RDY \\
\hline 000F04xEH & \multirow[t]{2}{*}{C1MCTRLm (R)} & 0 & 0 & 0 & MOW & IE & DN & TRQ & RDY \\
\hline 000F04xFH & & 0 & 0 & MUC & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

Caution The actual register address is calculated as follows:
Register Address = Global Register Area Offset (CH dependent) + Offset Address as listed in table above

Remarks 1. (R) When read
(W) When write
2. \(\mathrm{m}=0\) to 15
3. \(x=0\) to \(F\)

\subsection*{14.6 Bit Set/Clear Function}

The CAN control registers include registers whose bits can be set or cleared via the CPU and via the CAN interface. An operation error occurs if the following registers are written directly. Do not write any values directly via bit manipulation, read/modify/write, or direct writing of target values.
- CAN global control register (C0GMCTRL, C1GMCTRL)
- CAN global automatic block transmission control register (C0GMABT, C1GMABT)
- CAN module control register (C0CTRL, C1CTRL)
- CAN module interrupt enable register (COIE, C1IE)
- CAN module interrupt status register (COINTS, C1INTS)
- CAN module receive history list register (C0RGPT, C1RGPT)
- CAN module transmit history list register (C0TGPT, C1TGPT)
- CAN module time stamp register (C0TS, C1TS)
- CAN message control register (C0MCTRLm, C1MCTRLm)

\section*{Remark \(\mathrm{m}=0\) to 15}

All the 16 bits in the above registers can be read via the usual method. Use the procedure described in figure 14-23 below to set or clear the lower 8 bits in these registers.

Setting or clearing of lower 8 bits in the above registers is performed in combination with the higher 8 bits (refer to the 16 -bit data after a write operation in Figure 14-24). Figure 14-23 shows how the values of set bits or clear bits relate to set/clear/no change operations in the corresponding register.

Figure 14-23. Example of Bit Setting/Clearing Operations

Register's current values


\section*{Write values}

Register's value after write operations


Figure 14-24. 16-Bit Data during Write Operation
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline set 7 & set 6 & set 5 & set 4 & set 3 & set 2 & set 1 & set 0 & clear 7 & clear 6 & clear 5 & clear 4 & clear 3 & clear 2 & clear 1 & clear 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline set n & clear n & Status of bit n after bit set/clear operation \\
\hline 0 & 0 & No change \\
\hline 0 & 1 & 0 \\
\hline 1 & 0 & 1 \\
\hline 1 & 1 & No change \\
\hline
\end{tabular}

Remark \(\mathrm{n}=0\) to 7

\subsection*{14.7 Control Registers}

Remark \(\mathrm{m}=0\) to 15

\section*{(1) Peripheral clock select register (PCKSEL)}

This register is used to select for and supply to each peripheral hardware device the operating clock. PCKSEL can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Caution Set the PCKSEL register before starting to operate each peripheral hardware device.
Figure 14-25. Format of Peripheral Clock Select Register (PCKSEL)

\begin{tabular}{|c|c|l|}
\hline CANMCKEn & CANMCKn & \multicolumn{1}{c|}{ aFCANn input clock control } \\
\hline 0 & X & \begin{tabular}{l} 
STOPS input clock supply. \\
Writing to SFR to be used with aFCANn is disabled
\end{tabular} \\
\hline 1 & 0 & \begin{tabular}{l} 
fmain is supplied \\
Reading from and writing to SFR to be used with aFCANn is enable
\end{tabular} \\
\hline 1 & 1 & \begin{tabular}{l} 
fmp is supplied \\
Reading from and writing to SFR to be used with aFCANn is enable
\end{tabular} \\
\hline
\end{tabular}
\(\mathrm{n}=0,1\)
(2) CAN global module control register (C0GMCTRL, C1GMCTRL)

The C0GMCTRL, C1GMCTRL register is used to control the operation of the CAN module.

Figure 14-26. Format of CAN Global Module Control Register (C0GMCTRL, C1GMCTRL) (1/2)

Address: F05C0H (C0GMCTRL), F0340H (C1GMCTRL) After reset: 0000H R/W
(a) Read
\begin{tabular}{lc|c|c|c|c|c|c|c|} 
& \multicolumn{1}{c}{15} & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline \begin{tabular}{l} 
C0GMCTRL, \\
C1GMCTRL
\end{tabular} & \begin{tabular}{cc|c|c|c|c|c|c|} 
& MBON & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\end{tabular} \begin{tabular}{ccccccc|c|}
\hline 0 & 0 & 0 & 0 & 0 & 0 & EFSD & GOM \\
\hline
\end{tabular}
\end{tabular}
(b) Write
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{COGMCTRL, C1GMCTRL} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline & 0 & 0 & 0 & 0 & 0 & 0 & \[
\begin{gathered}
\text { Set } \\
\text { EFSD }
\end{gathered}
\] & \[
\begin{gathered}
\text { Set } \\
\text { GOM }
\end{gathered}
\] \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \[
\begin{aligned}
& \text { Clear } \\
& \text { GOM }
\end{aligned}
\] \\
\hline
\end{tabular}
(a) Read
\begin{tabular}{|c|l|}
\hline MBON & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Bit Enabling Access to Message Buffer Register, \\
Transmit/Receive History List Registers
\end{tabular}} \\
\hline 0 & \begin{tabular}{l} 
Write access and read access to the message buffer register and the transmit/receive history list \\
registers is disabled.
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
Write access and read access to the message buffer register and the transmit/receive history list \\
registers is enabled.
\end{tabular} \\
\hline
\end{tabular}

Cautions 1. While the MBON bit is cleared (to 0 ), software access to the message buffers (C0MDB0m, C1MDB0m, C0MDB1m, C1MDB1m, C0MDB01m, C1MDB01m, C0MDB2m, C1MDB2m, C0MDB3m, C1MDB3m, C0MDB23m, C1MDB23m, C0MDB4m, C1MDB4m, C0MDB5m, C1MDB5m, C0MDB45m, C1MDB45m, C0MDB6m, C1MDB6m, C0MDB7m, C1MDB7m, C0MDB67m, C1MDB67m, C0MDLCm, C1MDLCm, C0MCONFm, C1MCONFm, C0MIDLm, C1MIDLm, C0MIDHm, C1MIDHm, and C0MCTRLm, C1MCTRLm), or registers related to transmit history or receive history (C0LOPT, C1LOPT, C0TGPT, C1TGPT, C0LIPT, C1LIPT, and C0RGPT, C1RGPT) is disabled.
2. This bit is read-only. Even if 1 is written to MBON while it is 0 , the value of MBON does not change, and access to the message buffer registers, or registers related to transmit history or receive history remains disabled.

Remark MBON bit is cleared (to 0 ) when the CAN module enters CAN sleep mode/CAN stop mode or GOM bit is cleared (to 0 ).

MBON bit is set (to 1) when the CAN sleep mode/the CAN stop mode is released or GOM bit is set (to 1 ).

Figure 14-26. Format of CAN Global Module Control Register (C0GMCTRL, C1GMCTRL) (2/2)
\begin{tabular}{|c|l|}
\hline EFSD & \multicolumn{1}{|c|}{ Bit Enabling Forced Shut Down } \\
\hline 0 & Forced shut down by GOM \(=0\) disabled. \\
\hline 1 & Forced shut down by GOM \(=0\) enabled. \\
\hline
\end{tabular}

Caution To request forced shutdown, the GOM bit must be cleared to 0 in a subsequent, immediately following write access after the EFSD bit has been set to 1 . If access to another register (including reading the C0GMCTRL, C1GMCTRL register) is executed without clearing the GOM bit immediately after the EFSD bit has been set to 1 , the EFSD bit is forcibly cleared to 0 , and the forced shutdown request is invalid.
When DMA is being performed, a request for a forced shut down might be ignored. Be sure to read the EFSD bit and confirm that forced shut down is enabled before issuing a forced shut down request. If forced shut down cannot be enabled because DMA is being performed, it is recommended to temporarily stop DMA.
\begin{tabular}{|c|l|}
\hline GOM & \multicolumn{1}{|c|}{ Global Operation Mode Bit } \\
\hline 0 & CAN module is disabled from operating. \\
\hline 1 & CAN module is enabled to operate. \\
\hline
\end{tabular}

Caution The GOM bit can be cleared only in the initialization mode or immediately after EFSD bit is set (to 1 ).
(b) Write
\begin{tabular}{|c|l|}
\hline Set EFSD & \\
\hline 0 & No change in EFSD bit. \\
\hline 1 & EFSD bit set to 1. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline Set GOM & Clear GOM & \multicolumn{1}{|c|}{ GOM Bit Setting } \\
\hline 0 & 1 & GOM bit cleared to 0. \\
\hline 1 & 0 & GOM bit set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & No change in GOM bit. \\
\hline
\end{tabular}

Caution Set GOM bit and EFSD bit always separately.
(3) CAN global module clock select register (C0GMCS, C1GMCS)

The C0GMCS, C1GMCS register is used to select the CAN module system clock.

Figure 14-27. Format of CAN Global Module Clock Select Register (C0GMCS, C1GMCS)

Address: F05CEH (C0GMCS), F0342H (C1GMCS) After reset: 0FH R/W

COGMCS,
C1GMCS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0 & 0 & 0 & CCP3 & ССР2 & ССР1 & ССР0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline CCP3 & CCP2 & CCP1 & CCP1 & CAN Module System Clock (fcanmod) \\
\hline 0 & 0 & 0 & 0 & fcan/1 \\
\hline 0 & 0 & 0 & 1 & fcan/2 \\
\hline 0 & 0 & 1 & 0 & fcan/3 \\
\hline 0 & 0 & 1 & 1 & fcan/4 \\
\hline 0 & 1 & 0 & 0 & fcan/5 \\
\hline 0 & 1 & 0 & 1 & fcan/6 \\
\hline 0 & 1 & 1 & 0 & fcan/7 \\
\hline 0 & 1 & 1 & 1 & fcan/8 \\
\hline 1 & 0 & 0 & 0 & fcan/9 \\
\hline 1 & 0 & 0 & 1 & fcan/10 \\
\hline 1 & 0 & 1 & 0 & fcan/11 \\
\hline 1 & 0 & 1 & 1 & fcan/12 \\
\hline 1 & 1 & 0 & 0 & fcan/13 \\
\hline 1 & 1 & 0 & 1 & \(\mathrm{fcan} / 14\) \\
\hline 1 & 1 & 1 & 0 & fcan/15 \\
\hline 1 & 1 & 1 & 1 & fcan/16 (Default value) \\
\hline
\end{tabular}

Remark fcan: Clock supplied to CAN (fmain)
(4) CAN global automatic block transmission control register (C0GMABT, C1GMABT)

The C0GMABT, C1GMABT register is used to control the automatic block transmission (ABT) operation.

Figure 14-28. Format of CAN Global Automatic Block Transmission Control Register (C0GMABT, C1GMABT) (1/2)

Address: F05C6H (C0GMABT), F0346H (C1GMABT) After reset: 0000H R/W
(a) Read
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline \multirow[t]{3}{*}{COGMABT, C1GMABT} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & 0 & 0 & 0 & 0 & 0 & 0 & ABTCLR & ABTTRG \\
\hline
\end{tabular}
(b) Write


Caution Before changing the normal operation mode with ABT to the initialization mode, be sure to set the COGMABT, C1GMABT register to the default value \((0000 \mathrm{H})\) and confirm the C0GMABT, C1GMABT register is surely initialized to the default value \((0000 \mathrm{H})\).
(a) Read
\begin{tabular}{|c|l|}
\hline ABTCLR & \multicolumn{1}{|c|}{ Automatic Block Transmission Engine Clear Status Bit } \\
\hline 0 & Clearing the automatic transmission engine is completed. \\
\hline 1 & The automatic transmission engine is being cleared. \\
\hline
\end{tabular}

Remarks 1. Set the ABTCLR bit to 1 while the ABTTRG bit is cleared (0). The operation is not guaranteed if the ABTCLR bit is set to 1 while the ABTTRG bit is set to 1 .
2. When the automatic block transmission engine is cleared by setting the ABTCLR bit to 1 , the ABTCLR bit is automatically cleared to 0 as soon as the requested clearing processing is complete.

Figure 14-28. Format of CAN Global Automatic Block Transmission Control Register (C0GMABT, C1GMABT) (2/2)
\begin{tabular}{|c|l|}
\hline ABTTRG & \multicolumn{1}{|c|}{ Automatic Block Transmission Status Bit } \\
\hline 0 & Automatic block transmission is stopped. \\
\hline 1 & Automatic block transmission is under execution. \\
\hline
\end{tabular}

Caution Do not set the ABTTRG bit (ABTTRG = 1) in the initialization mode. If the ABTTRG bit is set in the initialization mode, the operation is not guaranteed after the CAN module has entered the normal operation mode with ABT. Do not set the ABTTRG bit (1) while the C0CTRL.TSTAT.TSTAT, C1CTRL.TSTAT bit is set (1). Confirm TSTAT \(=0\) directly in advance before setting ABTTRG bit.
(b) Write
\begin{tabular}{|c|l|}
\hline Set ABTCLR & \multicolumn{1}{|c|}{ Automatic Block Transmission Engine Clear Request Bit } \\
\hline 0 & The automatic block transmission engine is in idle state or under operation. \\
\hline 1 & \begin{tabular}{l} 
Request to clear the automatic block transmission engine. After the automatic block \\
transmission engine has been cleared, automatic block transmission is started from \\
message buffer 0 by setting the ABTTRG bit to 1.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline Set ABTTRG & Clear ABTTRG & \multicolumn{1}{|c|}{ Automatic Block Transmission Start Bit } \\
\hline 0 & 1 & Request to stop automatic block transmission. \\
\hline 1 & 0 & Request to start automatic block transmission. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & No change in ABTTRG bit. \\
\hline
\end{tabular}

Caution While receiving a message from another node or transmitting the messages other than the ABT messages (message buffer 8 to 15), there is a possibility not to begin immediately the transmission even if the ABTTRG bit is set to 1 . Transmission is not aborted even if the ABTTRG bit is cleared to 0 , until the transmission of the ABT message, which is currently being transmitted is completed (successfully or not). After that, the transmission is aborted.
(5) CAN global automatic block transmission delay setting register (C0GMABTD, C1GMABTD)

The COGMABTD, C1GMABTD register is used to set the interval at which the data of the message buffer assigned to \(A B T\) is to be transmitted in the normal operation mode with \(A B T\).

Figure 14-29. Format of CAN Global Automatic Block Transmission Delay Setting Register (C0GMABTD, C1GMABTD)

Address: F05C8H (C0GMABTD), F0348H (C1GMABTD) After reset: 00H R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline COGMABTD, & 0 & 0 & 0 & 0 & ABTD3 & ABTD2 & ABTD1 & ABTD0 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|l|}
\hline ABTD3 & ABTD2 & ABTD1 & ABTD0 & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Data frame interval during automatic block transmission \\
(unit: Data bit time (DBT))
\end{tabular}} \\
\hline 0 & 0 & 0 & 0 & 0 DBT (default value) \\
\hline 0 & 0 & 0 & 1 & \(2^{5}\) DBT \\
\hline 0 & 0 & 1 & 0 & \(2^{6}\) DBT \\
\hline 0 & 0 & 1 & 1 & \(2^{7}\) DBT \\
\hline 0 & 1 & 0 & 0 & \(2^{8}\) DBT \\
\hline 0 & 1 & 0 & 1 & \(2^{9}\) DBT \\
\hline 0 & 1 & 1 & 0 & \(2^{10}\) DBT \\
\hline 0 & 1 & 1 & 1 & \(2^{11}\) DBT \\
\hline 1 & 0 & 0 & 0 & \(2^{12}\) DBT \\
\hline \multicolumn{5}{|c|}{ Other than the above } \\
\hline
\end{tabular}

Cautions 1. Do not change the contents of the COGMABTD, C1GMABTD register while the ABTTRG bit is set to 1
2. The timing at which the ABT message is actually transmitted onto the CAN bus differs depending on the status of transmission from the other station or how a request to transmit a message other than an ABT message (message buffers 8 to 15) is made.
(6) CAN module mask register (C0MASKaL, C1MASKaL, COMASKaH, C1MASKaH)
( \(a=1,2,3\), or 4)
The COMASKaL, C1MASKaL and C0MASKaH, C1MASKaH registers are used to extend the number of receivable messages into the same message buffer by masking part of the ID comparison of a message and invalidating the ID of the masked part.

Figure 14-30. Format of CAN Module Mask Register (C0MASKaL, C1MASKaL, C0MASKaH, C1MASKaH) (a = 1, 2, 3, or 4) (1/2)
- CAN Module Mask 1 Register
(C0MASK1L, C1MASK1L, C0MASK1H, C1MASK1H)
\begin{tabular}{|c|c|c|c|}
\hline Address: & ) & After reset: Undefined & R/W \\
\hline Address: & 3380H (C1MASK1L), F0382H (C1MASK1H) & After reset: Undefined & \\
\hline
\end{tabular}
\begin{tabular}{lcc|c|c|c|c|c|c|c|} 
& \multicolumn{2}{c}{15} & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\cline { 2 - 10 } \begin{tabular}{l} 
COMASK1L, \\
C1MASK1L
\end{tabular} & CMID15 & CMID14 & CMID13 & CMID12 & CMID11 & CMID10 & CMID9 & CMID8 \\
\hline
\end{tabular} \begin{tabular}{ccccccccc|c|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & CMID7 & CMID6 & CMID5 & CMID4 & CMID3 & CMID2 & CMID1 & CMID0 \\
\hline
\end{tabular}
\begin{tabular}{lc|c|c|c|c|c|c|c|} 
& 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\cline { 2 - 9 } \begin{tabular}{l} 
COMASK1H/ \\
MASK1H, \\
C1MASK1H
\end{tabular} & 0 & 0 & 0 & CMID28 & CMID27 & CMID26 & CMID25 & CMID24 \\
\cline { 2 - 10 } & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } & CMID23 & CMID22 & CMID21 & CMID20 & CMID19 & CMID18 & CMID17 & CMID16 \\
\hline
\end{tabular}
- CAN Module Mask 2 Register
(C0MASK2L, C1MASK2L, C0MASK2H, C1MASK2H)

Address: F05D4H (C0MASK2L), F05D6H (C0MASK2H) After reset: Undefined R/W
Address: F0384H (C1MASK2L), F0386H (C1MASK2H) After reset: Undefined R/W
\begin{tabular}{lcccccc|c|c|c|c|} 
& \multicolumn{1}{c}{15} & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\cline { 2 - 9 } \begin{tabular}{l} 
C0MASK2L, \\
C1MASK2L
\end{tabular} & CMID15 & CMID14 & CMID13 & CMID12 & CMID11 & CMID10 & CMID9 & CMID8 \\
\cline { 2 - 10 } & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } & CMID7 & CMID6 & CMID5 & CMID4 & CMID3 & CMID2 & CMID1 & CMID0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{COMASK2H, C1MASK2H} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline & 0 & 0 & 0 & CMID28 & CMID27 & CMID26 & CMID25 & CMID24 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & CMID23 & CMID22 & CMID21 & CMID20 & CMID19 & CMID18 & CMID17 & CMID16 \\
\hline
\end{tabular}

Figure 14-30. Format of CAN Module Mask Register (COMASKaL, C1MASKaL, COMASKaH, C1MASKaH) ( \(a=1,2,3\), or 4) (2/2)
- CAN Module Mask 3 Register
(COMASK3L, C1MASK3L, C0MASK3H, C1MASK3H)
\begin{tabular}{llll} 
Address: & F05D8H (COMASK3L), F05DAH (COMASK3H) & After reset: Undefined & R/W \\
Address: F0388H (C1MASK3L), F038AH (C1MASK3H) & After reset: Undefined & R/W
\end{tabular}
\begin{tabular}{lc|c|ccc|c|c|c|c|} 
& \multicolumn{1}{c}{15} & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\cline { 2 - 10 } \begin{tabular}{l} 
C0MASK3L, \\
C1MASK3L
\end{tabular} & CMID15 & CMID14 & CMID13 & CMID12 & CMID11 & CMID10 & CMID9 & CMID8 \\
\hline
\end{tabular} \begin{tabular}{ccccccccc|c|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & CMID7 & CMID6 & CMID5 & CMID4 & CMID3 & CMID2 & CMID1 & CMID0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{COMASK3H, C1MASK3H} & 15 & 14 & 13 & 12 & 11 & 10 & \multicolumn{2}{|l|}{98} \\
\hline & 0 & 0 & 0 & CMID28 & CMID27 & CMID26 & CMID25 & CMID24 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & CMID23 & CMID22 & CMID21 & CMID20 & CMID19 & CMID18 & CMID17 & CMID16 \\
\hline
\end{tabular}
- CAN Module Mask 4 Register
(C0MASK4L, C1MASK4L, C0MASK4H, C1MASK4H)
\begin{tabular}{|c|c|c|c|}
\hline Address: & F05DCH (C0MASK4L), F05DEH (C0MASK4H) & After reset: Undefined & R/W \\
\hline Address: & 338CH (C1MASK4L), F038EH (C1MASK4H) & After reset: Undefined & \\
\hline
\end{tabular}
\begin{tabular}{lcccccc|c|c|c|c|} 
& \multicolumn{1}{c}{15} & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\cline { 2 - 10 } \begin{tabular}{l} 
COMASK4L, \\
C1MASK4L
\end{tabular} & CMID15 & CMID14 & CMID13 & CMID12 & CMID11 & CMID10 & CMID9 & CMID8 \\
\hline
\end{tabular} \begin{tabular}{cccccccccc|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } & CMID7 & CMID6 & CMID5 & CMID4 & CMID3 & CMID2 & CMID1 & CMID0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline \multirow[t]{3}{*}{C0MASK4H, C1MASK4H} & 0 & 0 & 0 & CMID28 & CMID27 & CMID26 & CMID25 & CMID24 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & CMID23 & CMID22 & CMID21 & CMID20 & CMID19 & CMID18 & CMID17 & CMID16 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline CMID28-CMID0 & \multicolumn{1}{c|}{ Sets Mask Pattern of ID Bit. } \\
\hline 0 & \begin{tabular}{l} 
The ID bits of the message buffer set by the CMID28 to CMIDO bits are compared with \\
the ID bits of the received message frame.
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
The ID bits of the message buffer set by the CMID28 to CMIDO bits are not compared \\
with the ID bits of the received message frame (they are masked).
\end{tabular} \\
\hline
\end{tabular}

Remark Masking is always defined by an ID length of 29 bits. If a mask is assigned to a message with a standard ID, CMID17 to CMID0 are ignored. Therefore, only CMID28 to CMID18 of the received ID are masked. The same mask can be used for both the standard and extended IDs.
(7) CAN module control register (C0CTRL, C1CTRL)

The C0CTRL, C1CTRL register is used to control the operation mode of the CAN module.

Figure 14-31. Format of CAN Module Control Register (COCTRL, C1CTRL) (1/4)

Address: F05E0H (C0CTRL), F0390H (C1CTRL) After reset: 0000H R/W
(a) Read
\begin{tabular}{lc|c|c|c|c|c|c|c|} 
& 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\cline { 2 - 9 } \begin{tabular}{l} 
COCTRL, \\
C1CTRL
\end{tabular} & 0 & 0 & 0 & 0 & 0 & 0 & RSTAT & TSTAT \\
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline CCERC & AL & VALID & PSMODE1 & PSMODE0 & OPMODE2 & OPMODE1 & OPMODE0 \\
\hline
\end{tabular}
(b) Write
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\begin{tabular}{l}
COCTRL, \\
C1CTRL
\end{tabular}} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline & Set CCERC & \begin{tabular}{l}
Set \\
AL
\end{tabular} & 0 & Set PSMODE1 & Set PSMODEO & Set OPMODE2 & Set OPMODE1 & Set OPMODEO \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & Clear CCERC & Clear AL & \begin{tabular}{l}
Clear \\
VALID
\end{tabular} & Clear PSMODE1 & Clear PSMODEO & Clear OPMODE2 & Clear OPMODE1 & Clear OPMODEO \\
\hline
\end{tabular}
(a) Read
\begin{tabular}{|c|ll|}
\hline RSTAT & & Reception Status Bit \\
\hline 0 & Reception is stopped. & \\
\hline 1 & Reception is in progress. & \\
\hline
\end{tabular}

Remark - The RSTAT bit is set to 1 under the following conditions (timing).
- The SOF bit of a receive frame is detected
- On occurrence of arbitration loss during a transmit frame
- The RSTAT bit is cleared to 0 under the following conditions (timing)
- When a recessive level is detected at the second bit of the interframe space
- On transition to the initialization mode at the first bit of the interframe space

Figure 14-31. Format of CAN Module Control Register (C0CTRL, C1CTRL) (2/4)
\begin{tabular}{|c|ll|}
\hline TSTAT & & Transmission Status Bit \\
\hline 0 & Transmission is stopped. & \\
\hline 1 & Transmission is in progress. & \\
\hline
\end{tabular}

Remark - The TSTAT bit is set to 1 under the following conditions (timing).
- The SOF bit of a transmit frame is detected
- The TSTAT bit is cleared to 0 under the following conditions (timing).
- During transition to bus-off state
- On occurrence of arbitration loss in transmit frame
- On detection of recessive level at the second bit of the interframe space
- On transition to the initialization mode at the first bit of the interframe space
\begin{tabular}{|c|c|}
\hline CCERC & Error Counter Clear Bit \\
\hline 0 & The C0ERC, C1ERC and COINFO, C1INFO registers are not cleared in the initialization mode. \\
\hline 1 & The C0ERC, C1ERC and COINFO, C1INFO registers are cleared in the initialization mode. \\
\hline
\end{tabular}

Remarks 1. The CCERC bit is used to clear the COERC, C1ERC and COINFO, C1INFO registers for re-initialization or forced recovery from the bus-off state. This bit can be set to 1 only in the initialization mode.
2. When the COERC, C1ERC and COINFO, C1INFO registers have been cleared, the CCERC bit is also cleared to 0 automatically.
3. The CCERC bit can be set to 1 at the same time as a request to change the initialization mode to an operation mode is made.
4. The receive data may be corrupted in case of setting the CCERC bit to (1) immediately after entering the INIT mode from self-test mode.
\begin{tabular}{|c|l|}
\hline AL & \multicolumn{1}{|c|}{ Bit to Set Operation in Case of Arbitration Loss } \\
\hline 0 & Re-transmission is not executed in case of an arbitration loss in the single-shot mode. \\
\hline 1 & Re-transmission is executed in case of an arbitration loss in the single-shot mode. \\
\hline
\end{tabular}

Remark The AL bit is valid only in the single-shot mode.
\begin{tabular}{|c|c|}
\hline VALID & \multicolumn{1}{|c|}{ Valid Receive Message Frame Detection Bit } \\
\hline 0 & A valid message frame has not been received since the VALID bit was last cleared to 0. \\
\hline 1 & A valid message frame has been received since the VALID bit was last cleared to 0. \\
\hline
\end{tabular}

Remarks 1. Detection of a valid receive message frame is not dependent upon storage in the receive message buffer (data frame) or transmit message buffer (remote frame).
2. Clear the VALID bit ( 0 ) before changing the initialization mode to an operation mode.
3. If only two CAN nodes are connected to the CAN bus with one transmitting a message frame in the normal operation mode and the other in the receive-only mode, the VALID bit is not set to 1 before the transmitting node enters the error passive state, because in receive-only mode no acknowledge is generated.
4. In order to clear the VALID bit, set the Clear VALID bit to 1 first and confirm that the VALID bit is cleared. If it is not cleared, perform clearing processing again.

Figure 14-31. Format of CAN Module Control Register (C0CTRL, C1CTRL) (3/4)
\begin{tabular}{|c|c|l|}
\hline PSMODE1 & PSMODE0 & \multicolumn{1}{|c|}{ Power Save Mode } \\
\hline 0 & 0 & No power save mode is selected. \\
\hline 0 & 1 & CAN sleep mode \\
\hline 1 & 0 & Setting prohibited \\
\hline 1 & 1 & CAN stop mode \\
\hline
\end{tabular}

Cautions1. Transition to and from the CAN stop mode must be made via CAN sleep mode. A request for direct transition to and from the CAN stop mode is ignored.
2. The MBON flag of C0GMCTRL, C1GMCTRL must be checked after releasing a power save mode, prior to access the message buffers again.
3. CAN Sleep mode requests are kept pending, until cancelled by software or entered on appropriate bus condition (bus idle). Software can check the actual status by reading PSMODE.
\begin{tabular}{|c|c|c|l|}
\hline OPMODE2 & OPMODE1 & OPMODE0 & \multicolumn{1}{|c|}{ Operation Mode } \\
\hline 0 & 0 & 0 & No operation mode is selected (CAN module is in the initialization mode). \\
\hline 0 & 0 & 1 & Normal operation mode \\
\hline 0 & 1 & 0 & \begin{tabular}{l} 
Normal operation mode with automatic block transmission function \\
(normal operation mode with ABT)
\end{tabular} \\
\hline 0 & 1 & 1 & Receive-only mode \\
\hline 1 & 0 & 0 & Single-shot mode \\
\hline 1 & 0 & 1 & Self-test mode \\
\hline \multicolumn{5}{|c|}{ Other than the above } & Setting prohibited \\
\hline
\end{tabular}

Caution Transit to initialization mode or power saving modes may take some time. Be sure to verify the success of mode change by reading the values, before proceeding.

Remark The OPMODE[2:0] bits are read-only in the CAN sleep mode or CAN stop mode.
(b)Write
\begin{tabular}{|c|l|}
\hline Set CCERC & \\
\hline 1 & CCERC bit is set to 1. \\
\hline 0 & CCERC bit is not changed. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline Set AL & Clear AL & \multicolumn{1}{c|}{ Setting of AL Bit } \\
\hline 0 & 1 & AL bit is cleared to 0. \\
\hline 1 & 0 & AL bit is set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & AL bit is not changed. \\
\hline
\end{tabular}

Figure 14-31. Format of CAN Module Control Register (C0CTRL, C1CTRL) (4/4)
\begin{tabular}{|c|ll|}
\hline Clear VALID & & Setting of VALID Bit \\
\hline 0 & VALID bit is not changed. \\
\hline 1 & VALID bit is cleared to 0. & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline \begin{tabular}{c} 
Set \\
PSMODE0
\end{tabular} & \begin{tabular}{c} 
Clear \\
PSMODE0
\end{tabular} & \multicolumn{1}{|c|}{ Setting of PSMODE0 Bit } \\
\hline 0 & 1 & PSMODE0 bit is cleared to 0. \\
\hline 1 & 0 & PSMODE bit is set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & PSMODE0 bit is not changed. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline \begin{tabular}{c} 
Set \\
PSMODE1
\end{tabular} & \begin{tabular}{c} 
Clear \\
PSMODE1
\end{tabular} & \multicolumn{1}{|c|}{ Setting of PSMODE1 Bit } \\
\hline 0 & 1 & PSMODE1 bit is cleared to 0. \\
\hline 1 & 0 & PSMODE1 bit is set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & PSMODE1 bit is not changed. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline \begin{tabular}{c} 
Set \\
OPMODE0
\end{tabular} & \begin{tabular}{c} 
Clear \\
OPMODE0
\end{tabular} & \multicolumn{1}{|c|}{ Setting of OPMODE0 Bit } \\
\hline 0 & 1 & OPMODE0 bit is cleared to 0. \\
\hline 1 & 0 & OPMODE0 bit is set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & OPMODE0 bit is not changed. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline \begin{tabular}{c} 
Set \\
OPMODE1
\end{tabular} & \begin{tabular}{c} 
Clear \\
OPMODE1
\end{tabular} & \multicolumn{1}{c|}{ Setting of OPMODE1 Bit } \\
\hline 0 & 1 & OPMODE1 bit is cleared to 0. \\
\hline 1 & 0 & OPMODE1 bit is set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & OPMODE1 bit is not changed. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline \begin{tabular}{c} 
Set \\
OPMODE2
\end{tabular} & \begin{tabular}{c} 
Clear \\
OPMODE2
\end{tabular} & \multicolumn{1}{|c|}{ Setting of OPMODE2 Bit } \\
\hline 0 & 1 & OPMODE2 bit is cleared to 0. \\
\hline 1 & 0 & OPMODE2 bit is set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & OPMODE2 bit is not changed. \\
\hline
\end{tabular}
(8) CAN module last error code register (COLEC, C1LEC)

The COLEC, C1LEC register provides the error information of the CAN protocol.

Figure 14-32. Format of CAN Module Last Error Code Register (COLEC, C1LEC)

Address: F05E2H (C0LEC), F0392H (C1LEC) After reset: 00H R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline COLEC, & 0 & 0 & 0 & 0 & 0 & LEC2 & LEC1 & LECO \\
\hline
\end{tabular}

Remarks 1. The contents of the COLEC, C1LEC register are not cleared when the CAN module changes from an operation mode to the initialization mode.
2. If an attempt is made to write a value other than 00 H to the COLEC, C1LEC register by software, the access is ignored.
\begin{tabular}{|c|c|c|l|}
\hline LEC2 & LEC1 & LEC0 & \multicolumn{1}{|c|}{ Last CAN Protocol Error Information } \\
\hline 0 & 0 & 0 & No error \\
\hline 0 & 0 & 1 & Stuff error \\
\hline 0 & 1 & 0 & Form error \\
\hline 0 & 1 & 1 & ACK error \\
\hline 1 & 0 & 0 & \begin{tabular}{l} 
Bit error (The CAN module tried to transmit a recessive-level bit as part of \\
a transmit message (except the arbitration field), but the value on the CAN \\
bus is a dominant-level bit.)
\end{tabular} \\
\hline 1 & 0 & 1 & \begin{tabular}{l} 
Bit error (The CAN module tried to transmit a dominant-level bit as part of \\
a transmit message, ACK bit, error frame, or overload frame, but the value \\
on the CAN bus is a recessive-level bit.)
\end{tabular} \\
\hline 1 & 1 & 0 & CRC error \\
\hline 1 & 1 & 1 & Undefined \\
\hline
\end{tabular}

\section*{(9) CAN module information register (COINFO, C1INFO)}

The COINFO, C1INFO register indicates the status of the CAN module.

Figure 14-33. Format of CAN Module Information Register (COINFO, C1INFO)

Address: F05E3H (C0INFO), F0393H (C1INFO) After reset: 00H R
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline COINFO, & 0 & 0 & 0 & BOFF & TECS1 & TECSO & RECS1 & RECSO \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline BOFF & Bus-off State Bit \\
\hline 0 & Not bus-off state (transmit error counter \(\leq 255\) ) (The value of the transmit counter is less than 256.) \\
\hline 1 & Bus-off state (transmit error counter \(>255\) ) (The value of the transmit counter is 256 or more.) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline TECS1 & TECS0 & \multicolumn{1}{|c|}{ Transmission Error Counter Status Bit } \\
\hline 0 & 0 & The value of the transmission error counter is less than that of the warning level (<96). \\
\hline 0 & 1 & The value of the transmission error counter is in the range of the warning level (96 to 127). \\
\hline 1 & 0 & Undefined \\
\hline 1 & 1 & \begin{tabular}{l} 
The value of the transmission error counter is in the range of the error passive or bus-off \\
state \((\geq 128)\).
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline RECS1 & RECS0 & \multicolumn{1}{|c|}{ Reception Error Counter Status Bit } \\
\hline 0 & 0 & The value of the reception error counter is less than that of the warning level (<96). \\
\hline 0 & 1 & The value of the reception error counter is in the range of the warning level (96 to 127). \\
\hline 1 & 0 & Undefined \\
\hline 1 & 1 & The value of the reception error counter is in the error passive range ( \(\geq 128)\). \\
\hline
\end{tabular}
(10) CAN module error counter register (COERC, C1ERC)

The C0ERC, C1ERC register indicates the count value of the transmission/reception error counter.

Figure 14-34. Format of CAN Module Error Counter Register (C0ERC, C1ERC)

Address: F05E4H (C0ERC), F0394H (C1ERC) After reset: 0000H R
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{\begin{tabular}{l}
COERC, \\
C1ERC
\end{tabular}} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline & REPS & REC6 & REC5 & REC4 & REC3 & REC2 & REC1 & RECO \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & TEC7 & TEC6 & TEC5 & TEC4 & TEC3 & TEC2 & TEC1 & TECO \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline REPS & \multicolumn{1}{|c|}{ Reception error passive status bit } \\
\hline 0 & Reception error counter is not error passive \((<128)\) \\
\hline 1 & Reception error counter is error passive range \((\geq 128)\) \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline REC6-REC0 & \multicolumn{1}{|c|}{ Reception Error Counter Bit } \\
\hline \(0-127\) & \begin{tabular}{l} 
Number of reception errors. These bits reflect the status of the reception error counter. \\
The number of errors is defined by the CAN protocol.
\end{tabular} \\
\hline
\end{tabular}

Remark REC [6:0] of the reception error counter are invalid in the reception error passive state (RECS [1:0] = 11B).
\begin{tabular}{|c|l|}
\hline TEC7-TEC0 & \multicolumn{1}{|c|}{ Transmission Error Counter Bit } \\
\hline \(0-255\) & \begin{tabular}{l} 
Number of transmission errors. These bits reflect the status of the transmission error \\
counter. The number of errors is defined by the CAN protocol.
\end{tabular} \\
\hline
\end{tabular}

Remark TEC [7:0] of the transmission error counter are invalid in the bus-off state (BOFF = 1).
(11) CAN module interrupt enable register (COIE, C1IE)

The COIE, C1IE register is used to enable or disable the interrupts of the CAN module.

Figure 14-35. Format of CAN Module Interrupt Enable Register (COIE, C1IE) (1/2)

Address: F05E6H (COIE), F0396H (C1IE) After reset: 0000H R/W
(a) Read
\begin{tabular}{cc|c|c|c|c|c|c|c|} 
& \multicolumn{2}{c}{15} & 14 & 13 & 12 & 11 & 10 & 9 \\
\hline & COIE, \\
C1IE
\end{tabular} \begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0 & CIE5 & CIE4 & CIE3 & CIE2 & CIE1 & CIE0 \\
\hline
\end{tabular}
(b) Write
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\[
\begin{aligned}
& \text { COIE, } \\
& \text { C1IIE }
\end{aligned}
\]} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline & 0 & 0 & \begin{tabular}{l}
Set \\
CIE5
\end{tabular} & \[
\begin{gathered}
\text { Set } \\
\text { CIE4 }
\end{gathered}
\] & \begin{tabular}{l}
Set \\
CIE3
\end{tabular} & \begin{tabular}{l}
Set \\
CIE2
\end{tabular} & \begin{tabular}{l}
Set \\
CIE1
\end{tabular} & \[
\begin{gathered}
\text { Set } \\
\text { CIEO }
\end{gathered}
\] \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & 0 & 0 & \begin{tabular}{l}
Clear \\
CIE5
\end{tabular} & \[
\begin{aligned}
& \text { Clear } \\
& \text { CIE4 }
\end{aligned}
\] & \begin{tabular}{l}
Clear \\
CIE3
\end{tabular} & Clear
CIE2 & Clear
CIE1 & Clear
CIEO \\
\hline
\end{tabular}
(a) Read
\begin{tabular}{|c|l|}
\hline CIE5-CIE0 & \multicolumn{1}{|c|}{ CAN Module Interrupt Enable Bit } \\
\hline 0 & \begin{tabular}{l} 
Output of the interrupt corresponding to interrupt status register COINTS, C1INTS [5:0] \\
bits is disabled.
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
Output of the interrupt corresponding to interrupt status register COINTS, C1INTS [5:0] \\
bits is enabled.
\end{tabular} \\
\hline
\end{tabular}
(b) Write
\begin{tabular}{|c|c|l|}
\hline Set CIE5 & Clear CIE5 & \multicolumn{1}{c|}{ Setting of CIE5 Bit } \\
\hline 0 & 1 & CIE5 bit is cleared to 0. \\
\hline 1 & 0 & CIE5 bit is set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & CIE5 bit is not changed. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline Set CIE4 & Clear CIE4 & \multicolumn{1}{|c|}{ Setting of CIE4 Bit } \\
\hline 0 & 1 & CIE4 bit is cleared to 0. \\
\hline 1 & 0 & CIE4 bit is set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & CIE4 bit is not changed. \\
\hline
\end{tabular}

Figure 14-35. Format of CAN Module Interrupt Enable Register (COIE, C1IE) (2/2)
\begin{tabular}{|c|c|l|}
\hline Set CIE3 & Clear CIE3 & \multicolumn{1}{|c|}{ Setting of CIE3 Bit } \\
\hline 0 & 1 & CIE3 bit is cleared to 0. \\
\hline 1 & 0 & CIE3 bit is set to 1. \\
\hline \multicolumn{2}{|r|}{ Other than the above } & CIE3 bit is not changed. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline Set CIE2 & Clear CIE2 & \multicolumn{1}{|c|}{ Setting of CIE2 Bit } \\
\hline 0 & 1 & CIE2 bit is cleared to 0. \\
\hline 1 & 0 & CIE2 bit is set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & CIE2 bit is not changed. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline Set CIE1 & Clear CIE1 & \multicolumn{1}{|c|}{ Setting of CIE1 Bit } \\
\hline 0 & 1 & CIE1 bit is cleared to 0. \\
\hline 1 & 0 & CIE1 bit is set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & CIE1 bit is not changed. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline Set CIEO & Clear CIEO & \multicolumn{1}{|c|}{ Setting of CIEO Bit } \\
\hline 0 & 1 & CIEO bit is cleared to 0. \\
\hline 1 & 0 & CIEO bit is set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & CIEO bit is not changed. \\
\hline
\end{tabular}
(12) CAN module interrupt status register (COINTS, C1INTS)

The COINTS, C1INTS register indicates the interrupt status of the CAN module.
Figure 14-36. Format of CAN Module Interrupt Status Register (COINTS, C1INTS)

Address: F05E8H (C0INTS), F0398H (C1INTS) After reset: 0000H R/W
(a) Read

COINTS,
\begin{tabular}{cccc|c|c|c|c|c|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0 & CINTS5 & CINTS4 & CINTS3 & CINTS2 & CINTS1 & CINTS0 \\
\hline
\end{tabular}
(b) Write
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline \multirow[t]{3}{*}{COINTS, C1INTS} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & 0 & 0 & \begin{tabular}{l}
Clear \\
CINTS5
\end{tabular} & Clear CINTS4 & \begin{tabular}{l}
Clear \\
CINTS3
\end{tabular} & Clear CINTS2 & Clear CINTS1 & Clear CINTSO \\
\hline
\end{tabular}
(a) Read
\begin{tabular}{|c|l|}
\hline CINTS5-CINTS0 & \multicolumn{1}{|c|}{ CAN Interrupt Status Bit } \\
\hline 0 & No related interrupt source event is pending. \\
\hline 1 & A related interrupt source event is pending. \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline Interrupt Status Bit & \multicolumn{1}{|c|}{ Related Interrupt Source Event } \\
\hline CINTS5 & Wakeup interrupt from CAN sleep mode \({ }^{\text {Note }}\) \\
\hline CINTS4 & Arbitration loss interrupt \\
\hline CINTS3 & CAN protocol error interrupt \\
\hline CINTS2 & CAN error status interrupt \\
\hline CINTS1 & Interrupt on completion of reception of valid message frame to message buffer m \\
\hline CINTS0 & Interrupt on normal completion of transmission of message frame from message buffer m \\
\hline
\end{tabular}

Note The CINTS5 bit is set only when the CAN module is woken up from the CAN sleep mode by a CAN bus operation. The CINTS5 bit is not set when the CAN sleep mode has been released by software.
(b) Write
\begin{tabular}{|c|l|}
\hline \begin{tabular}{c} 
Clear \\
CINTS5-CINTS0
\end{tabular} & \multicolumn{1}{c|}{ Setting of CINTS5 to CINTS0 Bits } \\
\hline 0 & CINTS5 to CINTS0 bits are not changed. \\
\hline 1 & CINTS5 to CINTS0 bits are cleared to 0. \\
\hline
\end{tabular}

Caution Please clear the status bit of this register with software when the confirmation of each status is necessary in the interrupt processing, because these bits are not cleared automatically.

\section*{(13) CAN module bit rate prescaler register (COBRP, C1BRP)}

The C0BRP, C1BRP register is used to select the CAN protocol layer basic clock (fte). The communication baud rate is set to the COBTR, C1BTR register.

Figure 14-37. Format of CAN Module Bit Rate Prescaler Register (COBRP, C1BRP) Address: F05EAH (C0BRP), F039AH (C1BRP) After reset: FFH R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline COBRP, C1BRP & TQPRS 7 & TQPRS6 & TQPRS5 & TQPRS4 & TQPRS3 & TQPRS2 & TQPRS1 & TQPRS0 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline TQPRS7-TQPRS0 & \multicolumn{1}{c|}{ CAN Protocol Layer Basic System Clock (fTQ) } \\
\hline 0 & fcanmod/1 \\
\hline 1 & fcanmod/2 \\
\hline\(:\) & \(:\) \\
\hline n & fcanmod/(n+1) \\
\hline\(:\) & \(:\) \\
\hline 255 & fcanmod/256 (default value) \\
\hline
\end{tabular}

Figure 14-38. CAN Global Clock


Caution The \(\mathrm{Cr}_{\mathrm{P}} \mathrm{BRP}\) register can be write-accessed only in the initialization mode.

Remark fcan: Clock supplied to CAN (fmain)
fcanmod: CAN module system clock
ftQ: CAN protocol layer basic system clock

\section*{(14) CAN module bit rate register (C0BTR, C1BTR)}

The C0BTR, C1BTR register is used to control the data bit time of the communication baud rate.

Figure 14-39. Format of CAN Module Bit Rate Register (COBTR, C1BTR) (1/2)

Address: F05ECH (C0BTR), F039CH (C1BTR) After reset: 370FH R/W

COBTR,
C1BTR
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\multicolumn{1}{c}{15} & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline 0 & 0 & SJW1 & SJW0 & 0 & TSEG22 & TSEG21 & TSEG20 \\
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0 & 0 & 0 & TSEG13 & TSEG12 & TSEG11 & TSEG10 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline SJW1 & SJW0 & \\
\hline 0 & 0 & 1TQ \\
\hline 0 & 1 & 2TQ \\
\hline 1 & 0 & 3TQ \\
\hline 1 & 1 & 4TQ (default value) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|l|}
\hline TSEG22 & TSEG21 & TSEG20 & \\
\hline 0 & 0 & 0 & 1 Length of time segment 2 \\
\hline 0 & 0 & 1 & \(2 T Q\) \\
\hline 0 & 1 & 0 & \(3 T Q\) \\
\hline 0 & 1 & 1 & \(4 T Q\) \\
\hline 1 & 0 & 0 & \(5 T Q\) \\
\hline 1 & 0 & 1 & \(6 T Q\) \\
\hline 1 & 1 & 0 & \(7 T Q\) \\
\hline 1 & 1 & 8TQ (default value) \\
\hline
\end{tabular}

Figure 14-39. Format of CAN Module Bit Rate Register (COBTR, C1BTR) (2/2)
\begin{tabular}{|c|c|c|c|c|}
\hline TSEG13 & TSEG12 & TSEG11 & TSEG10 & Length of time segment 1 \\
\hline 0 & 0 & 0 & 0 & Setting prohibited \\
\hline 0 & 0 & 0 & 1 & 2TQ \({ }^{\text {Note }}\) \\
\hline 0 & 0 & 1 & 0 & \(3 T Q^{\text {Note }}\) \\
\hline 0 & 0 & 1 & 1 & 4TQ \\
\hline 0 & 1 & 0 & 0 & 5TQ \\
\hline 0 & 1 & 0 & 1 & 6TQ \\
\hline 0 & 1 & 1 & 0 & 7TQ \\
\hline 0 & 1 & 1 & 1 & 8TQ \\
\hline 1 & 0 & 0 & 0 & 9TQ \\
\hline 1 & 0 & 0 & 1 & 10TQ \\
\hline 1 & 0 & 1 & 0 & 11TQ \\
\hline 1 & 0 & 1 & 1 & 12TQ \\
\hline 1 & 1 & 0 & 0 & 13TQ \\
\hline 1 & 1 & 0 & 1 & 14TQ \\
\hline 1 & 1 & 1 & 0 & 15TQ \\
\hline 1 & 1 & 1 & 1 & 16TQ (default value) \\
\hline
\end{tabular}

Note This setting must not be made when the C0BRP, C1BRP register \(=00 \mathrm{H}\).

Remark \(T Q=1 / \mathrm{ftQ}\) (ftq: CAN protocol layer basic system clock)

Figure 14-40. Data Bit Time


\section*{(15) CAN module last in-pointer register (COLIPT, C1LIPT)}

The C0LIPT, C1LIPT register indicates the number of the message buffer in which a data frame or a remote frame was last stored.

Figure 14-41. Format of CAN Module Last In-pointer Register (C0LIPT, C1LIPT)

Address: F05EEH (COLIPT), F039EH (C1LIPT) After reset: Undefined \(\quad \mathrm{R}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline COLIPT, & LIPT7 & LIPT6 & LIPT5 & LIPT4 & LIPT3 & LIPT2 & LIPT1 & LIPT0 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline LIPT7-LIPT0 & \multicolumn{1}{|c|}{ Last In-Pointer Register (COLIPT, C1LIPT) } \\
\hline 0 to 15 & \begin{tabular}{l} 
When the C0LIPT, C1LIPT register is read, the contents of the element indexed by the \\
last in-pointer (LIPT) of the receive history list are read. These contents indicate the \\
number of the message buffer in which a data frame or a remote frame was last stored.
\end{tabular} \\
\hline
\end{tabular}

Remark The read value of the C0LIPT, C1LIPT register is undefined if a data frame or a remote frame has never been stored in the message buffer. If the RHPM bit of the CORGPT, C1RGPT register is set to 1 after the CAN module has changed from the initialization mode to an operation mode, therefore, the read value of the COLIPT, C1LIPT register is undefined.
(16) CAN module receive history list register (CORGPT, C1RGPT)

The C0RGPT, C1RGPT register is used to read the receive history list.

Figure 14-42. Format of CAN Module Receive History List Register (CORGPT, C1RGPT) (1/2)

\author{
Address: F05F0H (C0RGPT), F03A0H (C1RGPT) After reset: xx02H R/W
}
(a) Read

CORGPT,
C1RGPT
\begin{tabular}{cc|c|c|c|c|c|c|c|}
15 & \multicolumn{1}{c}{14} & 13 & 12 & 11 & \multicolumn{2}{c}{10} & \multicolumn{2}{c|}{9} \\
\hline RGPT7 & RGPT6 & RGPT5 & RGPT4 & RGPT3 & RGPT2 & RGPT1 & RGPT0 \\
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & RHPM & ROVF \\
\hline
\end{tabular}
(b) Write

CORGPT,
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & \begin{tabular}{c} 
Clear \\
ROVF
\end{tabular} \\
\hline
\end{tabular}
(a) Read
\begin{tabular}{|c|l|}
\hline RGPT7-RGPT0 & \multicolumn{1}{|c|}{ Receive History List Get Pointer } \\
\hline 0 to 15 & \begin{tabular}{l} 
When the C0RGPT, C1RGPT register is read, the contents of the element indexed by \\
the receive history list get pointer (RGPT) of the receive history list are read. These \\
contents indicate the number of the message buffer in which a data frame or a remote \\
frame has been stored.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline \begin{tabular}{c} 
RHPM \\
Note
\end{tabular} & \multicolumn{1}{c|}{ Receive History List Pointer Match } \\
\hline 0 & The receive history list has at least one message buffer number that has not been read. \\
\hline 1 & The receive history list has no message buffer numbers that has not been read. \\
\hline
\end{tabular}

Note The read value of RGPT0 to RGPT7 is invalid when RHPM \(=1\).
\begin{tabular}{|c|l|}
\hline ROVF \(^{\text {Note }}\) & \multicolumn{1}{c|}{ Receive History List Overflow Bit } \\
\hline 0 & \begin{tabular}{l} 
All the message buffer numbers that have not been read are preserved. All the numbers of the \\
message buffer in which a new data frame or remote frame has been received and stored are \\
recorded to the receive history list (the receive history list has a vacant element).
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
At least 23 entries have been stored since the host processor has serviced the RHL last time (i.e. \\
read CORGPT, C1RGPT). The first 22 entries are sequentially stored while the last entry can have \\
been overwritten whenever newly received message is stored because all buffer numbers are \\
stored at position LIPT-1 when ROVF bit is set. Thus the sequence of receptions can not be \\
recovered completely now.
\end{tabular} \\
\hline
\end{tabular}

Note If ROVF is set, RHPM is no longer cleared on message storage, but RHPM is still set, if all entries of CORGPT, C1RGPT are read by software.

Figure 14-42. Format of CAN Module Receive History List Register (CORGPT, C1RGPT) (2/2)
(b) Write
\begin{tabular}{|c|l|}
\hline Clear ROVF & \\
\hline 0 & ROVF bit is not changed. \\
\hline 1 & ROVF bit is cleared to 0. \\
\hline
\end{tabular}

\section*{(17) CAN module last out-pointer register (C0LOPT, C1LOPT)}

The C0LOPT, C1LOPT register indicates the number of the message buffer to which a data frame or a remote frame was transmitted last.

Figure 14-43. Format of CAN Module Last Out-pointer Register (COLOPT, C1LOPT)

Address: F05F2H (C0LOPT), F03A2H (C1LOPT) After reset: Undefined R
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline COLOPT & LOPT7 & LOPT6 & LOPT5 & LOPT4 & LOPT3 & LOPT2 & LOPT1 & LOPT0 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline LOPT7-LOPTO & \multicolumn{1}{|c|}{ Last Out-Pointer of Transmit History List (LOPT) } \\
\hline 0 to 15 & \begin{tabular}{l} 
When the COLOPT, C1LOPT register is read, the contents of the element indexed by the \\
last out-pointer (LOPT) of the receive history list are read. These contents indicate the \\
number of the message buffer to which a data frame or a remote frame was transmitted \\
last.
\end{tabular} \\
\hline
\end{tabular}

Remark The value read from the COLOPT, C1LOPT register is undefined if a data frame or remote frame has never been transmitted from a message buffer. If the THPM bit is set to 1 after the CAN module has changed from the initialization mode to an operation mode, therefore, the read value of the C0LOPT, C1LOPT register is undefined.
(18) CAN module transmit history list register (C0TGPT, C1TGPT)

The C0TGPT, C1TGPT register is used to read the transmit history list.
Figure 14-44. Format of CAN Module Transmit History List Register (COTGPT, C1TGPT) (1/2)

\author{
Address: F05F4H (C0TGPT), F03A4H (C1TGPT) After reset: xx02H R/W
}
(a) Read

\section*{COTGPT} C1TGPT
\begin{tabular}{|c|c|c|c|c|c|c|c|}
15 & 14 & 13 & 12 & 11 & \multicolumn{1}{c}{10} & \multicolumn{2}{c}{9} \\
\hline TGPT7 & TGPT6 & TGPT5 & TGPT4 & TGPT3 & TGPT2 & TGPT1 & TGPT0 \\
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & THPM & TOVF \\
\hline
\end{tabular}
(b) Write
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
COTGPT, \\
C1TGPT
\end{tabular}} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & 0 & 0 & 0 & 0 & 0 & 0 & 0 & Clear TOVF \\
\hline
\end{tabular}
(a) Read
\begin{tabular}{|c|l|}
\hline TGPT7-TGPT0 & \multicolumn{1}{|c|}{ Transmit History List Read Pointer } \\
\hline 0 to 15 & \begin{tabular}{l} 
When the C0TGPT, C1TGPT register is read, the contents of the element indexed by \\
the read pointer (TGPT) of the transmit history list are read. These contents indicate the \\
number of the message buffer to which a data frame or a remote frame was transmitted \\
last.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline THPM \(^{\text {Note }}\) & \multicolumn{1}{c|}{ Transmit History Pointer Match } \\
\hline 0 & The transmit history list has at least one message buffer number that has not been read. \\
\hline 1 & The transmit history list has no message buffer number that has not been read. \\
\hline
\end{tabular}

Note The read value of TGPT0 to TGPT7 is invalid when THPM \(=1\).
\begin{tabular}{|c|l|}
\hline TOVF & \multicolumn{1}{c|}{ Transmit History List Overflow Bit } \\
\hline 0 & \begin{tabular}{l} 
All the message buffer numbers that have not been read are preserved. All the numbers \\
of the message buffers to which a new data frame or remote frame has been transmitted \\
are recorded to the transmit history list (the transmit history list has a vacant element).
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
At least 7 entries have been stored since the host processor has serviced the THL last \\
time (i.e. read C0TGPT, C1TGPT). The first 6 entries are sequentially stored while the \\
last entry can have been overwritten whenever a message is newly transmitted because \\
all buffer numbers are stored at position LOPT-1 when TOVF bit is set. Thus the \\
sequence of transmissions can not be recovered completely now.
\end{tabular} \\
\hline
\end{tabular}

Note If TOVF is set, THPM is no longer cleared on message transmission, but THPM is still set, if all entries of CTGPT are read by software.

Remark Transmission from message buffer 0 to 7 is not recorded to the transmit history list in the normal operation mode with ABT.

Figure 14-44. Format of CAN Module Transmit History List Register (C0TGPT, C1TGPT) (2/2)
(b) Write
\begin{tabular}{|c|l|}
\hline Clear TOVF & \\
\hline 0 & TOVF bit is not changed. \\
\hline 1 & TOVF bit is cleared to 0. \\
\hline
\end{tabular}
(19) CAN module time stamp register (C0TS, C1TS)

The C0TS, C1TS register is used to control the time stamp function.

Figure 14-45. Format of CAN Module Time Stamp Register (COTS, C1TS) (1/2)

Address: F05F6H (C0TS), F03A6H (C1TS) After reset: 0000H R/W
(a) Read

COTS,
C1TS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0 & 0 & 0 & 0 & TSLOCK & TSSEL & TSEN \\
\hline
\end{tabular}
(b) Write

COTS,
C1TS
\begin{tabular}{cc|c|c|c|c|c|c|c|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline 0 & 0 & 0 & 0 & 0 & \begin{tabular}{c} 
Set \\
TSLOCK
\end{tabular} & \begin{tabular}{c} 
Set \\
TSSEL
\end{tabular} & \begin{tabular}{c} 
Set \\
TSEN
\end{tabular} \\
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0 & 0 & 0 & 0 & \begin{tabular}{c} 
Clear \\
TSLOCK
\end{tabular} & \begin{tabular}{c} 
Clear \\
TSSEL
\end{tabular} & \begin{tabular}{c} 
Clear \\
TSEN
\end{tabular} \\
\hline
\end{tabular}

Remark The lock function of the time stamp function must not be used when the CAN module is in the normal operation mode with ABT.
(a) Read
\begin{tabular}{|c|l|}
\hline TSLOCK & \multicolumn{1}{c|}{ Time Stamp Lock Function Enable Bit } \\
\hline 0 & \begin{tabular}{l} 
Time stamp lock function stopped. \\
The TSOUT signal is toggled each time the selected time stamp capture event occurs.
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
Time stamp lock function enabled. \\
The TSOUT signal is toggled each time the selected time stamp capture event occurs. \\
However, the TSOUT output signal is locked when a data frame has been correctly \\
received to message buffer \(0^{\text {Note }}\).
\end{tabular} \\
\hline
\end{tabular}

Note The TSEN bit is automatically cleared to 0 .

Figure 14-45. Format of CAN Module Time Stamp Register (COTS, C1TS) (2/2)
\begin{tabular}{|c|l|}
\hline TSSEL & \multicolumn{1}{|c|}{ Time Stamp Capture Event Selection Bit } \\
\hline 0 & The time stamp capture event is SOF. \\
\hline 1 & The time stamp capture event is the last bit of EOF. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline TSEN & \multicolumn{1}{|c|}{ TSOUT Signal Operation Setting Bit } \\
\hline 0 & Disable TSOUT signal toggle operation. \\
\hline 1 & Enable TSOUT signal toggle operation. \\
\hline
\end{tabular}

Remark The signal TSOUT is output from the CAN macro to a timer resource, depending on implementation. Refer to CHAPTER 6 TIMER ARRAY UNIT.
(b) Write
\begin{tabular}{|c|c|l|}
\hline Set TSLOCK & Clear TSLOCK & \multicolumn{1}{|c|}{ Setting of TSLOCK Bit } \\
\hline 0 & 1 & TSLOCK bit is cleared to 0. \\
\hline 1 & 0 & TSLOCK bit is set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & TSLOCK bit is not changed. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline Set TSSEL & Clear TSSEL & \multicolumn{1}{|c|}{ Setting of TSSEL Bit } \\
\hline 0 & 1 & TSSEL bit is cleared to 0. \\
\hline 1 & 0 & TSSEL bit is set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & TSSEL bit is not changed. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline Set TSEN & Clear TSEN & \multicolumn{1}{|c|}{ Setting of TSEN Bit } \\
\hline 0 & 1 & TSEN bit is cleared to 0. \\
\hline 1 & 0 & TSEN bit is set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & TSEN bit is not changed. \\
\hline
\end{tabular}
(20) CAN message data byte register (C0MDBxm, C1MDBxm) ( \(x=0\) to 7), (C1MDBzm) ( \(z=01,23,45,67\) )

The C0MDBxm, C1MDBxm, C1MDBzm registers are used to store the data of a transmit/receive message. The C0MDBxm, C1MDBxm registers can access in 8 -bit units. The C1MDBzm registers can access the C0MDBxm, C1MDBxm registers in 16-bit units.

Figure 14-46. Format of CAN Message Data Byte Register (C0MDBxm, C1MDBxm) ( \(\mathrm{x}=0\) to 7 ), (C1MDBzm) (z = 01, 23, 45, 67) (1/2)

Address: See Table 14-16 After reset: Undefined R/W
- C0MDBxm, C1MDBxm Register
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[t]{2}{*}{COMDBOm, C1MDB0m} & MDATA07 & MDATA06 & MDATA05 & MDATA04 & MDATA03 & MDATA02 & MDATA01 & MDATA00 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[t]{2}{*}{C0MDB1m, C1MDB1m} & MDATA17 & MDATA16 & MDATA15 & MDATA14 & MDATA13 & MDATA12 & MDATA11 & MDATA10 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[t]{2}{*}{C0MDB2m, C1MDB2m} & MDATA27 & MDATA26 & MDATA25 & MDATA24 & MDATA23 & MDATA22 & MDATA21 & MDATA20 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[t]{2}{*}{COMDB3m, C1MDB3m} & MDATA37 & MDATA36 & MDATA35 & MDATA34 & MDATA33 & MDATA32 & MDATA31 & MDATA30 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[t]{2}{*}{COMDB4m, C1MDB4m} & MDATA47 & MDATA46 & MDATA45 & MDATA44 & MDATA43 & MDATA42 & MDATA41 & MDATA40 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[t]{2}{*}{C0MDB5m, C1MDB5m} & MDATA57 & MDATA56 & MDATA55 & MDATA54 & MDATA53 & MDATA52 & MDATA51 & MDATA50 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[t]{2}{*}{C0MDB6m, C1MDB6m} & MDATA67 & MDATA66 & MDATA65 & MDATA64 & MDATA63 & MDATA62 & MDATA61 & MDATA60 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline COMDB7m, C1MDB7m & MDATA77 & MDATA76 & MDATA75 & MDATA74 & MDATA73 & MDATA72 & MDATA71 & MDATA70 \\
\hline
\end{tabular}

Figure 14-46. Format of CAN Message Data Byte Register (C0MDBxm, C1MDBxm) ( \(x=0\) to 7 ), (C1MDBzm) (z = 01, 23, 45, 67) (2/2)
- C1MDBzm Register
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{4}{*}{C0MDB01m, C1MDB01m} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline & \begin{tabular}{l}
MDATA \\
0115
\end{tabular} & MDATA 0114 & \begin{tabular}{l}
MDATA \\
0113
\end{tabular} & MDATA
\[
0112
\] & \begin{tabular}{l}
MDATA \\
0111
\end{tabular} & MDATA 0110 & MDATA 019 & MDATA
\[
018
\] \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & MDATA017 & MDATA016 & MDATA015 & MDATA014 & MDATA013 & MDATA012 & MDATA011 & MDATA010 \\
\hline \multirow{4}{*}{COMDB23m, C1MDB23m} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline & MDATA 2315 & MDATA 2314 & MDATA 2313 & MDATA
\[
2312
\] & MDATA 2311 & MDATA
\[
2310
\] & MDATA 239 & MDATA 238 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & MDATA237 & MDATA236 & MDATA235 & MDATA234 & MDATA233 & MDATA232 & MDATA231 & MDATA230 \\
\hline
\end{tabular}
\begin{tabular}{cccc|c|c|c|c|c|c|c|} 
& 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\begin{tabular}{l} 
COMDB45m, \\
C1MDB45m
\end{tabular} & \begin{tabular}{c} 
MDATA \\
4515
\end{tabular} & \begin{tabular}{c} 
MDATA \\
4514
\end{tabular} & \begin{tabular}{c} 
MDATA \\
4513
\end{tabular} & \begin{tabular}{c} 
MDATA \\
4512
\end{tabular} & \begin{tabular}{c} 
MDATA \\
4511
\end{tabular} & \begin{tabular}{c} 
MDATA \\
4510
\end{tabular} & \begin{tabular}{c} 
MDATA \\
459
\end{tabular} & \begin{tabular}{c} 
MDATA \\
458
\end{tabular} \\
\cline { 2 - 10 } & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
& MDATA457 & MDATA456 & MDATA455 & MDATA454 & MDATA453 & MDATA452 & MDATA451 & MDATA450 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline \multirow[t]{3}{*}{C0MDB67m, C1MDB67m} & MDATA
\[
6715
\] & MDATA
\[
6714
\] & \begin{tabular}{l}
MDATA \\
6713
\end{tabular} & MDATA
\[
6712
\] & MDATA
\[
6711
\] & MDATA
\[
6710
\] & MDATA
\[
679
\] & \begin{tabular}{l}
MDATA \\
678
\end{tabular} \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & MDATA677 & MDATA676 & MDATA675 & MDATA674 & MDATA673 & MDATA672 & MDATA671 & MDATA670 \\
\hline
\end{tabular}

Remark \(\mathrm{m}=0\) to 15
(21) CAN message data length register \(m\) (COMDLCm, C1MDLCm)

The COMDLCm, C1MDLCm register is used to set the number of bytes of the data field of a message buffer.

Figure 14-47. Format of CAN Message Data Length Register m (COMDLCm, C1MDLCm)

Address: See Table 14-16 After reset: 0000xxxxB R/W

\begin{tabular}{|c|c|c|c|c|}
\hline MDLC3 & MDLC2 & MDLC1 & MDLC0 & Data Length Of Transmit/Receive Message \\
\hline 0 & 0 & 0 & 0 & 0 bytes \\
\hline 0 & 0 & 0 & 1 & 1 byte \\
\hline 0 & 0 & 1 & 0 & 2 bytes \\
\hline 0 & 0 & 1 & 1 & 3 bytes \\
\hline 0 & 1 & 0 & 0 & 4 bytes \\
\hline 0 & 1 & 0 & 1 & 5 bytes \\
\hline 0 & 1 & 1 & 0 & 6 bytes \\
\hline 0 & 1 & 1 & 1 & 7 bytes \\
\hline 1 & 0 & 0 & 0 & 8 bytes \\
\hline 1 & 0 & 0 & 1 & \multirow[t]{7}{*}{\begin{tabular}{l}
Setting prohibited \\
(If these bits are set during transmission, 8-byte data is transmitted regardless of the set DLC value when a data frame is transmitted. However, the DLC actually transmitted to the CAN bus is the DLC value set to this register.) \({ }^{\text {Note }}\)
\end{tabular}} \\
\hline 1 & 0 & 1 & 0 & \\
\hline 1 & 0 & 1 & 1 & \\
\hline 1 & 1 & 0 & 0 & \\
\hline 1 & 1 & 0 & 1 & \\
\hline 1 & 1 & 1 & 0 & \\
\hline 1 & 1 & 1 & 1 & \\
\hline
\end{tabular}

Note The data and DLC value actually transmitted to CAN bus are as follows.
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Type of Transmit Frame } & \multicolumn{1}{|c|}{ Length of Transmit Data } & \multirow{2}{*}{ DLC Transmitted } \\
\hline Data frame & \begin{tabular}{l} 
Number of bytes specified by DLC \\
(However, 8 bytes if DLC \(\geq 8\) )
\end{tabular} & MDLC[3:0] \\
\cline { 1 - 2 } Remote frame & 0 bytes & \\
\hline
\end{tabular}

Cautions 1. Be sure to set bits \(\mathbf{7}\) to \(\mathbf{4} 0000 \mathrm{~B}\).
2. Receive data is stored in as many C0MDBxm, C1MDBxm as the number of bytes (however, the upper limit is 8 ) corresponding to DLC of the received frame. COMDBxm, C1MDBxm in which no data is stored is undefined.

Remark \(\mathrm{m}=0\) to 15

\section*{(22) CAN message configuration register (COMCONFm, C1MCONFm)}

The C0MCONFm, C1MCONFm register is used to specify the type of the message buffer and to set a mask.

Figure 14-48. Format of CAN Message Configuration Register (COMCONFm, C1MCONFm) (1/2)

Address: See Table 14-16 After reset: Undefined R/W
\begin{tabular}{c|c|c|ccc|c|c|c|c|} 
& 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \begin{tabular}{l} 
COMCONFm, \\
C1MCONFm
\end{tabular} & OWS & RTR & MT2 & MT1 & MT0 & 0 & 0 & MA0 \\
\cline { 2 - 9 } &
\end{tabular}
\begin{tabular}{|c|l|}
\hline OWS & \multicolumn{1}{|c|}{ Overwrite Control Bit } \\
\hline 0 & \begin{tabular}{l} 
The message buffer that has already received a data frame \({ }^{\text {Note }}\) is not overwritten by a newly \\
received data frame. The newly received data frame is discarded.
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
The message buffer that has already received a data frame \\
dote \\
dis overwritten by a newly received
\end{tabular} \\
\hline
\end{tabular}

Note The "message buffer that has already received a data frame" is a receive message buffer whose DN bit has been set to 1 .

Remark A remote frame is received and stored, regardless of the setting of OWS bit and DN bit. A remote frame that satisfies the other conditions (ID matches, \(R T R=0, T R Q=0\) ) is always received and stored in the corresponding message buffer (interrupt generated, DN flag set, MDLC [3:0] bits updated, and recorded to the receive history list).
\begin{tabular}{|c|ll|}
\hline RTR & \multicolumn{2}{c|}{ Remote Frame Request Bit \(^{\text {Note }}\)} \\
\hline 0 & Transmit a data frame. & \\
\hline 1 & Transmit a remote frame. & \\
\hline
\end{tabular}

Note The RTR bit specifies the type of message frame that is transmitted from a message buffer defined as a transmit message buffer. Even if a valid remote frame has been received, RTR of the transmit message buffer that has received the frame remains cleared to 0 . Even if a remote frame whose ID matches has been received from the CAN bus with the RTR bit of the transmit message buffer set to 1 to transmit a remote frame, that remote frame is not received or stored (interrupt generated, DN flag set, MDLC [3:0] bits updated, and recorded to the receive history list).
\begin{tabular}{|c|c|c|l|}
\hline MT2 & MT1 & MT0 & \multicolumn{1}{|c|}{ Message Buffer Type Setting Bit } \\
\hline 0 & 0 & 0 & Transmit message buffer \\
\hline 0 & 0 & 1 & Receive message buffer (no mask setting) \\
\hline 0 & 1 & 0 & Receive message buffer (mask 1 set) \\
\hline 0 & 1 & 1 & Receive message buffer (mask 2 set) \\
\hline 1 & 0 & 0 & Receive message buffer (mask 3 set) \\
\hline 1 & 0 & 1 & Receive message buffer (mask 4 set) \\
\hline \multicolumn{6}{|l|}{} \\
\hline \multicolumn{5}{l|}{ Other than the above } & Setting prohibited \\
\hline
\end{tabular}

Remark \(\mathrm{m}=0\) to 15

Figure 14-48. Format of CAN Message Configuration Register (COMCONFm, C1MCONFm) (2/2)
\begin{tabular}{|c|ll|}
\hline MA0 & & Message Buffer Assignment Bit \\
\hline 0 & Message buffer not used. & \\
\hline 1 & Message buffer used. & \\
\hline
\end{tabular}

Caution Be sure to write 0 to bits 2 and 1 .

Remark \(\mathrm{m}=0\) to 15
(23) CAN message ID register \(m\) (COMIDLm, C1MIDLm and COMIDHm, C1MIDHm)

The COMIDLm, C1MIDLm and C0MIDHm, C1MIDHm registers are used to set an identifier (ID).

Figure 14-49. Format of CAN Message ID Register \(m\) (COMIDLm, C1MIDLm and C0MIDHm, C1MIDHm)

Address: See Table 14-16 After reset: Undefined R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline \multirow[t]{3}{*}{COMIDLm, C1MIDLm} & ID15 & ID14 & ID13 & ID12 & ID11 & ID10 & ID9 & ID8 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & ID7 & ID6 & ID5 & ID4 & ID3 & ID2 & ID1 & ID0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{COMIDHm, C1MIDHm} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline & IDE & 0 & 0 & ID28 & ID27 & ID26 & ID25 & ID24 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & ID23 & ID22 & ID21 & ID20 & ID19 & ID18 & ID17 & ID16 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline IDE & \multicolumn{1}{|c|}{ Format Mode Specification Bit } \\
\hline 0 & Standard format mode (ID28 to ID18: 11 bits) \({ }^{\text {Note }}\) \\
\hline 1 & Extended format mode (ID28 to ID0: 29 bits) \\
\hline
\end{tabular}

Note The ID17 to ID0 bits are not used.
\begin{tabular}{|c|l|}
\hline ID28 to ID0 & \multicolumn{1}{c|}{ Message ID } \\
\hline ID28 to ID18 & Standard ID value of 11 bits (when IDE \(=0\) ) \\
\hline ID28 to ID0 & Extended ID value of 29 bits (when IDE \(=1\) ) \\
\hline
\end{tabular}

Cautions 1. Be sure to write 0 to bits 14 and 13 of the C0MIDHm, C1MIDHm register.
2. Be sure to align the ID value according to the given bit positions into this registers. Note that for standard ID, the ID value must be shifted to fit into ID28 to ID11 bit positions.

Remark \(\mathrm{m}=0\) to 15
(24) CAN message control register \(m\) (COMCTRLm, C1MCTRLm)

The C0MCTRLm, C1MCTRLm register is used to control the operation of the message buffer.

Figure 14-50. Format of CAN Message Control Register m (C0MCTRLm, C1MCTRLm) (1/3)

Address: See Table 14-16. After reset: \(00 \times 00000\) R/W
000xx000B
(a) Read
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline \multirow[t]{3}{*}{COMCTRLm, C1MCTRLm} & 0 & 0 & MUC & 0 & 0 & 0 & 0 & 0 \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & 0 & 0 & 0 & MOW & IE & DN & TRQ & RDY \\
\hline
\end{tabular}
(b) Write
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{COMCTRLm, C1MCTRLm} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline & 0 & 0 & 0 & 0 & \begin{tabular}{l}
Set \\
IE
\end{tabular} & 0 & \[
\begin{gathered}
\text { Set } \\
\text { TRQ }
\end{gathered}
\] & \[
\begin{gathered}
\text { Set } \\
\text { RDY }
\end{gathered}
\] \\
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & 0 & 0 & 0 & Clear MOW & Clear IE & \[
\begin{gathered}
\text { Clear } \\
\text { DN }
\end{gathered}
\] & \[
\begin{aligned}
& \text { Clear } \\
& \text { TRQ }
\end{aligned}
\] & \[
\begin{aligned}
& \text { Clear } \\
& \text { RDY }
\end{aligned}
\] \\
\hline
\end{tabular}
(a) Read
\begin{tabular}{|c|l|}
\hline MUC \(^{\text {Note }}\) & \multicolumn{1}{c|}{ Message Buffer Data Updating Bit } \\
\hline 0 & The CAN module is not updating the message buffer (reception and storage). \\
\hline 1 & The CAN module is updating the message buffer (reception and storage). \\
\hline
\end{tabular}

Note The MUC bit is undefined until the first reception and storage is performed.
\begin{tabular}{|c|l|}
\hline MOW & \multicolumn{1}{c|}{ Message Buffer Overwrite Status Bit } \\
\hline 0 & The message buffer is not overwritten by a newly received data frame. \\
\hline 1 & The message buffer is overwritten by a newly received data frame. \\
\hline
\end{tabular}

Remark MOW bit is not set to 1 even if a remote frame is received and stored in the transmit message buffer with \(\mathrm{DN}=1\).
\begin{tabular}{|c|l|}
\hline IE & \multicolumn{1}{|c|}{ Message Buffer Interrupt Request Enable Bit } \\
\hline 0 & \begin{tabular}{l} 
Receive message buffer: Valid message reception completion interrupt disabled. \\
Transmit message buffer: Normal message transmission completion interrupt disabled.
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
Receive message buffer: Valid message reception completion interrupt enabled. \\
Transmit message buffer: Normal message transmission completion interrupt enabled.
\end{tabular} \\
\hline
\end{tabular}

Remark \(\mathrm{m}=0\) to 15

Figure 14-50. Format of CAN Message Control Register m (COMCTRLm, C1MCTRLm) (2/3)
\begin{tabular}{|c|l|}
\hline DN & \multicolumn{1}{|c|}{ Message Buffer Data Updating Bit } \\
\hline 0 & A data frame or remote frame is not stored in the message buffer. \\
\hline 1 & A data frame or remote frame is stored in the message buffer. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline TRQ & \multicolumn{1}{|c|}{ Message Buffer Transmission Request Bit } \\
\hline 0 & No message frame transmitting request that is pending or being transmitted is in the message buffer. \\
\hline 1 & \begin{tabular}{l} 
The message buffer is holding transmission of a message frame pending or is transmitting a \\
message frame.
\end{tabular} \\
\hline
\end{tabular}

Caution Do not set the TRQ bit and the RDY bit (1) at the same time. Set the RDY bit (1) before setting the TRQ bit.
\begin{tabular}{|c|l|}
\hline RDY & \multicolumn{1}{|c|}{ Message Buffer Ready Bit } \\
\hline 0 & \begin{tabular}{l} 
The message buffer can be written by software. The CAN module cannot write to the message \\
buffer.
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
Writing the message buffer by software is ignored (except a write access to the RDY, TRQ, DN, and \\
MOW bits). The CAN module can write to the message buffer.
\end{tabular} \\
\hline
\end{tabular}

Cautions1. Do not clear the RDY bit (0) during message transmission. Follow the transmission abort process about clearing the RDY bit (0) for redefinition of the message buffer.
2. Clear again when RDY bit is not cleared even if this bit is cleared.
3. Be sure that RDY is cleared before writing to the message buffer registers. Perform this confirmation by reading back the RDY bit. However, setting the TRQ bit, clearing the DN bit, setting the RDY bit or clearing the MOW bit of the C0MCTRLm, C1MCTRLm register need not be confirmed.
(b) Write
\begin{tabular}{|c|l|}
\hline Clear MOW & \\
\hline 0 & MOW bit is not changed. \\
\hline 1 & MOW bit is cleared to 0. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline Set IE & Clear IE & \multicolumn{1}{|l|}{ Setting of IE Bit } \\
\hline 0 & 1 & IE bit is cleared to 0. \\
\hline 1 & 0 & IE bit is set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & IE bit is not changed. \\
\hline
\end{tabular}

Caution Set IE bit and RDY bit always separately.
\begin{tabular}{|c|l|}
\hline Clear DN & \\
\hline 0 & DN bit is not changed. \\
\hline 1 & DN bit is cleared to 0. \\
\hline
\end{tabular}

Caution Do not set the DN bit to 1 by software. Be sure to write 0 to bit 10.

Remark \(\mathrm{m}=0\) to 15

Figure 14-50. Format of CAN Message Control Register m (C0MCTRLm, C1MCTRLm) (3/3)
\begin{tabular}{|c|c|l|}
\hline Set TRQ & Clear TRQ & \multicolumn{1}{c|}{ Setting of TRQ Bit } \\
\hline 0 & 1 & TRQ bit is cleared to 0. \\
\hline 1 & 0 & TRQ bit is set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & TRQ bit is not changed. \\
\hline
\end{tabular}

Caution While receiving a message from another node or transmitting the messages, there is a possibility of not to begin immediately the transmission even if the TRQ bit is set to 1.
The transmission is not aborted even if the TRQ bit is cleared to 0 . The transmission is continued if a message is currently being transmitted and until the transmission is completed (successfully or not).
\begin{tabular}{|c|c|l|}
\hline Set RDY & Clear RDY & \multicolumn{1}{c|}{ Setting of RDY Bit } \\
\hline 0 & 1 & RDY bit is cleared to 0. \\
\hline 1 & 0 & RDY bit is set to 1. \\
\hline \multicolumn{2}{|c|}{ Other than the above } & RDY bit is not changed. \\
\hline
\end{tabular}

Caution Set IE bit and RDY bit always separately.

Remark \(\mathrm{m}=0\) to 15

\section*{(25) Serial communication pin select register1 (STSEL1)}

The STSEL1 register is used to switch the input source to the timer array unit and the CAN communication pins.
This register can be read or written in 1-bits unit or 8-bit units.
The STSEL1 register can be used to select which set of CTxD, CRxD pins provided at two different ports to use.

Figure 14-51. Format of Serial Communication Pin Select Register1 (STSEL1)

\begin{tabular}{|c|c|c|}
\hline \multirow{2}{*}{ SCANO } & \multicolumn{2}{|c|}{ Communication pin selection of aFCANO } \\
\cline { 2 - 4 } & CTxD0 & CRxD0 \\
\hline 0 & P71 & P70 \\
\hline 1 & P00 & P01 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|l|}
\hline \multirow{2}{*}{ SCAN1 } & \multicolumn{2}{|c|}{ Communication pin selection of aFCAN1 } \\
\cline { 2 - 3 } & \multicolumn{1}{|c|}{ CTxD1 } & CRxD1 \\
\hline 0 & P62 & P63 \\
\hline 1 & P134 & P135 \\
\hline
\end{tabular}

\section*{(26) Port mode registers 0, 6, 7, 13 (PM0, PM6, PM7, PM13)}

The PM0, PM6, PM7 and PM13 registers are used to set ports \(0,6,7\) and 13 to input or output in 1-bit units. When using the P00/CTxD0 or P71/CTxD0 pins for serial data output, clear the PM00 or PM71 bits to "0", and set the output latches of P00 or P71 to "1". When using the P62/CTxD1 or P134/CTxD1 pins for serial data output, clear the PM62 or PM134 bits to " 0 ", and set the output latches of P62 or P134 to " 1 ".
When using the P01/CRxD0 or P70/CRxD0 pins for serial data input, set the PM01 or PM70 bits to " 1 ". At this time, the output latches of P01 or P70 may be "0" or " 1 ". When using the P63/CRxD1 or P135/CRxD1 pins for serial data input, set the PM63 or PM135 bits to " 1 ". At this time, the output latches of P63 or P135 may be " 0 " or " 1 ". The PM1, PM6, PM7, PM13 registers can be set by using a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets these registers to FFH.

Caution The serial data output and serial data input are provided at two ports per channel. Select either port by using the corresponding register.

Remark The pins mounted depend on the product. See 1.4 Pin Configuration and 2.1 Pin Function List.

Figure 14-52. Format of Port Mode Registers 0, 6, 7, 13 (PM0, PM6, PM7, PM13)
\begin{tabular}{l} 
Address: FFF20H After reset: FFH R/W \\
\begin{tabular}{c} 
Symbol \\
PM0 \\
PM0 \\
\cline { 2 - 10 }
\end{tabular} PM07 \\
\cline { 2 - 10 }
\end{tabular}

Address: FFF26H After reset: FFH R/W
\begin{tabular}{cc|c|c|c|c|c|c|c|} 
Symbol & \multicolumn{4}{c}{7} & 6 & 5 & 4 & 2 \\
0 \\
PM6 & 1 & PM66 & PM65 & PM64 & PM63 & PM62 & PM61 & PM60 \\
\cline { 2 - 9 } & &
\end{tabular}

Address: FFF27H After reset: FFH R/W
\left.\begin{tabular}{cc|c|c|c|c|c|c|c|} 
Symbol & \multicolumn{4}{c}{7} & 6 & 5 & 4 & 3 \\
0
\end{tabular}\(\right)\)

Address: FFF2DH After reset: FFH R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline PM13 & 1 & PM136 & PM135 & PM134 & PM133 & PM132 & PM131 & 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline PMmn & \multicolumn{1}{|c|}{ PMmn pin I/O mode selection ( \(\mathrm{m}=1,6,7,13 ; \mathrm{n}=0\) to 7 ) } \\
\hline 0 & Output mode (output buffer on) \\
\hline 1 & Input mode (output buffer off) \\
\hline
\end{tabular}

\subsection*{14.8 CAN Controller Initialization}

This chapter is explaining the case of CAN channel 0 for register symbol to the example. In the case of CAN channel 1, please transpose 0 to 1, and read it (ex.: C0GMCS \(\rightarrow\) C1GMCS).

\subsection*{14.8.1 Initialization of CAN module}

Before the CAN module operation is enabled, the CAN module system clock needs to be determined by setting the CCP[3:0] bits of the COGMCS register by software. Do not change the setting of the CAN module system clock after CAN module operation is enabled.

The CAN module is enabled by setting the GOM bit of the COGMCTRL register.
For the procedure of initializing the CAN module, refer to 14.16 Operation Of CAN Controller.

\subsection*{14.8.2 Initialization of message buffer}

After the CAN module is enabled, the message buffers contain undefined values. A minimum initialization for all the message buffers, even for those not used in the application, is necessary before switching the CAN module from the initialization mode to one of the operation modes.
- Clear the RDY, TRQ, and DN bits of the COMCTRLm register to 0 .
- Clear the MAO bit of the COMCONFm register to 0 .

Remark \(\mathrm{m}=0\) to 15

\subsection*{14.8.3 Redefinition of message buffer}

Redefining a message buffer means changing the ID and control information of the message buffer while a message is being received or transmitted, without affecting other transmission/reception operations.
(1) To redefine message buffer in initialization mode

Place the CAN module in the initialization mode once and then change the ID and control information of the message buffer in the initialization mode. After changing the ID and control information, set the CAN module in an operation mode.
(2) To redefine message buffer during reception Perform redefinition as shown in Figure 14-66.
(3) To redefine message buffer during transmission

To rewrite the contents of a transmit message buffer to which a transmission request has been set, perform transmission abort processing (refer to 14.10.4 (1) Transmission abort process except for in normal operation mode with automatic block transmission (ABT) and 14.10.4 (2) Transmission abort process except for ABT transmission in normal operation mode with automatic block transmission (ABT). Confirm that transmission has been aborted or completed, and then redefine the message buffer. After redefining the transmit message buffer, set a transmission request using the procedure described below. When setting a transmission request to a message buffer that has been redefined without aborting the transmission in progress, however, the 1-bit wait time is not necessary.

Figure 14-53. Setting Transmission Request (TRQ) to Transmit Message Buffer After Redefining


Cautions1. When a message is received, reception filtering is performed in accordance with the ID and mask set to each receive message buffer. If the procedure in Figure 14-66 is not observed, the contents of the message buffer after it has been redefined may contradict the result of reception (result of reception filtering). If this happens, check that the ID and IDE received first and stored in the message buffer following redefinition are those stored after the message buffer has been redefined. If no ID and IDE are stored after redefinition, redefine the message buffer again.
2. When a message is transmitted, the transmission priority is checked in accordance with the ID, IDE, and RTR bits set to each transmit message buffer to which a transmission request was set. The transmit message buffer having the highest priority is selected for transmission. If the procedure in Figure 14-53 is not observed, a message with an ID not having the highest priority may be transmitted after redefinition.

\subsection*{14.8.4 Transition from initialization mode to operation mode}

The CAN module can be switched to the following operation modes.
- Normal operation mode
- Normal operation mode with ABT
- Receive-only mode
- Single-shot mode
- Self-test mode

Figure 14-54. Transition to Operation Modes


The transition from the initialization mode to an operation mode is controlled by the bit string OPMODE [2:0] in the COCTRL register.

Changing from one operation mode into another requires shifting to the initialization mode in between. Do not change one operation mode to another directly; otherwise the operation will not be guaranteed.

Requests for transition from the operation mode to the initialization mode are held pending when the CAN bus is not in the interframe space (i.e., frame reception or transmission is in progress), and the CAN module enters the initialization mode at the first bit in the interframe space (the value of OPMODE [2:0] are changed to 00 H ). After issuing a request to change the mode to the initialization mode, read the OPMODE [2:0] bits until their value becomes 000B to confirm that the module has entered the initialization mode (refer to Figure 14-64).

\subsection*{14.8.5 Resetting error counter COERC of CAN module}

If it is necessary to reset the CAN module error counter COERC and the CAN module information register COINFO when re-initialization or forced recovery from the bus-off state is made, set the CCERC bit of the COCTRL register to 1 in the initialization mode. When this bit is set to 1 , the CAN module error counter COERC and the CAN module information register COINFO are cleared to their default values.

\subsection*{14.9 Message Reception}

\subsection*{14.9.1 Message reception}

In all the operation modes, the complete message buffer area is analyzed to find a suitable buffer to store a newly received message. All message buffers satisfying the following conditions are included in that evaluation (RX-search process).

\section*{- Used as a message buffer}
(MAO bit of COMCONFm register set to 1B.)
- Set as a receive message buffer
(MT [2:0] bits of C0MCONFm register set to 001B, 010B, 011B, 100B, or 101B.)
- Ready for reception
(RDY bit of COMCTRLm register set to 1.)

When two or more message buffers of the CAN module receive a message, the message is stored according to the priority explained below. The message is always stored in the message buffer with the highest priority, not in a message buffer with a low priority. For example, when an unmasked receive message buffer and a receive message buffer linked to mask 1 have the same ID, the received message is not stored in the message buffer linked to mask 1, even if that message buffer has not received a message and a message has already been received in the unmasked receive message buffer. In other words, when a condition has been set to store a message in two or more message buffers with different priorities, the message buffer with the highest priority always stores the message; the message is not stored in message buffers with a lower priority. This also applies when the message buffer with the highest priority is unable to receive and store a message (i.e., when \(\mathrm{DN}=1\) indicating that a message has already been received, but rewriting is disabled because OWS = 0). In this case, the message is not actually received and stored in the candidate message buffer with the highest priority, but neither is it stored in a message buffer with a lower priority.
\begin{tabular}{|c|c|c|}
\hline Priority & \multicolumn{2}{|c|}{Storing Condition If Same ID is Set} \\
\hline \multirow[t]{2}{*}{1 (high)} & \multirow[t]{2}{*}{Unmasked message buffer} & DN \(=0\) \\
\hline & & DN = 1 and OWS = 1 \\
\hline \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{Message buffer linked to mask 1} & DN \(=0\) \\
\hline & & DN = 1 and OWS = 1 \\
\hline \multirow[t]{2}{*}{3} & \multirow[t]{2}{*}{Message buffer linked to mask 2} & DN \(=0\) \\
\hline & & DN = 1 and OWS = 1 \\
\hline \multirow[t]{2}{*}{4} & \multirow[t]{2}{*}{Message buffer linked to mask 3} & DN \(=0\) \\
\hline & & DN = 1 and OWS = 1 \\
\hline \multirow[t]{2}{*}{5(low)} & \multirow[t]{2}{*}{Message buffer linked to mask 4} & DN = 0 \\
\hline & & DN = 1 and OWS = 1 \\
\hline
\end{tabular}

Remark \(\mathrm{m}=0\) to 15

\subsection*{14.9.2 Receive Data Read}

To keep data consistency when reading CAN message buffers, perform the data reading according to Figure 14-76 to 14-78.

During message reception, the CAN module sets DN of the COMCTRLm register two times: at the beginning of the storage process of data to the message buffer, and again at the end of this storage process. During this storage process, the MUC bit of the COMCTRLm register of the message buffer is set. (Refer to Figure 14-55.)

The receive history list is also updated just before the storage process. In addition, during storage process (MUC = 1), the RDY bit of the COMCTRLm register of the message buffer is locked to avoid the coincidental data WR by CPU. Note the storage process may be disturbed (delayed) when the CPU accesses the message buffer.

Figure 14-55. DN and MUC Bit Setting Period (for Standard ID Format)


Remark \(\mathrm{m}=0\) to 15

\subsection*{14.9.3 Receive history list function}

The receive history list (RHL) function records in the receive history list the number of the receive message buffer in which each data frame or remote frame was received and stored. The RHL consists of storage elements equivalent to up to 23 messages, the last in-message pointer (LIPT) with the corresponding COLIPT register and the receive history list get pointer (RGPT) with the corresponding CORGPT register.

The RHL is undefined immediately after the transition of the CAN module from the initialization mode to one of the operation modes.

The COLIPT register holds the contents of the RHL element indicated by the value of the LIPT pointer minus 1 . By reading the COLIPT register, therefore, the number of the message buffer that received and stored a data frame or remote frame first can be checked. The LIPT pointer is utilized as a write pointer that indicates to what part of the RHL a message buffer number is recorded. Any time a data frame or remote frame is received and stored, the corresponding message buffer number is recorded to the RHL element indicated by the LIPT pointer. Each time recording to the RHL has been completed, the LIPT pointer is automatically incremented. In this way, the number of the message buffer that has received and stored a frame will be recorded chronologically.

The RGPT pointer is utilized as a read pointer that reads a recorded message buffer number from the RHL. This pointer indicates the first RHL element that the CPU has not read yet. By reading the CORGPT register by software, the number of a message buffer that has received and stored a data frame or remote frame can be read. Each time a message buffer number is read from the CORGPT register, the RGPT pointer is automatically incremented.

If the value of the RGPT pointer matches the value of the LIPT pointer, the RHPM bit (receive history list pointer match) of the CORGPT register is set to 1 . This indicates that no message buffer number that has not been read remains in the RHL. If a new message buffer number is recorded, the LIPT pointer is incremented and because its value no longer matches the value of the RGPT pointer, the RHPM bit is cleared. In other words, the numbers of the unread message buffers exist in the RHL.

If the LIPT pointer is incremented and matches the value of the RGPT pointer minus 1, the ROVF bit (receive history list overflow) of the CORGPT register is set to 1 . This indicates that the RHL is full of numbers of message buffers that have not been read. When further message reception and storing occur, the last recorded message buffer number is overwritten by the number of the message buffer that received and stored the new message. In this case, after the ROVF bit has been set (1), the recorded message buffer numbers in the RHL do not completely reflect the chronological order. However messages itself are not lost and can be located by CPU search in message buffer memory with the help of the DN bit.

Caution If the history list is in the overflow condition (ROVF is set), reading the history list contents is still possible, until the history list is empty (indicated by RHPM flag set). Nevertheless, the history list remains in the overflow condition, until ROVF is cleared by software. If ROVF is not cleared, the RHPM flag will also not be updated (cleared) upon a message storage of newly received frame. This may lead to the situation, that RHPM indicates an empty history list, although a reception has taken place, while the history list is in the overflow state (ROVF and RHPM are set).

As long as the RHL contains 23 or less entries the sequence of occurrence is maintained. If more receptions occur without reading the RHL by the host processor, complete sequence of receptions can not be recovered.

Figure 14-56. Receive History List


ROVF \(=1\) denotes that LIPT equals RGPT-1 while message buffer number stored to element indicated by LIPT-1.

\subsection*{14.9.4 Mask function}

For any message buffer, which is used for reception, the assignment to one of four global reception masks (or no mask) can be selected.

By using the mask function, the message ID comparison can be reduced by masked bits, herewith allowing the reception of several different IDs into one buffer.

While the mask function is in effect, an identifier bit that is defined to be "1" by a mask in the received message is not compared with the corresponding identifier bit in the message buffer.

However, this comparison is performed for any bit whose value is defined as " 0 " by the mask.
For example, let us assume that all messages that have a standard-format ID, in which bits ID27 to ID25 are "0" and bits ID24 and ID22 are "1", are to be stored in message buffer 14. The procedure for this example is shown below.
\(<1>\) Identifier to be stored in message buffer
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|} 
ID28 & ID27 & ID26 & ID25 & ID24 & ID23 & ID22 & ID21 & ID20 & ID19 & ID18 \\
\hline x & 0 & 0 & 0 & 1 & x & 1 & x & x & x & x \\
\hline
\end{tabular}
x = don't care
<2> Identifier to be configured in message buffer 14 (example)
(using CANO message ID registers L14 and H14 (C0MIDL14 and COMIDH14))
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline ID28 & ID27 & ID26 & ID25 & ID24 & ID23 & ID22 & ID21 & ID20 & ID19 & ID18 \\
\hline x & 0 & 0 & 0 & 1 & x & 1 & x & x & x & x \\
\hline ID17 & ID16 & ID15 & ID14 & ID13 & ID12 & ID11 & ID10 & ID9 & ID8 & ID7 \\
\hline x & x & x & x & x & x & x & x & x & x & x \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline ID6 & \multicolumn{1}{c}{ ID5 } & ID4 & ID3 & ID2 & ID1 & ID0 \\
\hline x & x & x & x & x & x & x \\
\hline
\end{tabular}

ID with ID27 to ID25 cleared to "0" and ID24 and ID22 set to "1" is registered (initialized) to message buffer 14.

Remark Message buffer 14 is set as a standard format identifier that is linked to mask 1 (MT [2:0] of C0MCONF14 register are set to 010B).
<3> Mask setting for CAN module 1 (mask 1) (Example)
(Using CANO module mask 1 registers L and H (COMASK1L and COMASK1H))

CMID28 CMID27 CMID26 CMID25 CMID24 CMID23 CMID22 CMID21 CMID20 CMID19 CMID18
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline 1 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 1 \\
\hline CMID17 & CMID16 & CMID15 & CMID14 & CMID13 & CMID12 & CMID11 & CMID10 & CMID9 & CMID8 & CMID7 \\
\hline 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline CMID6 & CMID5 & \multicolumn{1}{c}{ CMID4 } & \multicolumn{1}{c}{ CMID3 } & CMID2 & CMID1 & \multicolumn{1}{c|}{ CMID0 } \\
\hline 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}

1: Not compared (masked)
0: Compared

The CMID27 to CMID24 and CMID22 bits are cleared to "0", and CMID28, CMID23, and CMID21 to CMID0 bits are set to "1".

\subsection*{14.9.5 Multi buffer receive block function}

The multi buffer receive block (MBRB) function is used to store a block of data in two or more message buffers sequentially with no CPU interaction, by setting the same ID to two or more message buffers with the same message buffer type.

Suppose, for example, the same message buffer type is set to 5 message buffers, message buffers 10 to 14 , and the same ID is set to each message buffer. If the first message whose ID matches the ID of the message buffers is received, it is stored in message buffer 10. At this point, the DN bit of message buffer 10 is set, prohibiting overwriting the message buffer when subsequent messages are received.

If the next message with a matching ID is received, it is received and stored in message buffer 11. Each time a message with a matching ID is received, it is sequentially (in the ascending order) stored in message buffers 12, 13, and 14. Even when a data block consisting of multiple messages is received, the messages can be stored and received without overwriting the previously received matching-ID data.

Whether a data block has been received and stored can be checked by setting the IE bit of the COMCTRLm register of each message buffer. For example, if a data block consists of \(k\) messages, \(k\) message buffers are initialized for reception of the data block. The IE bit in message buffers 0 to ( \(\mathrm{k}-2\) ) is cleared to 0 (interrupts disabled), and the IE bit in message buffer \(k-1\) is set to 1 (interrupts enabled). In this case, a reception completion interrupt occurs when a message has been received and stored in message buffer k-1, indicating that MBRB has become full. Alternatively, by clearing the IE bit of message buffers 0 to ( \(k-3\) ) and setting the IE bit of message buffer \(k-2\), a warning that MBRB is about to overflow can be issued.

The basic conditions of storing receive data in each message buffer for the MBRB are the same as the conditions of storing data in a single message buffer.

Cautions 1. MBRB can be configured for each of the same message buffer types. Therefore, even if a message buffer of another MBRB whose ID matches but whose message buffer type is different has a vacancy, the received message is not stored in that message buffer, but instead discarded.
2. MBRB does not have a ring buffer structure. Therefore, after a message is stored in the message buffer having the highest number in the MBRB configuration, a newly received message will not be stored in the message buffer having the lowest message buffer number.
3. MBRB operates based on the reception and storage conditions; there are no settings dedicated to MBRB, such as function enable bits. By setting the same message buffer type and ID to two or more message buffers, MBRB is automatically configured.
4. With MBRB, "matching ID" means "matching ID after mask". Even if the ID set to each message buffer is not the same, if the ID that is masked by the mask register matches, it is considered a matching ID and the buffer that has this ID is treated as the storage destination of a message.
5. The priority between MBRBs is mentioned in 14.9.1 Message Reception.

Remark \(\mathrm{m}=0\) to 15

\subsection*{14.9.6 Remote frame reception}

In all the operation modes, when a remote frame is received, the message buffer that is to store the remote frame is searched from all the message buffers satisfying the following conditions.
- Used as a message buffer
(MAO bit of COMCONFm register set to 1B.)
- Set as a transmit message buffer
(MT [2:0] bits in COMCONFm register set to 000B)
- Ready for reception
(RDY bit of COMCTRLm register set to 1.)
- Set to transmit message
(RTR bit of COMCONFm register is cleared to 0.)
- Transmission request is not set.
(TRQ bit of COMCTRLm register is cleared to 0 .)

Upon acceptance of a remote frame, the following actions are executed if the ID of the received remote frame matches the ID of a message buffer that satisfies the above conditions.
- The MDLC [3:0] bit string in the COMDLCm register stores the received DLC value.
- COMDATA0m to COMDATA7m in the data area are not updated (data before reception is saved).
- The DN bit of the COMCTRLm register is set to 1 .
- The CINTS1 bit of the COINTS register is set to 1 (if the IE bit in the COMCTRLm register of the message buffer that receives and stores the frame is set to 1 ).
- The reception completion interrupt (INTCREC) is output (if the IE bit in the COMCTRLm register of the message buffer that receives and stores the frame is set to 1 and if the CIE1 bit of the C0IE register is set to 1 ).
- The message buffer number is recorded to the receive history list.

Caution When a message buffer is searched for receiving and storing a remote frame, overwrite control by the OWS bit of the COMCONFm register of the message buffer and the DN bit of the COMCTRLm register are not affected. The setting of OWS is ignored, and DN is set in any case.
If more than one transmit message buffer has the same ID and the ID of the received remote frame matches that ID, the remote frame is stored in the transmit message buffer with the lowest message buffer number.

Remark \(\mathrm{m}=0\) to 15

\subsection*{14.10 Message Transmission}

\subsection*{14.10.1 Message transmission}

In all the operation modes, if the TRQ bit is set to 1 in a message buffer that satisfies the following conditions, the message buffer that is to transmit a message is searched.
- Used as a message buffer
(MAO bit of COMCONFm register set to 1B.)
- Set as a transmit message buffer (MT [2:0] bits of COMCONFm register set to 000B.)
- Ready for transmission
(RDY bit of COMCTRLm register set to 1.)

The CAN system is a multi-master communication system. In a system like this, the priority of message transmission is determined based on message identifiers (IDs). To facilitate transmission processing by software when there are several messages awaiting transmission, the CAN module uses hardware to check the ID of the message with the highest priority and automatically identifies that message. This eliminates the need for software-based priority control.

Transmission priority is controlled by the identifier (ID).

Figure 14-57. Message Processing Example


After the transmit message search, the transmit message with the highest priority of the transmit message buffers that have a pending transmission request (message buffers with the TRQ bit set to 1 in advance) is transmitted.

If a new transmission request is set, the transmit message buffer with the new transmission request is compared with the transmit message buffer with a pending transmission request. If the new transmission request has a higher priority, it is transmitted, unless transmission of a message with a low priority has already started. If transmission of a message with a low priority has already started, however, the new transmission request is transmitted later. To solve this priority inversion effect, the software can perform a transmission abort request for the lower priority message. The highest priority is determined according to the following rules.
\begin{tabular}{|c|c|c|}
\hline Priority & Conditions & Description \\
\hline 1 (high) & Value of first 11 bits of ID [ID28 to ID18]: & The message frame with the lowest value represented by the first 11 bits of the ID is transmitted first. If the value of an 11-bit standard ID is equal to or smaller than the first 11 bits of a 29-bit extended ID, the 11-bit standard ID has a higher priority than message frame with the 29-bit extended ID. \\
\hline 2 & Frame type & A data frame with an 11-bit standard ID (RTR bit is cleared to 0 ) has a higher priority than a remote frame with a standard ID and a message frame with an extended ID. \\
\hline 3 & ID type & A message frame with a standard ID (IDE bit is cleared to 0 ) has a higher priority than a message frame with an extended ID. \\
\hline 4 & Value of lower 18 bits of ID [ID17 to ID0]: & If more than one transmission-pending extended ID message frame have equal values in the first 11 bits of the ID and the same frame type (equal RTR bit values), the message frame with the lowest value in the lower 18 bits of its extended ID is transmitted first. \\
\hline 5 (low) & Message buffer number & If two or more message buffers request transmission of message frames with the same ID, the message from the message buffer with the lowest message buffer number is transmitted first. \\
\hline
\end{tabular}

Remarks 1. If automatic block transmission request bit ABTTRG is set to 1 in the normal operation mode with \(A B T\), the TRQ bit is set to 1 only for one message buffer in the ABT message buffer group. If the ABT mode was triggered by ABTTRG bit, one TRQ bit is set to 1 in the ABT area (buffer 0 through 7). Beyond this TRQ bit, the application can request transmissions (set TRQ to 1) for other TX-message buffers that do not belong to the ABT area. In that case an interval arbitration process (TX-search) evaluates all TX-message buffers with TRQ bit set to 1 and chooses the message buffer that contains the highest prioritized identifier for the next transmission. If there are 2 or more identifiers that have the highest priority (i.e. identical identifiers), the message located at the lowest message buffer number is transmitted at first.
Upon successful transmission of a message frame, the following operations are performed.
- The TRQ flag of the corresponding transmit message buffer is automatically cleared to 0 .
- The transmission completion status bit CINTSO of the COINTS register is set to 1 (if the interrupt enable bit (IE) of the corresponding transmit message buffer is set to 1 ).
- An interrupt request signal INTCOTRX output (if the CIEO bit of the COIE register is set to 1 and if the interrupt enable bit (IE) of the corresponding transmit message buffer is set to 1 ).
2. When changing the contents of a transmit buffer, the RDY flag of this buffer must be cleared before updating the buffer contents. As during internal transfer actions, the RDY flag may be locked temporarily, the status of RDY must be checked by software, after changing it.
3. \(\mathrm{m}=0\) to 15

\subsection*{14.10.2 Transmit history list function}

The transmit history list (THL) function records in the transmit history list the number of the transmit message buffer from which data or remote frames have been were sent. The THL consists of storage elements equivalent to up to seven messages, the last out-message pointer (LOPT) with the corresponding COLOPT register, and the transmit history list get pointer (TGPT) with the corresponding COTGPT register.

The THL is undefined immediately after the transition of the CAN module from the initialization mode to one of the operation modes.

The COLOPT register holds the contents of the THL element indicated by the value of the LOPT pointer minus 1. By reading the COLOPT register, therefore, the number of the message buffer that transmitted a data frame or remote frame first can be checked. The LOPT pointer is utilized as a write pointer that indicates to what part of the THL a message buffer number is recorded. Any time a data frame or remote frame is transmitted, the corresponding message buffer number is recorded to the THL element indicated by the LOPT pointer. Each time recording to the THL has been completed, the LOPT pointer is automatically incremented. In this way, the number of the message buffer that has received and stored a frame will be recorded chronologically.

The TGPT pointer is utilized as a read pointer that reads a recorded message buffer number from the THL. This pointer indicates the first THL element that the CPU has not yet read. By reading the COTGPT register by software, the number of a message buffer that has completed transmission can be read. Each time a message buffer number is read from the COTGPT register, the TGPT pointer is automatically incremented

If the value of the TGPT pointer matches the value of the LOPT pointer, the THPM bit (transmit history list pointer match) of the COTGPT register is set to 1 . This indicates that no message buffer numbers that have not been read remain in the THL. If a new message buffer number is recorded, the LOPT pointer is incremented and because its value no longer matches the value of the TGPT pointer, the THPM bit is cleared. In other words, the numbers of the unread message buffers exist in the THL.

If the LOPT pointer is incremented and matches the value of the TGPT pointer minus 1, the TOVF bit (transmit history list overflow) of the COTGPT register is set to 1 . This indicates that the THL is full of message buffer numbers that have not been read. If a new message is received and stored, the message buffer number recorded last is overwritten by the number of the message buffer that transmitted its message afterwards. After the TOVF bit has been set (1), therefore, the recorded message buffer numbers in the THL do not completely reflect the chronological order. However the other transmitted messages can be found by a CPU search applied to all transmit message buffers unless the CPU has not overwritten a transmit object in one of these buffers beforehand. In total up to six transmission completions can occur without overflowing the THL.

\begin{abstract}
Caution If the history list is in the overflow condition (TOVF is set), reading the history list contents is still possible, until the history list is empty (indicated by THPM flag set). Nevertheless, the history list remains in the overflow condition, until TOVF is cleared by software. If TOVF is not cleared, the THPM flag will also not be updated (cleared) upon successful transmission of a new message. This may lead to the situation, that THPM indicates an empty history list, although a successful transmission has taken place, while the history list is in the overflow state (TOVF and THPM are set).
\end{abstract}

Remark \(\mathrm{m}=0\) to 15

Figure 14-58. Transmit History List



TOVF \(=1\) denotes that LOPT equals TGPT-1 while message buffer number stored to element indicated by LOPT-1.

\subsection*{14.10.3 Automatic block transmission (ABT)}

The automatic block transmission (ABT) function is used to transmit two or more data frames successively with no CPU interaction. The maximum number of transmit message buffers assigned to the ABT function is eight (message buffer numbers 0 to 7).

By setting OPMODE [2:0] bits of the COCTRL register to 010B, "normal operation mode with automatic block transmission function" (hereafter referred to as ABT mode) can be selected.

To issue an ABT transmission request, define the message buffers by software first. Set the MAO bit (1) in all the message buffers used for ABT, and define all the buffers as transmit message buffers by setting MT [2:0] bits to 000B. Be sure to set the ID for each message buffer for ABT even when the same ID is being used for all the message buffers. To use two or more IDs, set the ID of each message buffer by using the COMIDLm and COMIDHm registers. Set the COMDLCm and COMDATAOm to COMDATA7m registers before issuing a transmission request for the ABT function.

After initialization of message buffers for ABT is finished, the RDY bit needs to be set (1). In the ABT mode, the TRQ bit does not have to be manipulated by software.

After the data for the ABT message buffers has been prepared, set the ABTTRG bit to 1. Automatic block transmission is then started. When ABT is started, the TRQ bit in the first message buffer (message buffer 0 ) is automatically set to 1 . After transmission of the data of message buffer 0 has finished, TRQ bit of the next message buffer, message buffer 1 , is set automatically. In this way, transmission is executed successively.

A delay time can be inserted by program in the interval in which the transmission request (TRQ) is automatically set while successive transmission is being executed. The delay time to be inserted is defined by the COGMABTD register. The unit of the delay time is DBT (data bit time). DBT depends on the setting of the COBRP and COBTR registers.

Among transmit objects within the ABT-area, the priority of the transmission ID is not evaluated. The data of message buffers 0 to 7 are sequentially transmitted. When transmission of the data frame from message buffer 7 has been completed, the ABTTRG bit is automatically cleared to 0 and the ABT operation is finished.

If the RDY bit of an ABT message buffer is cleared during \(A B T\), no data frame is transmitted from that buffer, \(A B T\) is stopped, and the ABTTRG bit is cleared. After that, transmission can be resumed from the message buffer where ABT stopped, by setting the RDY and ABTTRG bits to 1 by software. To not resume transmission from the message buffer where \(A B T\) stopped, the internal \(A B T\) engine can be reset by setting the ABTCLR bit to 1 while ABT mode is stopped and ABTTRG bit is cleared to 0 . In this case, transmission is started from message buffer 0 if the ABTCLR bit is cleared to 0 and then the ABTTRG bit is set to 1 .

An interrupt can be used to check if data frames have been transmitted from all the message buffers for ABT. To do so, the IE bit of the COMCTRLm register of each message buffer except the last message buffer needs to be cleared (0).

If a transmit message buffer other than those used by the ABT function (message buffer 8 to 15) is assigned to a transmit message buffer, the message to be transmitted next is determined by the priority of the transmission ID of the ABT message buffer whose transmission is currently held pending and the transmission ID of the message buffers other than those used by the ABT function.

Transmission of a data frame from an ABT message buffer is not recorded in the transmit history list (THL).

\title{
Cautions 1. Set the ABTCLR bit to 1 while the ABTTRG bit is cleared to 0 in order to resume ABT operation at buffer No.0. If the ABTCLR bit is set to 1 while the ABTTRG bit is set to 1 , the subsequent operation is not guaranteed.
}
2. If the automatic block transmission engine is cleared by setting the ABTCLR bit to 1 , the ABTCLR bit is automatically cleared immediately after the processing of the clearing request is completed.
3. Do not set the ABTTRG bit in the initialization mode. If the ABTTRG bit is set in the initialization mode, the proper operation is not guaranteed after the mode is changed from the initialization mode to the ABT mode.
4. Do not set TRQ bit of the ABT message buffers to 1 by software in the normal operation mode with ABT. Otherwise, the operation is not guaranteed.
5. The COGMABTD register is used to set the delay time that is inserted in the period from completion of the preceding ABT message to setting of the TRQ bit for the next ABT message when the transmission requests are set in the order of message numbers for each message for ABT that is successively transmitted in the ABT mode. The timing at which the messages are actually transmitted onto the CAN bus varies depending on the status of transmission from other stations and the status of the setting of the transmission request for messages other than the ABT messages (message buffer 8 to 15).
6. If a transmission request is made for a message other than an ABT message and if no delay time is inserted in the interval in which transmission requests for \(A B T\) are automatically set (COGMABTD \(=\mathbf{0 0 H}\) ), messages other than ABT messages may be transmitted not depending on the priority of the ABT message.
7. Do not clear the RDY bit to 0 when ABTTRG \(=1\).
8. If a message is received from another node while normal operation mode with ABT is active, the TX-message from the ABT-area may be transmitted with delay of one frame although COGMABTD register was set up with 00 H .

Remark \(\mathrm{m}=0\) to 15
14.10.4 Transmission abort process
(1) Transmission abort process except for in normal operation mode with automatic block transmission (ABT)
The user can clear the TRQ bit of the COMCTRLm register to 0 to abort a transmission request. The TRQ bit will be cleared immediately if the abort was successful. Whether the transmission was successfully aborted or not can be checked using the TSTAT bit of the COCTRL register and the COTGPT register, which indicate the transmission status on the CAN bus (for details, refer to the processing in Figure 14-72).
(2) Transmission abort process except for ABT transmission in normal operation mode with automatic block transmission (ABT)
The user can clear the ABTTRG bit of the COGMABT register to 0 to abort a transmission request. After checking the ABTTRG bit of the COGMABT register \(=0\), clear the TRQ bit of the COMCTRLm register to 0 . The TRQ bit will be cleared immediately if the abort was successful. Whether the transmission was successfully aborted or not can be checked using the TSTAT bit of the COCTRL register and the COTGPT register, which indicate the transmission status on the CAN bus (for details, refer to the processing in Figure 14-74).
(3) Transmission abort process for ABT transmission in normal operation mode with automatic block transmission (ABT)
To abort ABT that is already started, clear the ABTTRG bit of the C0GMABT register to 0 . In this case, the ABTTRG bit remains 1 if an ABT message is currently being transmitted and until the transmission is completed (successfully or not), and is cleared to 0 as soon as transmission is finished. This aborts ABT.
If the last transmission (before \(A B T\) ) was successful, the normal operation mode with \(A B T\) is left with the internal ABT pointer pointing to the next message buffer to be transmitted.
In the case of an erroneous transmission, the position of the internal ABT pointer depends on the status of the TRQ bit in the last transmitted message buffer. If the TRQ bit is set to 1 when clearing the ABTTRG bit is requested, the internal \(A B T\) pointer points to the last transmitted message buffer (for details, refer to the process in Figure 14-73). If the TRQ bit is cleared to 0 when clearing the ABTTRG bit is requested, the internal ABT pointer is incremented (+1) and points to the next message buffer in the ABT area (for details, refer to the process in Figure 14-74).

\section*{Caution Be sure to abort ABT by clearing ABTTRG to 0 . The operation is not guaranteed if aborting transmission is requested by clearing RDY bit.}

When the normal operation mode with ABT is resumed after ABT has been aborted and ABTTRG bit is set to 1 , the next ABT message buffer to be transmitted can be determined from the following table.
\begin{tabular}{|c|l|l|}
\hline \begin{tabular}{c} 
Status of TRQ of \\
ABT Message \\
Buffer
\end{tabular} & Abort After Successful Transmission & Abort after erroneous transmission \\
\hline Set (1) & \begin{tabular}{l} 
Next message buffer in the ABT \\
arean
\end{tabular} & Same message buffer in the ABT area
\end{tabular}\(\quad\)\begin{tabular}{l} 
Next message buffer in the ABT \\
area
\end{tabular}

Note The above resumption operation can be performed only if a message buffer ready for ABT exists in the ABT area. For example, an abort request that is issued while ABT of message buffer 7 is in progress is regarded as completion of ABT, rather than abort, if transmission of message buffer 7 has been successfully completed, even if ABTTRG is cleared to 0 . If the RDY bit in the next message buffer in the ABT area is cleared to 0 , the internal ABT pointer is retained, but the resumption operation is not performed even if ABTTRG is set to 1 , and ABT ends immediately.

Remark \(\mathrm{m}=0\) to 15

\subsection*{14.10.5 Remote frame transmission}

Remote frames can be transmitted only from transmit message buffers. Set whether a data frame or remote frame is transmitted via the RTR bit of the COMCONFm register. Setting (1) the RTR bit sets remote frame transmission.

Remark \(\mathrm{m}=0\) to 15

\subsection*{14.11 Power Save Modes}

\subsection*{14.11.1 CAN sleep mode}

The CAN sleep mode can be used to set the CAN controller to standby mode in order to reduce power consumption. The CAN module can enter the CAN sleep mode from all operation modes. Release of the CAN sleep mode returns the CAN module to exactly the same operation mode from which the CAN sleep mode was entered.

In the CAN sleep mode, the CAN module does not transmit messages, even when transmission requests are issued or pending.

\section*{(1) Entering CAN sleep mode}

The CPU issues a CAN sleep mode transition request by writing 01B to the PSMODE [1:0] bits of the C0CTRL register.
This transition request is only acknowledged only under the following conditions.
- The CAN module is already in one of the following operation modes
- Normal operation mode
- Normal operation mode with ABT
- Receive-only mode
- Single-shot mode
- Self-test mode
- CAN stop mode in all the above operation modes
- The CAN bus state is bus idle (the 4th bit in the interframe space is recessive) \({ }^{\text {Note }}\)
- No transmission request is pending

Note If the CAN bus is fixed to dominant, the request for transition to the CAN sleep mode is held pending. Also the transition from CAN stop mode to CAN sleep mode is independent of the CAN bus state.

Remark If a sleep mode request is pending, and at the same time a message is received in a message box, the sleep mode request is not cancelled, but is executed right after message storage has been finished. This may result in aFCAN being in sleep mode, while the CPU would execute the RX interrupt routine. Therefore, the interrupt routine must check the access to the message buffers as well as reception history list registers by using the MBON flag, if sleep mode is used.

If any one of the conditions mentioned above is not met, the CAN module will operate as follows.
- If the CAN sleep mode is requested from the initialization mode, the CAN sleep mode transition request is ignored and the CAN module remains in the initialization mode.
- If the CAN bus state is not bus idle (i.e., the CAN bus state is either transmitting or receiving) when the CAN sleep mode is requested in one of the operation modes, immediate transition to the CAN sleep mode is not possible. In this case, the CAN sleep mode transition request is held pending until the CAN bus state becomes bus idle (the 4th bit in the interframe space is recessive). In the time from the CAN sleep mode request to successful transition, the PSMODE [1:0] bits remain 00B. When the module has entered the CAN sleep mode, PSMODE [1:0] bits are set to 01B.
- If a request for transition to the initialization mode and a request for transition to the CAN sleep are made at the same time while the CAN module is in one of the operation modes, the request for the initialization mode is enabled. The CAN module enters the initialization mode at a predetermined timing. At this time, the CAN sleep mode request is not held pending and is ignored.
- Even when initialization mode and sleep mode are not requested simultaneously (i.e the first request has not been granted while the second request is made), the request for initialization has priority over the sleep mode request. The sleep mode request is cancelled when the initialization mode is requested. When a pending request for initialization mode is present, a subsequent request for Sleep mode request is cancelled right at the point in time where it was submitted.
(2) Status in CAN sleep mode

The CAN module is in one of the following states after it enters the CAN sleep mode.
- The internal operating clock is stopped and the power consumption is minimized.
- The function to detect the falling edge of the CAN reception pin (CRxD) remains in effect to wake up the CAN module from the CAN bus.
- To wake up the CAN module from the CPU, data can be written to PSMODE [1:0] of the CAN module control register (COCTRL), but nothing can be written to other CAN module registers or bits.
- The CAN module registers can be read, except for COLIPT, CORGPT, COLOPT, and COTGPT.
- The CAN message buffer registers cannot be written or read.
- MBON bit of the CANO Global Control register (COGMCTRL) is cleared.
- A request for transition to the initialization mode is not acknowledged and is ignored.

\section*{(3) Releasing CAN sleep mode}

The CAN sleep mode is released by the following events.
- When the CPU writes 00B to the PSMODE [1:0] bits of the COCTRL register
- A falling edge at the CAN reception pin (CRxD) (i.e. the CAN bus level shifts from recessive to dominant)

Cautions 1. Even if the falling edge belongs to the SOF of a receive message, this message will not be received and stored. If the CPU has turned off the clock to the CAN while the CAN was in sleep mode, even subsequently the CAN sleep mode will not be released and PSMODE [1:0] will continue to be 01B unless the clock to the CAN is supplied again. In addition to this, the receive message will not be received after that.
2. If the falling edge on the CAN reception pin (CRxD) is detected in the state that the CAN clock is supplied, it is necessary to clear the PSMODEO bit by software (for details, refer to the processing in Figure 14-81).

After releasing the sleep mode, the CAN module returns to the operation mode from which the CAN sleep mode was requested and the PSMODE [1:0] bits of the COCTRL register are reset to 00B. If the CAN sleep mode is released by a change in the CAN bus state, the CINTS5 bit of the COINTS register is set to 1 , regardless of the CIE bit of the COIE register. After the CAN module is released from the CAN sleep mode, it participates in the CAN bus again by automatically detecting 11 consecutive recessive-level bits on the CAN bus. The user application has to wait until MBON = 1, before accessing message buffers again.
When a request for transition to the initialization mode is made while the CAN module is in the CAN sleep mode, that request is ignored; the CPU has to be released from sleep mode by software first before entering the initialization mode.

Caution Be aware that the release of CAN sleep mode by CAN bus event, and thus the wake up interrupt may happen at any time, even right after requesting sleep mode, if a CAN bus event occurs.

Remark \(\mathrm{m}=0\) to 15

\subsection*{14.11.2 CAN stop mode}

The CAN stop mode can be used to set the CAN controller to standby mode to reduce power consumption. The CAN module can enter the CAN stop mode only from the CAN sleep mode. Release of the CAN stop mode puts the CAN module in the CAN sleep mode.

The CAN stop mode can only be released (entering CAN sleep mode) by writing 01B to the PSMODE [1:0] bits of the COCTRL register and not by a change in the CAN bus state. No message is transmitted even when transmission requests are issued or pending.
(1) Entering CAN stop mode

A CAN stop mode transition request is issued by writing 11B to the PSMODE [1:0] bits of the COCTRL register.
A CAN stop mode request is only acknowledged when the CAN module is in the CAN sleep mode. In all other modes, the request is ignored.

Caution To set the CAN module to the CAN stop mode, the module must be in the CAN sleep mode. To confirm that the module is in the sleep mode, check that PSMODE [1:0] = 01B, and then request the CAN stop mode. If a bus change occurs at the CAN reception pin (CRxD) while this process is being performed, the CAN sleep mode is automatically released. In this case, the CAN stop mode transition request cannot be acknowledged (However, in the state that the CAN clock is supplied, it is necessary to clear the PSMODEO bit by software after a bus change occurs at the CAN reception pin (CRxD)).

\section*{(2) Status in CAN stop mode}

The CAN module is in one of the following states after it enters the CAN stop mode.
- The internal operating clock is stopped and the power consumption is minimized.
- To wake up the CAN module from the CPU, data can be written to PSMODE [1:0] of the CAN module control register (COCTRL), but nothing can be written to other CANO module registers or bits.
- The CANO module registers can be read, except for COLIPT, CORGPT, COLOPT, and COTGPT.
- The CANO message buffer registers cannot be written or read.
- MBON bit of the CANO Global Control register (COGMCTRL) is cleared.
- An initialization mode transition request is not acknowledged and is ignored.

\section*{(3) Releasing CAN stop mode}

The CAN stop mode can only be released by writing 01B to the PSMODE [1:0] bits of the C0CTRL register. After releasing the CAN stop mode, the CAN module enters the CAN sleep mode.
When the initialization mode is requested while the CAN module is in the CAN stop mode, that request is ignored; the CPU has to release the stop mode and subsequently CAN sleep mode before entering the initialization mode. It is impossible to enter the other operation mode directly from the CAN stop mode not entering the CAN sleep mode, that request is ignored.

Remark \(m=0\) to 15

\subsection*{14.11.3 Example of using power saving modes}

In some application systems, it may be necessary to place the CPU in a power saving mode to reduce the power consumption. By using the power saving mode specific to the CAN module and the power saving mode specific to the CPU in combination, the CPU can be woken up from the power saving status by the CAN bus.

Here is an example of using the power saving modes.

First, put the CAN module in the CAN sleep mode (PSMODE = 01B). Next, put the CPU in the power saving mode. If an edge transition from recessive to dominant is detected at the CAN reception pin (CRxD) in this status, the CINTS5 bit in the CAN module is set to 1 . If the CIE5 bit of the COCTRL register is set to 1 , a wakeup interrupt (INTCOWUP) is generated. The CAN module is automatically released from the CAN sleep mode (PSMODE \(=00 \mathrm{~B}\) ) and returns to the normal operation mode (However, in the state that the CAN clock is supplied, it is necessary to clear the PSMODEO bit by software after a bus change is detected at the CAN reception pin (CRxD)). The CPU, in response to INTCOWUP, can release its own power saving mode and return to the normal operation mode.

To further reduce the power consumption of the CPU, the internal clocks, including that of the CAN module, may be stopped. In this case, the operating clock supplied to the CAN module is stopped after the CAN module is put in the CAN sleep mode. Then the CPU enters a power saving mode in which the clock supplied to the CPU is stopped. If an edge transition from recessive to dominant is detected at the CAN reception pin (CRxD) in this status, the CAN module can set the CINTS5 bit to 1 and generate the wakeup interrupt (INTCOWUP) even if it is not supplied with the clock. The other functions, however, do not operate because clock supply to the CAN module is stopped, and the module remains in the CAN sleep mode. The CPU, in response to INTCOWUP, releases its power saving mode, resumes supply of the internal clocks, including the clock to the CAN module, after the oscillation stabilization time has elapsed, and starts instruction execution. The CAN module is immediately released from the CAN sleep mode when clock supply is resumed, and returns to the normal operation mode (PSMODE = 00B).

\subsection*{14.12 Interrupt Function}

The CAN module provides 6 different interrupt sources.
The occurrence of these interrupt sources is stored in interrupt status registers. Four separate interrupt request signals are generated from the six interrupt sources. When an interrupt request signal that corresponds to two or more interrupt sources is generated, the interrupt sources can be identified by using an interrupt status register. After an interrupt source has occurred, the corresponding interrupt status bit must be cleared to 0 by software.

Table 14-20. List of CAN Module Interrupt Sources
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{No.} & \multicolumn{2}{|r|}{Interrupt Status Bit} & \multicolumn{2}{|l|}{Interrupt Enable Bit} & \multirow[t]{2}{*}{\begin{tabular}{l}
Interrupt \\
Request Signal
\end{tabular}} & \multirow[t]{2}{*}{Interrupt Source Description} \\
\hline & Name & Register & Name & Register & & \\
\hline 1 & \[
\text { CINTSO }{ }^{\text {Not }}
\] & COINTS & CIEO \({ }^{\text {Note }}\) & COIE & INTCOTRX & Message frame successfully transmitted from message buffer \(m\) \\
\hline 2 & \[
\text { CINTS1 } 1^{\text {Not }}
\] & COINTS & \(\mathrm{CIE1}{ }^{\text {Note }}\) & COIE & INTCOREC & Valid message frame reception in message buffer \(m\) \\
\hline 3 & CINTS2 & COINTS & CIE2 & COIE & INTCOERR & CAN module error state interrupt (Supplement 1) \\
\hline 4 & CINTS3 & COINTS & CIE3 & COIE & & CAN module protocol error interrupt (Supplement 2) \\
\hline 5 & CINTS4 & COINTS & CIE4 & COIE & & CAN module arbitration loss interrupt \\
\hline 6 & CINTS5 & COINTS & CIE5 & COIE & INTCOWUP & CAN module wakeup interrupt from CAN sleep mode (Supplement 3) \\
\hline
\end{tabular}

Note The IE bit (message buffer interrupt enable bit) in the COMCTRLm register of the corresponding message buffer has to be set to 1 for that message buffer to participate in the interrupt generation process.

Supplements 1. This interrupt is generated when the transmission/reception error counter is at the warning level, or in the error passive or bus-off state.
2. This interrupt is generated when a stuff error, form error, ACK error, bit error, or CRC error occurs.
3. This interrupt is generated when the CAN module is woken up from the CAN sleep mode because a falling edge is detected at the CAN reception pin (CAN bus transition from recessive to dominant).

Remark \(m=0\) to 15

\subsection*{14.13 Diagnosis Functions and Special Operational Modes}

The CAN module provides a receive-only mode, single-shot mode, and self-test mode to support CAN bus diagnosis functions or the operation of specific CAN communication methods.

\subsection*{14.13.1 Receive-only mode}

The receive-only mode is used to monitor receive messages without causing any interference on the CAN bus and can be used for CAN bus analysis nodes.

For example, this mode can be used for automatic baud-rate detection. The baud rate in the CAN module is changed until "valid reception" is detected, so that the baud rates in the module match ("valid reception" means a message frame has been received in the CAN protocol layer without occurrence of an error and with an appropriate ACK between nodes connected to the CAN bus). A valid reception does not require message frames to be stored in a receive message buffer (data frames) or transmit message buffer (remote frames). The event of valid reception is indicated by setting the VALID bit of the COCTRL register (1).

Figure 14-59. CAN Module Terminal Connection in Receive-Only Mode


In the receive-only mode, no message frames can be transmitted from the CAN module to the CAN bus. Transmit requests issued for message buffers defined as transmit message buffers are held pending.

In the receive-only mode, the CAN transmission pin (CTXD) in the CAN module is fixed to the recessive level. Therefore, no active error flag can be transmitted from the CAN module to the CAN bus even when a CAN bus error is detected while receiving a message frame. Since no transmission can be issued from the CAN module, the transmission error counter TEC is never updated. Therefore, a CAN module in the receive-only mode does not enter the bus-off state.

Furthermore, ACK is not returned to the CAN bus in this mode upon the valid reception of a message frame. Internally, the local node recognizes that it has transmitted ACK. An overload frame cannot be transmitted to the CAN bus.

Caution If only two CAN nodes are connected to the CAN bus and one of them is operating in the receiveonly mode, there is no ACK on the CAN bus. Due to the missing ACK, the transmitting node will transmit an active error flag, and repeat transmitting a message frame. The transmitting node becomes error passive after transmitting the message frame 16 times (assuming that the error counter was 0 in the beginning and no other errors have occurred). After the message frame for the 17 th time is transmitted, the transmitting node generates a passive error flag. The receiving node in the receive-only mode detects the first valid message frame at this point, and the VALID bit is set to \(\mathbf{1}\) for the first time.

\subsection*{14.13.2 Single-shot mode}

In the single-shot mode, automatic re-transmission as defined in the CAN protocol is switched off (According to the CAN protocol, a message frame transmission that has been aborted by either arbitration loss or error occurrence has to be repeated without control by software.). All other behavior of single shot mode is identical to normal operation mode. Features of single shot mode can not be used in combination with normal mode with ABT.

The single-shot mode disables the re-transmission of an aborted message frame transmission according to the setting of the AL bit of the COCTRL register. When the AL bit is cleared to 0 , re-transmission upon arbitration loss and upon error occurrence is disabled. If the AL bit is set to 1 , re-transmission upon error occurrence is disabled, but re-transmission upon arbitration loss is enabled. As a consequence, the TRQ bit in a message buffer defined as a transmit message buffer is cleared to 0 by the following events.
- Successful transmission of the message frame
- Arbitration loss while sending the message frame
- Error occurrence while sending the message frame

The events arbitration loss and error occurrence can be distinguished by checking the CINTS4 and CINTS3 bits of the COINTS register respectively, and the type of the error can be identified by reading the LEC[2:0] bits of the COLEC register. Upon successful transmission of the message frame, the transmit completion interrupt bit CINTSO of the COINTS register is set to 1 . If the CIEO bit of the COIE register is set to 1 at this time, an interrupt request signal is output.

The single-shot mode can be used when emulating time-triggered communication methods (e.g. TTCAN level 1).

Caution The AL bit is only valid in Single-shot mode. It does not influence the operation of re-transmission upon arbitration loss in the other operation modes.

\subsection*{14.13.3 Self-test mode}

In the self-test mode, message frame transmission and message frame reception can be tested without connecting the CAN node to the CAN bus or without affecting the CAN bus.

In the self-test mode, the CAN module is completely disconnected from the CAN bus, but transmission and reception are internally looped back. The CAN transmission pin (CTxD) is fixed to the recessive level.

If the falling edge on the CAN reception pin (CRxD) is detected after the CAN module has entered the CAN sleep mode from the self-test mode, however, the module is released from the CAN sleep mode in the same manner as the other operation modes (However, to release the CAN sleep mode in the state that the CAN clock is supplied, it is necessary to clear the PSMODEO bit by software after the falling edge on the CAN reception pin (CRxD) is detected). To keep the module in the CAN sleep mode, use the CAN reception pin (CRxD) as a port pin.

Figure 14-60. CAN Module Terminal Connection in Self-test Mode


\subsection*{14.13.4 Receive/Transmit Operation in Each Operation Mode}

Table 14-21 shows outline of the receive/transmit operation in each operation mode.

Table 14-21. Outline of the Receive/Transmit in Each Operation Mode
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Operation \\
Mode
\end{tabular} & \begin{tabular}{l}
Transmission \\
of data/ remote frame
\end{tabular} & Transmission of ACK & Transmission of error/ overload frame & Transmission retry & Automatic Block Transmission (ABT) & Set of VALID bit & Store Data to message buffer \\
\hline Initialization Mode & No & No & No & No & No & No & No \\
\hline \begin{tabular}{l}
Normal \\
Operation \\
Mode
\end{tabular} & Yes & Yes & Yes & Yes & No & Yes & Yes \\
\hline Normal Operation Mode with ABT & Yes & Yes & Yes & Yes & Yes & Yes & Yes \\
\hline Receive-only mode & No & No & No & No & No & Yes & Yes \\
\hline \begin{tabular}{l}
Single-shot \\
Mode
\end{tabular} & Yes & Yes & Yes & No \({ }^{\text {Note } 1}\) & No & Yes & Yes \\
\hline \begin{tabular}{l}
Self-test \\
Mode
\end{tabular} & Yes \({ }^{\text {Note } 2}\) & Yes \({ }^{\text {Note } 2}\) & Yes \({ }^{\text {Note } 2}\) & Yes \({ }^{\text {Note } 2}\) & No & Yes \({ }^{\text {Note } 2}\) & Yes \({ }^{\text {Note } 2}\) \\
\hline
\end{tabular}

Notes1. When the arbitration lost occurs, control of re-transmission is possible by the AL bit of COCTRL register.
2. Each signals are not generated to outside, but generated into the CAN module.

\subsection*{14.14 Time Stamp Function}

CAN is an asynchronous, serial protocol. All nodes connected to the CAN bus have a local, autonomous clock. As a consequence, the clocks of the nodes have no relation (i.e., the clocks are asynchronous and may have different frequencies).

In some applications, however, a common time base over the network (= global time base) is needed. In order to build up a global time base, a time stamp function is used. The essential mechanism of a time stamp function is the capture of timer values triggered by signals on the CAN bus.

\subsection*{14.14.1 Time stamp function}

The CAN controller supports the capturing of timer values triggered by a specific frame. An on-chip 16-bit capture timer unit in a microcontroller system is used in addition to the CAN controller. The 16-bit capture timer unit captures the timer value according to a trigger signal (TSOUT) for capturing that is output when a data frame is received from the CAN controller. The CPU can retrieve the time of occurrence of the capture event, i.e., the time stamp of the message received from the CAN bus, by reading the captured value. TSOUT signal can be selected from the following two event sources and is specified by the TSSEL bit of the COTS register.
- SOF event (start of frame) (TSSEL = 0)
- EOF event (last bit of end of frame) (TSSEL = 1)

The TSOUT signal is enabled by setting the TSEN bit of the COTS register to 1.

Figure 14-61. Timing Diagram of Capture Signal TSOUT


TSOUT signal toggles its level upon occurrence of the selected event during data frame reception (in the above timing diagram, the SOF is used as the trigger event source). To capture a timer value by using TSOUT signal, the capture timer unit must detect the capture signal at both the rising edge and falling edge.

This time stamp function is controlled by the TSLOCK bit of the COTS register. When TSLOCK is cleared to 0 , TSOUT bit toggles upon occurrence of the selected event. If TSLOCK bit is set to 1 , TSOUT toggles upon occurrence of the selected event, but the toggle is stopped as the TSEN bit is automatically cleared to 0 as soon as the message storing to the message buffer 0 starts. This suppresses the subsequent toggle occurrence by TSOUT, so that the time stamp value toggled last (= captured last) can be saved as the time stamp value of the time at which the data frame was received in message buffer 0 .

Caution The time stamp function using TSLOCK bit is to stop toggle of TSOUT bit by receiving a data frame in message buffer 0 . Therefore, message buffer 0 must be set as a receive message buffer. Since a receive message buffer cannot receive a remote frame, toggle of TSOUT bit cannot be stopped by reception of a remote frame. Toggle of TSOUT bit does not stop when a data frame is received in a message buffer other than message buffer 0 .
For these reasons, a data frame cannot be received in message buffer 0 when the CAN module is in the normal operation mode with ABT, because message buffer 0 must be set as a transmit message buffer. In this operation mode, therefore, the function to stop toggle of TSOUT bit by TSLOCK bit cannot be used.

By switching the input source (by using TMCANO), the capture trigger signal (TSOUT of CAN Controller channel 0) can be input to channel 4 of timer array unit 1 without connecting TSOUT of CAN controller channel 0 and TI14 externally. By switching the input source (by using TMCAN1), the capture trigger signal (TSOUT of CAN Controller channel 1) can be input to channel 5 of timer array unit 1 without connecting TSOUT of CAN Controller channel 1 and TI15 externally.

Figure 14-62. Switching source of input


Remarks 1. TMCANO, TMCAN1: Bit 0, 1 of the serial communication pin selection register (STSEL1) (see Figure 14-51).
TIS140, TIS141: Bit 0, 1 of timer input selection register 11 (TIS11) (see CHAPTER 6 TIMER ARRAY UNIT).
TIS150, TIS151: Bit 2, 3 of timer input selection register 11 (TIS11) (see CHAPTER 6 TIMER ARRAY UNIT).
2. The available pins differ depending on the product. For details, see 1.4 Pin Configuration (Top View) and 2.1 Pin Function List.

\subsection*{14.15 Baud Rate Settings}

\subsection*{14.15.1 Baud rate settings}

Make sure that the settings are within the range of limit values for ensuring correct operation of the CAN controller, as follows.
(a) \(5 \mathrm{TQ} \leq \mathrm{SPT}\) (sampling point) \(\leq 17 \mathrm{TQ}\) SPT = TSEG1 + 1TQ
(b) \(8 \mathrm{TQ} \leq \mathrm{DBT}\) (data bit time) \(\leq 25 \mathrm{TQ}\) DBT = TSEG1 + TSEG2 + 1TQ = TSEG2 + SPT
(c) \(1 \mathrm{TQ} \leq\) SJW (synchronization jump width) \(\leq 4 T \mathrm{Q}\) SJW \(\leq\) DBT - SPT
(d) \(4 \mathrm{TQ} \leq \mathrm{TSEG1} \leq 16 \mathrm{TQ}\) [3 (Setting value of TSEG1 \([3: 0] \leq 15]\)
(e) \(1 \mathrm{TQ} \leq\) TSEG \(2 \leq 8 \mathrm{TQ}\) [ 0 (Setting value of TSEG2 \([2: 0] \leq 7]\)

Remark TQ = 1/fte (ftQ: CAN protocol layer basic system clock)
TSEG1 [3:0]: \(\quad\) Bits 3 to 0 of CANO bit rate register (COBTR) TSEG2 [2:0]: Bits 10 to 8 of CANO bit rate register (COBTR)

Table 14-22 shows the combinations of bit rates that satisfy the above conditions.

Table 14-22. Settable Bit Rate Combinations (1/3)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Valid Bit Rate Setting} & \multicolumn{2}{|l|}{COBTR Register Setting Value} & \multirow[t]{2}{*}{Sampling Point (Unit \%)} \\
\hline DBT Length & SYNC SEGMENT & PROP SEGMENT & PHASE SEGMENT1 & PHASE SEGMENT2 & TSEG1[3:0] & TSEG2[2:0] & \\
\hline 25 & 1 & 8 & 8 & 8 & 1111 & 111 & 68.0 \\
\hline 24 & 1 & 7 & 8 & 8 & 1110 & 111 & 66.7 \\
\hline 24 & 1 & 9 & 7 & 7 & 1111 & 110 & 70.8 \\
\hline 23 & 1 & 6 & 8 & 8 & 1101 & 111 & 65.2 \\
\hline 23 & 1 & 8 & 7 & 7 & 1110 & 110 & 69.6 \\
\hline 23 & 1 & 10 & 6 & 6 & 1111 & 101 & 73.9 \\
\hline 22 & 1 & 5 & 8 & 8 & 1100 & 111 & 63.6 \\
\hline 22 & 1 & 7 & 7 & 7 & 1101 & 110 & 68.2 \\
\hline 22 & 1 & 9 & 6 & 6 & 1110 & 101 & 72.7 \\
\hline 22 & 1 & 11 & 5 & 5 & 1111 & 100 & 77.3 \\
\hline 21 & 1 & 4 & 8 & 8 & 1011 & 111 & 61.9 \\
\hline 21 & 1 & 6 & 7 & 7 & 1100 & 110 & 66.7 \\
\hline 21 & 1 & 8 & 6 & 6 & 1101 & 101 & 71.4 \\
\hline 21 & 1 & 10 & 5 & 5 & 1110 & 100 & 76.2 \\
\hline 21 & 1 & 12 & 4 & 4 & 1111 & 011 & 81.0 \\
\hline 20 & 1 & 3 & 8 & 8 & 1010 & 111 & 60.0 \\
\hline 20 & 1 & 5 & 7 & 7 & 1011 & 110 & 65.0 \\
\hline 20 & 1 & 7 & 6 & 6 & 1100 & 101 & 70.0 \\
\hline 20 & 1 & 9 & 5 & 5 & 1101 & 100 & 75.0 \\
\hline 20 & 1 & 11 & 4 & 4 & 1110 & 011 & 80.0 \\
\hline 20 & 1 & 13 & 3 & 3 & 1111 & 010 & 85.0 \\
\hline 19 & 1 & 2 & 8 & 8 & 1001 & 111 & 57.9 \\
\hline 19 & 1 & 4 & 7 & 7 & 1010 & 110 & 63.2 \\
\hline 19 & 1 & 6 & 6 & 6 & 1011 & 101 & 68.4 \\
\hline 19 & 1 & 8 & 5 & 5 & 1100 & 100 & 73.7 \\
\hline 19 & 1 & 10 & 4 & 4 & 1101 & 011 & 78.9 \\
\hline 19 & 1 & 12 & 3 & 3 & 1110 & 010 & 84.2 \\
\hline 19 & 1 & 14 & 2 & 2 & 1111 & 001 & 89.5 \\
\hline 18 & 1 & 1 & 8 & 8 & 1000 & 111 & 55.6 \\
\hline 18 & 1 & 3 & 7 & 7 & 1001 & 110 & 61.1 \\
\hline 18 & 1 & 5 & 6 & 6 & 1010 & 101 & 66.7 \\
\hline 18 & 1 & 7 & 5 & 5 & 1011 & 100 & 72.2 \\
\hline 18 & 1 & 9 & 4 & 4 & 1100 & 011 & 77.8 \\
\hline 18 & 1 & 11 & 3 & 3 & 1101 & 010 & 83.3 \\
\hline 18 & 1 & 13 & 2 & 2 & 1110 & 001 & 88.9 \\
\hline 18 & 1 & 15 & 1 & 1 & 1111 & 000 & 94.4 \\
\hline
\end{tabular}

Table 14-22. Settable Bit Rate Combinations (2/3)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Valid Bit Rate Setting} & \multicolumn{2}{|l|}{COBTR Register Setting Value} & \multirow[t]{2}{*}{Sampling Point (Unit \%)} \\
\hline DBT Length & SYNC SEGMENT & PROP SEGMENT & PHASE SEGMENT1 & PHASE SEGMENT2 & TSEG1[3:0] & TSEG2[2:0] & \\
\hline 17 & 1 & 2 & 7 & 7 & 1000 & 110 & 58.8 \\
\hline 17 & 1 & 4 & 6 & 6 & 1001 & 101 & 64.7 \\
\hline 17 & 1 & 6 & 5 & 5 & 1010 & 100 & 70.6 \\
\hline 17 & 1 & 8 & 4 & 4 & 1011 & 011 & 76.5 \\
\hline 17 & 1 & 10 & 3 & 3 & 1100 & 010 & 82.4 \\
\hline 17 & 1 & 12 & 2 & 2 & 1101 & 001 & 88.2 \\
\hline 17 & 1 & 14 & 1 & 1 & 1110 & 000 & 94.1 \\
\hline 16 & 1 & 1 & 7 & 7 & 0111 & 110 & 56.3 \\
\hline 16 & 1 & 3 & 6 & 6 & 1000 & 101 & 62.5 \\
\hline 16 & 1 & 5 & 5 & 5 & 1001 & 100 & 68.8 \\
\hline 16 & 1 & 7 & 4 & 4 & 1010 & 011 & 75.0 \\
\hline 16 & 1 & 9 & 3 & 3 & 1011 & 010 & 81.3 \\
\hline 16 & 1 & 11 & 2 & 2 & 1100 & 001 & 87.5 \\
\hline 16 & 1 & 13 & 1 & 1 & 1101 & 000 & 93.8 \\
\hline 15 & 1 & 2 & 6 & 6 & 0111 & 101 & 60.0 \\
\hline 15 & 1 & 4 & 5 & 5 & 1000 & 100 & 66.7 \\
\hline 15 & 1 & 6 & 4 & 4 & 1001 & 011 & 73.3 \\
\hline 15 & 1 & 8 & 3 & 3 & 1010 & 010 & 80.0 \\
\hline 15 & 1 & 10 & 2 & 2 & 1011 & 001 & 86.7 \\
\hline 15 & 1 & 12 & 1 & 1 & 1100 & 000 & 93.3 \\
\hline 14 & 1 & 1 & 6 & 6 & 0110 & 101 & 57.1 \\
\hline 14 & 1 & 3 & 5 & 5 & 0111 & 100 & 64.3 \\
\hline 14 & 1 & 5 & 4 & 4 & 1000 & 011 & 71.4 \\
\hline 14 & 1 & 7 & 3 & 3 & 1001 & 010 & 78.6 \\
\hline 14 & 1 & 9 & 2 & 2 & 1010 & 001 & 85.7 \\
\hline 14 & 1 & 11 & 1 & 1 & 1011 & 000 & 92.9 \\
\hline 13 & 1 & 2 & 5 & 5 & 0110 & 100 & 61.5 \\
\hline 13 & 1 & 4 & 4 & 4 & 0111 & 011 & 69.2 \\
\hline 13 & 1 & 6 & 3 & 3 & 1000 & 010 & 76.9 \\
\hline 13 & 1 & 8 & 2 & 2 & 1001 & 001 & 84.6 \\
\hline 13 & 1 & 10 & 1 & 1 & 1010 & 000 & 92.3 \\
\hline 12 & 1 & 1 & 5 & 5 & 0101 & 100 & 58.3 \\
\hline 12 & 1 & 3 & 4 & 4 & 0110 & 011 & 66.7 \\
\hline 12 & 1 & 5 & 3 & 3 & 0111 & 010 & 75.0 \\
\hline 12 & 1 & 7 & 2 & 2 & 1000 & 001 & 83.3 \\
\hline 12 & 1 & 9 & 1 & 1 & 1001 & 000 & 91.7 \\
\hline
\end{tabular}

Table 14-22. Settable Bit Rate Combinations (3/3)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Valid Bit Rate Setting} & \multicolumn{2}{|l|}{COBTR Register Setting Value} & \multirow[t]{2}{*}{Sampling Point (Unit \%)} \\
\hline DBT Length & SYNC SEGMENT & PROP SEGMENT & PHASE SEGMENT1 & PHASE SEGMENT2 & TSEG1[3:0] & TSEG2[2:0] & \\
\hline 11 & 1 & 2 & 4 & 4 & 0101 & 011 & 63.6 \\
\hline 11 & 1 & 4 & 3 & 3 & 0110 & 010 & 72.7 \\
\hline 11 & 1 & 6 & 2 & 2 & 0111 & 001 & 81.8 \\
\hline 11 & 1 & 8 & 1 & 1 & 1000 & 000 & 90.9 \\
\hline 10 & 1 & 1 & 4 & 4 & 0100 & 011 & 60.0 \\
\hline 10 & 1 & 3 & 3 & 3 & 0101 & 010 & 70.0 \\
\hline 10 & 1 & 5 & 2 & 2 & 0110 & 001 & 80.0 \\
\hline 10 & 1 & 7 & 1 & 1 & 0111 & 000 & 90.0 \\
\hline 9 & 1 & 2 & 3 & 3 & 0100 & 010 & 66.7 \\
\hline 9 & 1 & 4 & 2 & 2 & 0101 & 001 & 77.8 \\
\hline 9 & 1 & 6 & 1 & 1 & 0110 & 000 & 88.9 \\
\hline 8 & 1 & 1 & 3 & 3 & 0011 & 010 & 62.5 \\
\hline 8 & 1 & 3 & 2 & 2 & 0100 & 001 & 75.0 \\
\hline 8 & 1 & 5 & 1 & 1 & 0101 & 000 & 87.5 \\
\hline \(7{ }^{\text {Note }}\) & 1 & 2 & 2 & 2 & 0011 & 001 & 71.4 \\
\hline \(7^{\text {Note }}\) & 1 & 4 & 1 & 1 & 0100 & 000 & 85.7 \\
\hline \(6^{\text {Note }}\) & 1 & 1 & 2 & 2 & 0010 & 001 & 66.7 \\
\hline \(6^{\text {Note }}\) & 1 & 3 & 1 & 1 & 0011 & 000 & 83.3 \\
\hline \(5^{\text {Note }}\) & 1 & 2 & 1 & 1 & 0010 & 000 & 80.0 \\
\hline \(4^{\text {Note }}\) & 1 & 1 & 1 & 1 & 0001 & 000 & 75.0 \\
\hline
\end{tabular}

Note Setting with a DBT value of 7 or less is valid only when the value of the COBRP register is other than 00 H .

Caution The values in Table 14-22 do not guarantee the operation of the network system. Thoroughly check the effect on the network system, taking into consideration oscillation errors and delays of the CAN bus and CAN transceiver.

\subsection*{14.15.2 Representative examples of baud rate settings}

Tables 14-23 and 14-24 show representative examples of baud rate setting.

Table 14-23. Representative Examples of Baud Rate Settings (fcanmod \(=\mathbf{8 M H z} \mathbf{( 1 / 2 )}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Set Baud Rate Value (Unit: kbps)} & \multirow[t]{2}{*}{Division Ratio of COBRP} & \multirow[t]{2}{*}{\begin{tabular}{l}
COBRP \\
Register Set Value
\end{tabular}} & \multicolumn{5}{|c|}{Valid Bit Rate Setting (Unit: kbps)} & \multicolumn{2}{|l|}{COBTR Register Setting Value} & \multirow[t]{2}{*}{Sampling point (Unit: \%)} \\
\hline & & & Length of DBT & SYNC SEGMENT & \[
\begin{gathered}
\text { PROP } \\
\text { SEGMENT }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { PHASE } \\
\text { SEGMENT } \\
1
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { PHASE } \\
\hline \text { SEGMENT } \\
2
\end{array}
\] & \[
\begin{gathered}
\text { TSEG1 } \\
\text { [3:0] }
\end{gathered}
\] & \[
\begin{gathered}
\text { TSEG2 } \\
{[2: 0]}
\end{gathered}
\] & \\
\hline 1000 & 1 & 00000000 & 8 & 1 & 1 & 3 & 3 & 0011 & 010 & 62.5 \\
\hline 1000 & 1 & 00000000 & 8 & 1 & 3 & 2 & 2 & 0100 & 001 & 75.0 \\
\hline 1000 & 1 & 00000000 & 8 & 1 & 5 & 1 & 1 & 0101 & 000 & 87.5 \\
\hline 500 & 1 & 00000000 & 16 & 1 & 1 & 7 & 7 & 0111 & 110 & 56.3 \\
\hline 500 & 1 & 00000000 & 16 & 1 & 3 & 6 & 6 & 1000 & 101 & 62.5 \\
\hline 500 & 1 & 00000000 & 16 & 1 & 5 & 5 & 5 & 1001 & 100 & 68.8 \\
\hline 500 & 1 & 00000000 & 16 & 1 & 7 & 4 & 4 & 1010 & 011 & 75.0 \\
\hline 500 & 1 & 00000000 & 16 & 1 & 9 & 3 & 3 & 1011 & 010 & 81.3 \\
\hline 500 & 1 & 00000000 & 16 & 1 & 11 & 2 & 2 & 1100 & 001 & 87.5 \\
\hline 500 & 1 & 00000000 & 16 & 1 & 13 & 1 & 1 & 1101 & 000 & 93.8 \\
\hline 500 & 2 & 00000001 & 8 & 1 & 1 & 3 & 3 & 0011 & 010 & 62.5 \\
\hline 500 & 2 & 00000001 & 8 & 1 & 3 & 2 & 2 & 0100 & 001 & 75.0 \\
\hline 500 & 2 & 00000001 & 8 & 1 & 5 & 1 & 1 & 0101 & 000 & 87.5 \\
\hline 250 & 2 & 00000001 & 16 & 1 & 1 & 7 & 7 & 0111 & 110 & 56.3 \\
\hline 250 & 2 & 00000001 & 16 & 1 & 3 & 6 & 6 & 1000 & 101 & 62.5 \\
\hline 250 & 2 & 00000001 & 16 & 1 & 5 & 5 & 5 & 1001 & 100 & 68.8 \\
\hline 250 & 2 & 00000001 & 16 & 1 & 7 & 4 & 4 & 1010 & 011 & 75.0 \\
\hline 250 & 2 & 00000001 & 16 & 1 & 9 & 3 & 3 & 1011 & 010 & 81.3 \\
\hline 250 & 2 & 00000001 & 16 & 1 & 11 & 2 & 2 & 1100 & 001 & 87.5 \\
\hline 250 & 2 & 00000001 & 16 & 1 & 13 & 1 & 1 & 1101 & 000 & 93.8 \\
\hline 250 & 4 & 00000011 & 8 & 1 & 3 & 2 & 2 & 0100 & 001 & 75.0 \\
\hline 250 & 4 & 00000011 & 8 & 1 & 5 & 1 & 1 & 0101 & 000 & 87.5 \\
\hline 125 & 4 & 00000011 & 16 & 1 & 1 & 7 & 7 & 0111 & 110 & 56.3 \\
\hline 125 & 4 & 00000011 & 16 & 1 & 3 & 6 & 6 & 1000 & 101 & 62.5 \\
\hline 125 & 4 & 00000011 & 16 & 1 & 5 & 5 & 5 & 1001 & 100 & 68.8 \\
\hline 125 & 4 & 00000011 & 16 & 1 & 7 & 4 & 4 & 1010 & 011 & 75.0 \\
\hline 125 & 4 & 00000011 & 16 & 1 & 9 & 3 & 3 & 1011 & 010 & 81.3 \\
\hline 125 & 4 & 00000011 & 16 & 1 & 11 & 2 & 2 & 1100 & 001 & 87.5 \\
\hline 125 & 4 & 00000011 & 16 & 1 & 13 & 1 & 1 & 1101 & 000 & 93.8 \\
\hline 125 & 8 & 00000111 & 8 & 1 & 3 & 2 & 2 & 0100 & 001 & 75.0 \\
\hline 125 & 8 & 00000111 & 8 & 1 & 5 & 1 & 1 & 0101 & 000 & 87.5 \\
\hline
\end{tabular}

Caution The values in Table 14-23 do not guarantee the operation of the network system. Thoroughly check the effect on the network system, taking into consideration oscillation errors and delays of the CAN bus and CAN transceiver.

Table 14-23. Representative Examples of Baud Rate Settings (fcanmod \(=\mathbf{8 M H z ) ( 2 / 2 )}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Set Baud \\
Rate Value \\
(Unit: kbps)
\end{tabular}} & \multirow[t]{2}{*}{Division Ratio of COBRP} & \multirow[t]{2}{*}{\begin{tabular}{l}
COBRP \\
Register Set Value
\end{tabular}} & \multicolumn{5}{|c|}{Valid Bit Rate Setting (Unit: kbps)} & \multicolumn{2}{|l|}{COBTR Register Setting Value} & \multirow[t]{2}{*}{Sampling point (Unit: \%)} \\
\hline & & & Length of DBT & SYNC SEGMENT & PROP SEGMENT & \[
\begin{gathered}
\text { PHASE } \\
\text { SEGMENT } \\
1
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { PHASE } \\
\hline \text { SEGMENT } \\
2
\end{array}
\] & \[
\begin{gathered}
\text { TSEG1 } \\
\text { [3:0] }
\end{gathered}
\] & \[
\begin{gathered}
\text { TSEG2 } \\
{[2: 0]}
\end{gathered}
\] & \\
\hline 100 & 4 & 00000011 & 20 & 1 & 7 & 6 & 6 & 1100 & 101 & 70.0 \\
\hline 100 & 4 & 00000011 & 20 & 1 & 9 & 5 & 5 & 1101 & 100 & 75.0 \\
\hline 100 & 5 & 00000100 & 16 & 1 & 7 & 4 & 4 & 1010 & 011 & 75.0 \\
\hline 100 & 5 & 00000100 & 16 & 1 & 9 & 3 & 3 & 1011 & 010 & 81.3 \\
\hline 100 & 8 & 00000111 & 10 & 1 & 3 & 3 & 3 & 0101 & 010 & 70.0 \\
\hline 100 & 8 & 00000111 & 10 & 1 & 5 & 2 & 2 & 0110 & 001 & 80.0 \\
\hline 100 & 10 & 00001001 & 8 & 1 & 3 & 2 & 2 & 0100 & 001 & 75.0 \\
\hline 100 & 10 & 00001001 & 8 & 1 & 5 & 1 & 1 & 0101 & 000 & 87.5 \\
\hline 83.3 & 4 & 00000011 & 24 & 1 & 7 & 8 & 8 & 1110 & 111 & 66.7 \\
\hline 83.3 & 4 & 00000011 & 24 & 1 & 9 & 7 & 7 & 1111 & 110 & 70.8 \\
\hline 83.3 & 6 & 00000101 & 16 & 1 & 5 & 5 & 5 & 1001 & 100 & 68.8 \\
\hline 83.3 & 6 & 00000101 & 16 & 1 & 7 & 4 & 4 & 1010 & 011 & 75.0 \\
\hline 83.3 & 6 & 00000101 & 16 & 1 & 9 & 3 & 3 & 1011 & 010 & 81.3 \\
\hline 83.3 & 6 & 00000101 & 16 & 1 & 11 & 2 & 2 & 1100 & 001 & 87.5 \\
\hline 83.3 & 8 & 00000111 & 12 & 1 & 5 & 3 & 3 & 0111 & 010 & 75.0 \\
\hline 83.3 & 8 & 00000111 & 12 & 1 & 7 & 2 & 2 & 1000 & 001 & 83.3 \\
\hline 83.3 & 12 & 00001011 & 8 & 1 & 3 & 2 & 2 & 0100 & 001 & 75.0 \\
\hline 83.3 & 12 & 00001011 & 8 & 1 & 5 & 1 & 1 & 0101 & 000 & 87.5 \\
\hline 33.3 & 10 & 00001001 & 24 & 1 & 7 & 8 & 8 & 1110 & 111 & 66.7 \\
\hline 33.3 & 10 & 00001001 & 24 & 1 & 9 & 7 & 7 & 1111 & 110 & 70.8 \\
\hline 33.3 & 12 & 00001011 & 20 & 1 & 7 & 6 & 6 & 1100 & 101 & 70.0 \\
\hline 33.3 & 12 & 00001011 & 20 & 1 & 9 & 5 & 5 & 1101 & 100 & 75.0 \\
\hline 33.3 & 15 & 00001110 & 16 & 1 & 7 & 4 & 4 & 1010 & 011 & 75.0 \\
\hline 33.3 & 15 & 00001110 & 16 & 1 & 9 & 3 & 3 & 1011 & 010 & 81.3 \\
\hline 33.3 & 16 & 00001111 & 15 & 1 & 6 & 4 & 4 & 1001 & 011 & 73.3 \\
\hline 33.3 & 16 & 00001111 & 15 & 1 & 8 & 3 & 3 & 1010 & 010 & 80.0 \\
\hline 33.3 & 20 & 00010011 & 12 & 1 & 5 & 3 & 3 & 0111 & 010 & 75.0 \\
\hline 33.3 & 20 & 00010011 & 12 & 1 & 7 & 2 & 2 & 1000 & 001 & 83.3 \\
\hline 33.3 & 24 & 00010111 & 10 & 1 & 3 & 3 & 3 & 0101 & 010 & 70.0 \\
\hline 33.3 & 24 & 00010111 & 10 & 1 & 5 & 2 & 2 & 0110 & 001 & 80.0 \\
\hline 33.3 & 30 & 00011101 & 8 & 1 & 3 & 2 & 2 & 0100 & 001 & 75.0 \\
\hline 33.3 & 30 & 00011101 & 8 & 1 & 5 & 1 & 1 & 0101 & 000 & 87.5 \\
\hline
\end{tabular}

Caution The values in Table 14-23 do not guarantee the operation of the network system. Thoroughly check the effect on the network system, taking into consideration oscillation errors and delays of the CAN bus and CAN transceiver.

Table 14-24. Representative Examples of Baud Rate Settings (fcanmod \(=\mathbf{1 6} \mathbf{~ M H z ) ( 1 / 2 )}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Set Baud \\
Rate Value \\
(Unit: kbps)
\end{tabular}} & \multirow[t]{2}{*}{Division Ratio of COBRP} & \multirow[t]{2}{*}{\begin{tabular}{l}
COBRP \\
Register \\
Set Value
\end{tabular}} & \multicolumn{5}{|c|}{Valid Bit Rate Setting (Unit: kbps)} & \multicolumn{2}{|l|}{COBTR Register Setting Value} & \multirow[t]{2}{*}{Sampling point (Unit: \%)} \\
\hline & & & Length of DBT & SYNC SEGMENT & PROP SEGMENT & \[
\begin{array}{|c|}
\hline \text { PHASE } \\
\text { SEGMENT } \\
1
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { PHASE } \\
\hline \text { SEGMENT } \\
2
\end{array}
\] & \[
\begin{aligned}
& \text { TSEG1 } \\
& {[3: 0]}
\end{aligned}
\] & \[
\begin{gathered}
\text { TSEG2 } \\
\text { [2:0] }
\end{gathered}
\] & \\
\hline 1000 & 1 & 00000000 & 16 & 1 & 1 & 7 & 7 & 0111 & 110 & 56.3 \\
\hline 1000 & 1 & 00000000 & 16 & 1 & 3 & 6 & 6 & 1000 & 101 & 62.5 \\
\hline 1000 & 1 & 00000000 & 16 & 1 & 5 & 5 & 5 & 1001 & 100 & 68.8 \\
\hline 1000 & 1 & 00000000 & 16 & 1 & 7 & 4 & 4 & 1010 & 011 & 75.0 \\
\hline 1000 & 1 & 00000000 & 16 & 1 & 9 & 3 & 3 & 1011 & 010 & 81.3 \\
\hline 1000 & 1 & 00000000 & 16 & 1 & 11 & 2 & 2 & 1100 & 001 & 87.5 \\
\hline 1000 & 1 & 00000000 & 16 & 1 & 13 & 1 & 1 & 1101 & 000 & 93.8 \\
\hline 1000 & 2 & 00000001 & 8 & 1 & 3 & 2 & 2 & 0100 & 001 & 75.0 \\
\hline 1000 & 2 & 00000001 & 8 & 1 & 5 & 1 & 1 & 0101 & 000 & 87.5 \\
\hline 500 & 2 & 00000001 & 16 & 1 & 1 & 7 & 7 & 0111 & 110 & 56.3 \\
\hline 500 & 2 & 00000001 & 16 & 1 & 3 & 6 & 6 & 1000 & 101 & 62.5 \\
\hline 500 & 2 & 00000001 & 16 & 1 & 5 & 5 & 5 & 1001 & 100 & 68.8 \\
\hline 500 & 2 & 00000001 & 16 & 1 & 7 & 4 & 4 & 1010 & 011 & 75.0 \\
\hline 500 & 2 & 00000001 & 16 & 1 & 9 & 3 & 3 & 1011 & 010 & 81.3 \\
\hline 500 & 2 & 00000001 & 16 & 1 & 11 & 2 & 2 & 1100 & 001 & 87.5 \\
\hline 500 & 2 & 00000001 & 16 & 1 & 13 & 1 & 1 & 1101 & 000 & 93.8 \\
\hline 500 & 4 & 00000011 & 8 & 1 & 3 & 2 & 2 & 0100 & 001 & 75.0 \\
\hline 500 & 4 & 00000011 & 8 & 1 & 5 & 1 & 1 & 0101 & 000 & 87.5 \\
\hline 250 & 4 & 00000011 & 16 & 1 & 3 & 6 & 6 & 1000 & 101 & 62.5 \\
\hline 250 & 4 & 00000011 & 16 & 1 & 5 & 5 & 5 & 1001 & 100 & 68.8 \\
\hline 250 & 4 & 00000011 & 16 & 1 & 7 & 4 & 4 & 1010 & 011 & 75.0 \\
\hline 250 & 4 & 00000011 & 16 & 1 & 9 & 3 & 3 & 1011 & 010 & 81.3 \\
\hline 250 & 4 & 00000011 & 16 & 1 & 11 & 2 & 2 & 1100 & 001 & 87.5 \\
\hline 250 & 8 & 00000111 & 8 & 1 & 3 & 2 & 2 & 0100 & 001 & 75.0 \\
\hline 250 & 8 & 00000111 & 8 & 1 & 5 & 1 & 1 & 0101 & 000 & 87.5 \\
\hline 125 & 8 & 00000111 & 16 & 1 & 3 & 6 & 6 & 1000 & 101 & 62.5 \\
\hline 125 & 8 & 00000111 & 16 & 1 & 7 & 4 & 4 & 1010 & 011 & 75.0 \\
\hline 125 & 8 & 00000111 & 16 & 1 & 9 & 3 & 3 & 1011 & 010 & 81.3 \\
\hline 125 & 8 & 00000111 & 16 & 1 & 11 & 2 & 2 & 1100 & 001 & 87.5 \\
\hline 125 & 16 & 00001111 & 8 & 1 & 3 & 2 & 2 & 0100 & 001 & 75.0 \\
\hline 125 & 16 & 00001111 & 8 & 1 & 5 & 1 & 1 & 0101 & 000 & 87.5 \\
\hline
\end{tabular}

Caution The values in Table 14-24 do not guarantee the operation of the network system. Thoroughly check the effect on the network system, taking into consideration oscillation errors and delays of the CAN bus and CAN transceiver.

Table 14-24. Representative Examples of Baud Rate Settings (fcanmod \(=\mathbf{1 6} \mathbf{~ M H z ) ( 2 / 2 )}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Set Baud \\
Rate Value \\
(Unit: kbps)
\end{tabular}} & \multirow[t]{2}{*}{Division Ratio of COBRP} & \multirow[t]{2}{*}{\begin{tabular}{l}
COBRP \\
Register Set Value
\end{tabular}} & \multicolumn{5}{|c|}{Valid Bit Rate Setting (Unit: kbps)} & \multicolumn{2}{|l|}{COBTR Register Setting Value} & \multirow[t]{2}{*}{Sampling point (Unit: \%)} \\
\hline & & & Length of DBT & SYNC SEGMENT & PROP SEGMENT & \[
\begin{gathered}
\text { PHASE } \\
\text { SEGMENT } \\
1
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { PHASE } \\
\hline \text { SEGMENT } \\
2
\end{array}
\] & \[
\begin{gathered}
\text { TSEG1 } \\
\text { [3:0] }
\end{gathered}
\] & \[
\begin{aligned}
& \text { TSEG2 } \\
& {[2: 0]}
\end{aligned}
\] & \\
\hline 100 & 8 & 00000111 & 20 & 1 & 9 & 5 & 5 & 1101 & 100 & 75.0 \\
\hline 100 & 8 & 00000111 & 20 & 1 & 11 & 4 & 4 & 1110 & 011 & 80.0 \\
\hline 100 & 10 & 00001001 & 16 & 1 & 7 & 4 & 4 & 1010 & 011 & 75.0 \\
\hline 100 & 10 & 00001001 & 16 & 1 & 9 & 3 & 3 & 1011 & 010 & 81.3 \\
\hline 100 & 16 & 00001111 & 10 & 1 & 3 & 3 & 3 & 0101 & 010 & 70.0 \\
\hline 100 & 16 & 00001111 & 10 & 1 & 5 & 2 & 2 & 0110 & 001 & 80.0 \\
\hline 100 & 20 & 00010011 & 8 & 1 & 3 & 2 & 2 & 0100 & 001 & 75.0 \\
\hline 83.3 & 8 & 00000111 & 24 & 1 & 7 & 8 & 8 & 1110 & 111 & 66.7 \\
\hline 83.3 & 8 & 00000111 & 24 & 1 & 9 & 7 & 7 & 1111 & 110 & 70.8 \\
\hline 83.3 & 12 & 00001011 & 16 & 1 & 7 & 4 & 4 & 1010 & 011 & 75.0 \\
\hline 83.3 & 12 & 00001011 & 16 & 1 & 9 & 3 & 3 & 1011 & 010 & 81.3 \\
\hline 83.3 & 12 & 00001011 & 16 & 1 & 11 & 2 & 2 & 1100 & 001 & 87.5 \\
\hline 83.3 & 16 & 00001111 & 12 & 1 & 5 & 3 & 3 & 0111 & 010 & 75.0 \\
\hline 83.3 & 16 & 00001111 & 12 & 1 & 7 & 2 & 2 & 1000 & 001 & 83.3 \\
\hline 83.3 & 24 & 00010111 & 8 & 1 & 3 & 2 & 2 & 0100 & 001 & 75.0 \\
\hline 83.3 & 24 & 00010111 & 8 & 1 & 5 & 1 & 1 & 0101 & 000 & 87.5 \\
\hline 33.3 & 30 & 00011101 & 24 & 1 & 7 & 8 & 8 & 1110 & 111 & 66.7 \\
\hline 33.3 & 30 & 00011101 & 24 & 1 & 9 & 7 & 7 & 1111 & 110 & 70.8 \\
\hline 33.3 & 24 & 00010111 & 20 & 1 & 9 & 5 & 5 & 1101 & 100 & 75.0 \\
\hline 33.3 & 24 & 00010111 & 20 & 1 & 11 & 4 & 4 & 1110 & 011 & 80.0 \\
\hline 33.3 & 30 & 00011101 & 16 & 1 & 7 & 4 & 4 & 1010 & 011 & 75.0 \\
\hline 33.3 & 30 & 00011101 & 16 & 1 & 9 & 3 & 3 & 1011 & 010 & 81.3 \\
\hline 33.3 & 32 & 00011111 & 15 & 1 & 8 & 3 & 3 & 1010 & 010 & 80.0 \\
\hline 33.3 & 32 & 00011111 & 15 & 1 & 10 & 2 & 2 & 1011 & 001 & 86.7 \\
\hline 33.3 & 37 & 00100100 & 13 & 1 & 6 & 3 & 3 & 1000 & 010 & 76.9 \\
\hline 33.3 & 37 & 00100100 & 13 & 1 & 8 & 2 & 2 & 1001 & 001 & 84.6 \\
\hline 33.3 & 40 & 00100111 & 12 & 1 & 5 & 3 & 3 & 0111 & 010 & 75.0 \\
\hline 33.3 & 40 & 00100111 & 12 & 1 & 7 & 2 & 2 & 1000 & 001 & 83.3 \\
\hline 33.3 & 48 & 00101111 & 10 & 1 & 3 & 3 & 3 & 0101 & 010 & 70.0 \\
\hline 33.3 & 48 & 00101111 & 10 & 1 & 5 & 2 & 2 & 0110 & 001 & 80.0 \\
\hline 33.3 & 60 & 00111011 & 8 & 1 & 3 & 2 & 2 & 0100 & 001 & 75.0 \\
\hline 33.3 & 60 & 00111011 & 8 & 1 & 5 & 1 & 1 & 0101 & 000 & 87.5 \\
\hline
\end{tabular}

Caution The values in Table 14-24 do not guarantee the operation of the network system. Thoroughly check the effect on the network system, taking into consideration oscillation errors and delays of the CAN bus and CAN transceiver.

\subsection*{14.16 Operation of CAN Controller}

The processing procedure for showing in this chapter is recommended processing procedure to operate CAN controller. Develop the program referring to recommended processing procedure in this chapter.

Remark \(\mathrm{m}=0\) to 15

Figure 14-63. Initialization


Remark OPMODE: Normal operation mode, normal operation mode with ABT, receive-only mode, singleshot mode, self-test mode

Figure 14-64. Re-initialization


Caution After setting the CAN module to the initialization mode, avoid setting the module to another operation mode immediately after. If it is necessary to immediately set the module to another operation mode, be sure to access registers other than the COCTRL and COGMCTRL registers (e.g. set a message buffer).

Remark OPMODE: Normal operation mode, normal operation mode with ABT, receive-only mode, singleshot mode, self-test mode

Figure 14-65. Message Buffer Initialization


Cautions 1. Before a message buffer is initialized, the RDY bit must be cleared.
2. Make the following settings for message buffers not used by the application.
- Clear the RDY, TRQ, and DN bits of the COMCTRLm register to 0 .
- Clear the MAO bit of the COMCONFm register to 0 .

Figure \(14-66\) shows the processing for a receive message buffer (MT [2:0] bits of COMCONFm register \(=001 \mathrm{~B}\) to 101B).

Figure 14-66. Message Buffer Redefinition


Notes 1. Confirm that a message is being received because RDY bit must be set after a message is completely received.
2. Avoid message buffer redefinition during store operation of message reception by waiting additional 4 CAN data bits.

Figure 14-67 shows the processing for a transmit message buffer during transmission (MT [2:0] bits of COMCONFm register \(=000 \mathrm{~B}\) ).

Figure 14-67. Message Buffer Redefinition during Transmission


Figure 14-68 shows the processing for a transmit message buffer (MT [2:0] bits of COMCONFm register \(=000 \mathrm{~B}\) ).

Figure 14-68. Message Transmit Processing


Cautions1. The TRQ bit should be set after the RDY bit is set.
2. The RDY bit and TRQ bit should not be set at the same time.

Figure 14-69 shows the processing for a transmit message buffer (MT [2:0] bits of COMCONFm register \(=000 \mathrm{~B}\) ).

Figure 14-69. ABT Message Transmit Processing


Caution The ABTTRG bit should be set to 1 after the TSTAT bit is cleared to 0 . Checking the TSTAT bit and setting the ABTTRG bit to 1 must be processed continuously.

Remark This processing (normal operation mode with ABS) can only be applied to message buffers 0 to 7 . For message buffers other than the ABT message buffers, refer to Figure 14-68.

Figure 14-70. Transmission via Interrupt (Using COLOPT register)


Cautions1. The TRQ bit should be set after the RDY bit is set.
2. The RDY bit and TRQ bit should not be set at the same time.

Remark Also check the MBON flag at the beginning and at the end of the interrupt routine, in order to check the access to the message buffers as well as TX history list registers, in case a pending sleep mode had been executed. If MBON is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after MBON is set again.

It is recommended to cancel any sleep mode requests, before processing TX interrupts.

Figure 14-71. Transmit via Interrupt (Using COTGPT register)


\section*{Cautions1. The TRQ bit should be set after the RDY bit is set.}

\section*{2. The RDY bit and TRQ bit should not be set at the same time.}

Remarks 1. Also check the MBON flag at the beginning and at the end of the interrupt routine, in order to check the access to the message buffers as well as TX history list registers, in case a pending sleep mode had been executed. If MBON is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after MBON is set again. It is recommended to cancel any sleep mode requests, before processing TX interrupts.
2. If TOVF was set once, the transmit history list is inconsistent. Consider to scan all configured transmit buffers for completed transmissions.

Figure 14-72. Transmission via Software Polling


Cautions1. The TRQ bit should be set after the RDY bit is set.
2. The RDY bit and TRQ bit should not be set at the same time.

Remarks1. Also check the MBON flag at the beginning and at the end of the polling routine, in order to check the access to the message buffers as well as TX history list registers, in case a pending sleep mode had been executed. If MBON is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after MBON is set again.
2. If TOVF was set once, the transmit history list is inconsistent. Consider to scan all configured transmit buffers for completed transmissions.

Figure 14-73. Transmission Abort Processing (Except Normal Operation Mode with ABT)


Note There is a possibility of starting the transmission without being aborted even if TRQ bit is cleared, because the transmission request to protocol layer might already been accepted between 11 bits, total of interframe space ( 3 bits) and suspend transmission ( 8 bits).

Cautions 1. Execute transmission request abort processing by clearing the TRQ bit, not the RDY bit.
2. Before making a sleep mode transition request, confirm that there is no transmission request left using this processing.
3. The TSTAT bit can be periodically checked by a user application or can be checked after the transmit completion interrupt.
4. Do not execute the new transmission request including in the other message buffers while transmission abort processing is in progress.
5. There is a possibility that contradiction is caused in the judgment whether the transmission abort request was successful when the transmission from the same message buffer is consecutive or only one message buffer is used. In that case, judge it by using the history information etc. that the COTGPT register indicates.

Figure 14-74. Transmission Abort Processing Except for ABT Transmission (Normal Operation Mode with ABT)


Note There is a possibility of starting the transmission without being aborted even if TRQ bit is cleared, because the transmission request to protocol layer might already been accepted between 11 bits, total of interframe space (3 bits) and suspend transmission ( 8 bits).

Cautions 1. Execute transmission request abort processing by clearing the TRQ bit, not the RDY bit.
2. Before making a sleep mode transition request, confirm that there is no transmission request left using this processing.
3. The TSTAT bit can be periodically checked by a user application or can be checked after the transmit completion interrupt.
4. Do not execute the new transmission request including in the other message buffers while transmission abort processing is in progress.
5 There is a possibility that contradiction is caused in the judgment whether the transmission abort request was successful when the transmission from the same message buffer is consecutive or only one message buffer is used. In that case, judge it by using the history information etc. that the COTGPT register indicates.

Figure 14-75 shows the processing not to skip resumption of transmitting a message that was stopped when transmission of an ABT message buffer was aborted.

Figure 14-75. ABT Transmission Abort Processing (Normal Operation Mode with ABT)


Cautions 1. Do not set any transmission requests while ABT transmission abort processing is in progress.
2. Make a CAN sleep mode/CAN stop mode transition request after ABTTRG bit is cleared (after ABT mode is aborted) following the procedure shown in Figure 14-75 or 14-76. When clearing a transmission request in an area other than the ABT area, follow the procedure shown in Figure 14-74.

Figure 14-76 shows the processing to skip resumption of transmitting a message that was stopped when transmission of an ABT message buffer was aborted.

Figure 14-76. ABT Transmission Request Abort Processing (Normal Operation Mode with ABT)


Cautions 1. Do not set any transmission requests while ABT transmission abort processing is in progress.
2. Make a CAN sleep mode/CAN stop mode request after ABTTRG is cleared (after ABT mode is stopped) following the procedure shown in Figure 14-75 or 14-76. When clearing a transmission request in an area other than the ABT area, follow the procedure shown in Figure 14-74.

Figure 14-77. Reception via Interrupt (Using COLIPT Register)


Note Check the MUC and DN bits using one read access.

Remark Also check the MBON flag at the beginning and at the end of the interrupt routine, in order to check the access to the message buffers as well as reception history list registers, in case a pending sleep mode had been executed. If MBON is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after MBON is set again. It is recommended to cancel any sleep mode requests, before processing RX interrupts.

Figure 14-78. Reception via Interrupt (Using C0RGPT Register)


Note Check the MUC and DN bits using one read access.

Remarks 1. Also check the MBON flag at the beginning and at the end of the interrupt routine, in order to check the access to the message buffers as well as reception history list registers, in case a pending sleep mode had been executed. If MBON is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after MBON is set again.
It is recommended to cancel any sleep mode requests, before processing RX interrupts.
2. If ROVF was set once, the receive history list is inconsistent. Consider to scan all configured receive buffers for receptions.

Figure 14-79. Reception via Software Polling


Note Check the MUC and DN bits using one read access.

Remarks 1. Also check the MBON flag at the beginning and at the end of the polling routine, in order to check the access to the message buffers as well as reception history list registers, in case a pending sleep mode had been executed. If MBON is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after MBON is set again.
2. If ROVF was set once, the receive history list is inconsistent. Consider to scan all configured receive buffers for receptions.

Figure 14-80. Setting CAN Sleep Mode/Stop Mode


Caution To abort transmission before making a request for the CAN sleep mode, perform processing according to Figures 14-73 or 14-74.

Figure 14-81. Clear CAN Sleep/Stop Mode


Remark "In case CAN clock is disabled": By means of the CPU standby mode, the CAN module clock has been switched off, and the CAN module is in sleep mode.

Figure 14-82. Bus-Off Recovery (Expect Normal Operation Mode with ABT)


Note Clear all TRQ bits when re-initialization of message buffer is executed by clearing RDY bit before bus-off recovery sequence is started.

Caution When the transmission from the initialization mode to any operation modes is requested to execute bus-off recovery sequence again in the bus-off recovery sequence, reception error counter is cleared. Therefore it is necessary to detect 11 consecutive recessive-level bits 128 times on the bus again.

Remark OPMODE: Normal operation mode, normal operation mode with ABT, receive-only mode, single-shot mode, self-test mode

Figure 14-83. Bus-Off Recovery (Normal Operation Mode with ABT)


Note Clear all TRQ bits when re-initialization of message buffer is executed by clearing RDY bit before bus-off recovery sequence is started.

Caution When the transmission from the initialization mode to any operation modes is requested to execute bus-off recovery sequence again in the bus-off recovery sequence, reception error counter is cleared. Therefore it is necessary to detect 11 consecutive recessive-level bits 128 times on the bus again.

Remark OPMODE: Normal operation mode, normal operation mode with ABT, receive-only mode, single-shot mode, self-test mode

Figure 14-84. Normal Shutdown Process


Figure 14-85. Forced Shutdown Process


Caution Do not read- or write-access any registers by software between setting the EFSD bit and clearing the GOM bit.

Note that, if interrupt or DMA occurs, it is not regarded as a sequential access and the forced shutdown request is invalidated.

Figure 14-86. Error Handling


Figure 14-87. Setting CPU Standby (from CAN Sleep Mode)


Caution Before the CPU is set in the CPU standby mode, please check the CAN sleep mode or not. However, after check of the CAN sleep mode, until the CPU is set in the CPU standby mode, the CAN sleep mode may be cancelled by wakeup from CAN bus.

Figure 14-88. Setting CPU Standby (from CAN Stop Mode)


\section*{Note During wakeup interrupts}

Caution The CAN stop mode can only be released by writing 01B to the PSMODE[1:0] bit of the COCTRL register and not by a change in the CAN bus state.

\section*{CHAPTER 15 STEPPER MOTOR CONTROLLER/DRIVER}
\begin{tabular}{|l|l|l|l|l|l|}
\hline & 48-pin & 64-pin & 80-pin & 100-pin & 128-pin \\
\cline { 2 - 6 } & R5F10CGx/ & R5F10CLx/ & R5F10CMx/ & R5F10TPx/ & R5F10DSx \\
\hline R5F10DGx & R5F10DLx & R5F10DMx & R5F10DPx & \\
\hline Stepper Motor & 1 channel & 2 channels & & 4 channels & \\
\hline
\end{tabular}

The Stepper Motor Controller/Driver module is comprised of four drivers ( \(k=1\) to 4 ) for external \(360^{\circ}\) type meters or for bipolar and unipolar stepper motors.

\subsection*{15.1 Overview}

The Stepper Motor Controller/Driver module generates pulse width modulated (PWM) output signals. Each driver generates up to four output signals.

\section*{Features}
- 8-bit precision pulse width can be specified
- Pseudo 9-bit precision pulse width can be specified by using the 1-bit addition function
- PWM output is possible at frequencies up to 20 kHz
- Automatic PWM phase shift for reducing fluctuation on power supply and for reducing the susceptibility to electromagnetic interference
- Zero Point Detection (ZPD) function

\subsection*{15.1.1 Driver overview}

A stepper motor is driven by PWM signals. The PWM signals are generated by comparing the contents of compare registers with the actual value of a free running up counter. The Stepper Motor Controller/Driver module contains one counter and assigned compare registers and control registers.

Figure 15-1 shows the main components of the Stepper Motor Controller/Driver. The Stepper Motor Controller/Driver includes a free running up counter (CNTO). The counter is controlled by a timer mode control register (MCNTCO). Each of the four drivers consists of two compare registers, MCMPk0 and MCMPk1, respectively. Their contents define the pulse widths for the sine and the cosine side of the meters. The MCMPkO/MCMPk1 registers comprise a master-slave register combination. This allows to re-write the master register while the slave register is currently used for comparison with the counter CNTO.

The compare control register MCMPCk defines whether or not enhanced pulse width precision by one-bit addition is enabled, and it routes the output signals to the corresponding output pins (SMk1 to SMk4).

\subsection*{15.1.2 ZPD introduction}

Zero Point Detection (ZPD) enables calibration of meter needle without additional pins.
When the needle reaches the zero-point of the meter, the induction voltage generated to this point by back electromotive force drops. ZPD function has the circuit to detect the induced voltage which its reference voltage could be configured in advance. Each of the four drivers has one ZPD circuit.

For reliable results of the ZPD circuit, digital noise removal is applied.
For details on the internal reference voltage, refer to CHAPTER 33 ELECTRICAL SPECIFICATIONS (J GRADE PRODUCT) (TARGET) and CHAPTER 34 ELECTRICAL SPECIFICATIONS (L GRADE PRODUCT) (TARGET).

\subsection*{15.1.3 ZPD input pins}

When Zero Point Detection is enabled and the MCMPCk.TWIN bit is set, every driver can be used for calibration. Dedicated pins of each driver are then used as input pins to allow for Zero Point Detection of the connected meter.
- At Stepper Motor Controller/Driver, the SMk4 pin (k=1 to 4) can be used as ZPD input.

Note that these pins have to be configured as input pins.

The result of a voltage comparison is reflected in the MCMPCk.ZPD bit.
Properties of the ZPD can be set in the ZPD flag detection clock setting register CMPCTL.
Figure \(\mathbf{1 5 - 1}\) shows the ZPD circuit of the Stepper Motor Controller/Driver.

Figure 15-1. Stepper Motor Controller/Driver Block Diagram


The external signals are listed in the following table.

Table 15-1. Stepper Motor Controller/Driver External Connections
\begin{tabular}{|c|c|c|c|c|l|}
\hline Signal name & I/O & Active level & Reset level & Pins & Function \\
\hline SM[1:4]1 & O & - & L & SM11 to SM41 & Driver signal, sine side \((+)\) \\
\hline SM[1:4]2 & O & - & L & SM12 to SM42 & Driver signal, sine side \((-)\) \\
\hline SM[1:4]3 & O & - & L & SM13 to SM43 & Driver signal, cosine side \((+)\) \\
\hline SM[1:4]4 & O & - & L & SM14 to SM44 & Driver signal, cosine side \((-)\) \\
\hline
\end{tabular}

\subsection*{15.2 Stepper Motor Controller/Driver Registers}

The Stepper Motor Controller/Driver is controlled and operated by means of the following registers:

Table 15-2. Stepper Motor Controller/Driver Registers Overview
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Register name } & \multicolumn{1}{c|}{ Shortcut } \\
\hline \multirow{3}{*}{ Timer mode control registers } & MCNTC0 \\
\hline \multirow{2}{*}{ Compare registers } & MCMPk0 (k = 1 to 4) \\
\cline { 2 - 3 } & MCMPk1 (k = 1 to 4) \\
\cline { 2 - 3 } & MCMPkHW (k = 1 to 4) \\
\hline Compare control registers & MCMPCk (k = 1 to 4) \\
\hline Stepper motor port mode control register & SMPC \\
\hline ZPD detection voltage setting registers & ZPDS0, ZPDS1 \\
\hline ZPD flag detection clock setting register & CMPCTL \\
\hline ZPD operational control register & ZPDEN \\
\hline Peripheral enable registers 1 & PER1 \\
\hline
\end{tabular}

\section*{(1) Timer mode control register (MCNTC0)}

The 8-bit MCNTC0 register controls the operation of the free running up counters CNTO. These registers can be read/written in 8-bit or 1-bit units.
This register is cleared by any reset.

Figure 15-2. Format of Timer Mode Control Register (MCNTC0) (1/2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Address: F0160H} & After reset: 00 H & \multicolumn{6}{|l|}{R/W} \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline MCNTCO & CAE & 0 & FULL & PCE & PCS & SMCL2 & SMCL1 & SMCLO \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline CAE & \multicolumn{1}{|c|}{ Stepper Motor Controller/Driver control } \\
\hline 0 & Stepper Motor Controller/Driver operation is disabled. \\
\hline 1 & Stepper Motor Controller/Driver operation is enabled. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline FULL & \multicolumn{1}{c|}{ Count range of the timer counter } \\
\hline 0 & Count range from 01 H to FFH \\
\hline 1 & Count range from 00 H to FFH \\
\hline \begin{tabular}{l} 
The initial start value is 00 H in both cases. For the impact of this bit on duty factor and PWM cycle time, see also \\
15.3 .1 (3) Duty factor.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|ll|}
\hline PCE & & Timer operation control \\
\hline 0 & Timer counter is stopped. & \\
\hline 1 & Timer counter is enabled. & \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline PCS & \\
\hline 0 & Count clock specified by SMCL2 to SMCLO \\
\hline 1 & INTTM10 \\
\hline
\end{tabular}

Figure 15-2. Format of Timer Mode Control Register (MCNTC0) (2/2)
\begin{tabular}{|c|c|c|c|}
\hline SMCL2 & SMCL1 & SMCLO & Selected timer count clock \\
\hline 0 & 0 & 0 & fclk \\
\hline 0 & 0 & 1 & fcık/2 \\
\hline 0 & 1 & 0 & fcle \(/ 2{ }^{2}\) \\
\hline 0 & 1 & 1 & fctu \(/ 2{ }^{3}\) \\
\hline 1 & 0 & 0 & fcık \(/ 2{ }^{4}\) \\
\hline 1 & 0 & 1 & fcık \(/ 2{ }^{5}\) \\
\hline 1 & 1 & 0 & fcle \(/ 2{ }^{6}\) \\
\hline 1 & 1 & 1 & fcle \(/ 2{ }^{7}\) \\
\hline
\end{tabular}

\section*{Caution Bit 6 must be 0 .}

\section*{Power save mode preparation}

Before entering any power save mode the Stepper-C/D must be shut down in advance in order to minimize power consumption.

Apply following sequence to shut down the Stepper-C/D:
1. Stop the counter CNTO by setting MCNTCO.PCE \(=0\).
2. Disable the Stepper-C/D operation by setting MCNTC0.CAE \(=0\).

Remark Note that the MCNTCO.PCE and MCNTCO.CAE bits must not be cleared to 0 by a single write instruction. Perform two write instructions as shown above.
(2) Compare registers for sine side (MCMPk0) ( \(\mathrm{k}=1\) to 4 )

The 8 -bit MCMPkO registers hold the values that define the PWM pulse width for the sine side of the connected meters.
The contents of the registers are continuously compared to the timer counter value:
- Registers MCMP10 to MCMP40 are compared to CNTO.

When the register contents match the timer counter contents, a match signal is generated. Thus a PWM pulse with a pulse width corresponding to the MCMPk0 register contents is output to the sine side of the connected meter. These registers can be read/written in 8-bit units.
This register is cleared by any reset.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: & F & 6 & & 0 & & & & \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline MCMPk0 & \multicolumn{8}{|c|}{sine DATA} \\
\hline
\end{tabular}

Remarks 1. New data must only be written to registers MCMPkO if the corresponding bit MCMPCK.TEN \(=0\).
2. Don't write to the compare register MCMPkO, until the corresponding bit MCMPCk.TEN has been reset to 0 automatically.
3. To enable master-to-slave register copy upon next CNTm overflow set MCMPCk.TEN = 1 .
(3) Compare registers for cosine side (MCMPk1) ( \(k=1\) to 4)

The 8-bit MCMPk1 registers hold the values that define the PWM pulse width for the cosine side of the connected meters.
The contents of the registers are continuously compared to the timer counter value:
- Registers MCMP11 to MCMP41 are compared to CNTO.

When the register contents match the timer counter contents, a match signal is generated. Thus a PWM pulse with a pulse width corresponding to the MCMPk1 register contents is output to the cosine side of the connected meter. These registers can be read/written in 8-bit units.
This register is cleared by any reset.


Remarks 1. New data must only be written to registers MCMPk1 if the corresponding bit MCMPCk.TEN \(=0\).
2. Don't write to the compare register MCMPk1, until the corresponding bit MCMPCk.TEN has been reset to 0 automatically.
3. To enable master-to-slave register copy upon next CNTm overflow set MCMPCk.TEN = 1 .

\section*{(4) Combined compare registers (MCMPkHW) ( \(k=1\) to 4)}

The 16-bit MCMPkHW registers combine the sine and cosine registers MCMPk0 and MCMPk1. Via these registers it is possible to read or write the contents of MCMPk0 and MCMPk1 in a single instruction.
These registers can be read/written in 16 -bit units.
This register is cleared by any reset.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Address: F0 & , F & H & 166 & F01 & & ter & & & R/W & & & & & & & \\
\hline Symbol & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline MCMPkHW & \multicolumn{8}{|c|}{cosine DATA} & \multicolumn{8}{|c|}{sine DATA} \\
\hline
\end{tabular}

Remarks 1. New data must only be written to registers MCMPkHW if the corresponding bit MCMPCk.TEN \(=0\).
2. Don't write to the compare register MCMPkHW, until the corresponding bit MCMPCk.TEN has been reset to 0 automatically.
3. To enable master-to-slave register copy upon next CNTm overflow set MCMPCk.TEN \(=1\).
(5) Compare control registers (MCMPCk) ( \(k=1\) to 4 )

The 8 -bit MCMPCk registers control the operation of the corresponding compare registers and the output direction of the PWM pin.
These registers can be read/written in 8-bit or 1-bit units.
This register is cleared by any reset.

Figure 15-3. Format of Compare Control Registers (MCMPCk) (1/2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: & H, F01 & 016E & 58H & set: & R/W & & & \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline MCMPCk & AOUTk & TWINk & ZPDk \({ }^{\text {Note }}\) & TENk & ADBk1 & ADBk0 & DIRk1 & DIRk0 \\
\hline
\end{tabular}

Note This bit may be written, but writing is ignored.
\begin{tabular}{|c|l|}
\hline AOUTk \(^{\text {Note 1 }}\) & \multicolumn{1}{c|}{ Output pins for sine and cosine signals } \\
\hline 0 & \begin{tabular}{l} 
The PWM signals for sine and cosine side are output to those pins that are selected by bits DIRk0 \\
and DIRk1. At all other pins, the output signal is \(0(S M V\) ss level).
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
The PWM signal for the sine side is output to pins SMk1 and SMk2. The PWM signal for the cosine \\
side is output to pins SMk3 and SMk4.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline TWINk \(^{\text {Note } 1}\) & \multicolumn{1}{c|}{ 0-point detection timing window } \\
\hline 0 & Disable writing to ZPD bit from the comparator (No 0-point detection) \\
\hline 1 & Enable writing to ZPD bit from the comparator (0-point detection) \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline ZPDk & \multicolumn{1}{|c|}{ Induced voltage detection bit for 0-point detection (Read only) } \\
\hline 0 & \begin{tabular}{l} 
No induced voltage detection (0-point detection) \\
The ZPDk bit is cleared to 0 when the value of the TWINk bit is changed from 0 to 1.
\end{tabular} \\
\hline 1 & Induced voltage detection (No 0-point detection) \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline TENk & \multicolumn{1}{c|}{ Transfer enable control bit } \\
\hline 0 & \begin{tabular}{l} 
MCMPk0/MCMPk1 master-to-slave register copy is disabled. New data can be written to compare \\
registers MCMPk0 or MCMPk1.
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
MCMPk0/MCMPk1 master-to-slave register copy is enabled. The copy process will take place when \\
CNT0 overflows. Don't write to compare registers MCMPk0 or MCMPk1 while MCMPCk.TEN \(=1\).
\end{tabular} \\
\hline Remark & \begin{tabular}{l} 
This bit functions as a control bit and status flag. It is automatically reset to zero upon the next timer \\
counter overflow.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline ADBk1 & \multicolumn{1}{|c|}{ 1-bit addition circuit control (cosine side) } \\
\hline 0 & No 1-bit addition to PWM signal \\
\hline 1 & 1-bit addition to PWM signal \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline ADBKO & \multicolumn{1}{|c|}{ 1-bit addition circuit control (sine side) } \\
\hline 0 & No 1-bit addition to PWM signal \\
\hline 1 & 1-bit addition to PWM signal \\
\hline
\end{tabular}

Figure 15-3. Format of Compare Control Registers (MCMPCk) (2/2)
\begin{tabular}{|c|c|l|}
\hline DIRk1 \(^{\text {Note 2 }}\) & DIRk0 \(^{\text {Note 2 }}\) & \multicolumn{1}{c|}{ Selected output pins } \\
\hline 0 & 0 & Quadrant 1: SMk1 ( \(\sin +\) ), SMk3 ( \(\cos +\) ) \\
\hline 0 & 1 & Quadrant 2: SMk1 ( \(\sin +\) ), SMk4 ( \(\cos -\) ) \\
\hline 1 & 0 & Quadrant 3: SMk2 ( \(\sin -\) ), SMk4 ( \(\cos -\) ) \\
\hline 1 & 1 & Quadrant 4: SMk2 ( \(\sin -\) ), SMk3 ( \(\cos +\) ) \\
\hline \begin{tabular}{l} 
Selects the output pins for the PWM signals. \\
Bits DIR1 and DIR0 address the quadrant to be activated by sine and cosine. The PWM signal is routed to the \\
specific pin with respect to the sin/cos of each quadrant. \\
At the other output pins, the output level is SMVss. \\
Remark These bits are only considered if bit AOUT is set to 0.
\end{tabular}
\end{tabular}

Notes1. This bit can be rewritten when the TENk bit is 0 .
2. This bit can be rewritten when the TENk bit is 0 . DIRk1 and DIRk0 can also be rewritten when the TENk bit changes from 0 to 1 .
(6) Stepper motor port mode control register (SMPC)

The 8-bit SMPC register controls output mode of SMkm pins ( \(k=1\) to \(4, m=1\) to 4 ).
These registers can be read/written in 8-bit or 1-bit units.
This register is cleared by any reset.

Figure 15-4. Format of Stepper Motor Port Mode Control Register (SMPC)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: & 7H Af & set: 00 H & W & & & & & \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SMPC & MOD4 & MOD3 & MOD2 & MOD1 & EN4 & EN3 & EN2 & EN1 \\
\hline & ENk & MODk & & & Por & electio & to 4) & \\
\hline & 0 & - & \begin{tabular}{l}
Port m \\
All SM
\end{tabular} & \[
\mathrm{n}=1 \text { to }
\] & set to & ction. & & \\
\hline & 1 & 0 & \begin{tabular}{l}
PWM \\
SMkm
\end{tabular} & idge mo 1 to 4) & to full & outpu & \[
I \bmod
\] & \\
\hline & 1 & 1 & \begin{tabular}{l}
PWM \\
Depen \\
SMkm
\end{tabular} & \begin{tabular}{l}
ridge mo \\
on the D \\
1 to 4)
\end{tabular} & \[
\mathrm{n}=0,
\]
\[
\text { to } \mathrm{PW}
\] &  & contr de or & ers ( de. \\
\hline
\end{tabular}

An example of settings when \(k=1\) is as follows:
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ EN1 } & \multirow{2}{*}{ MOD1 } & \multirow{2}{*}{ DIR11 } & DIR10 & \multicolumn{3}{|c|}{ PWM Output Pin Control } & \multirow{2}{*}{ Output Mode } \\
\cline { 3 - 7 } & & & & \begin{tabular}{c} 
SM11 \\
\((\sin +)\)
\end{tabular} & \begin{tabular}{c} 
SM12 \\
\((\sin -)\)
\end{tabular} & \begin{tabular}{c} 
SM13 \\
\((\) cos +\()\)
\end{tabular} & \begin{tabular}{c} 
SM14 \\
\((\cos -)\)
\end{tabular} & \\
\hline 0 & - & - & - & port & port & port & port & Port mode \\
\hline 1 & 0 & 0 & 0 & PWM & 0 & PWM & 0 & \multirow{2}{*}{ PWM full bridge mode } \\
\hline 1 & 0 & 0 & 1 & PWM & 0 & 0 & PWM & \\
\hline 1 & 0 & 1 & 0 & 0 & PWM & 0 & PWM & \\
\hline 1 & 0 & 1 & 1 & 0 & PWM & PWM & 0 & \\
\hline 1 & 1 & 0 & 0 & PWM & port & PWM & port & \multirow{2}{*}{ PWM half bridge mode } \\
\hline 1 & 1 & 0 & 1 & PWM & port & port & PWM & \\
\hline 1 & 1 & 1 & 0 & port & PWM & port & PWM & \\
\hline 1 & 1 & 1 & 1 & port & PWM & PWM & port & \\
\hline
\end{tabular}

Caution Set port registers (Pn) and port mode registers (PMn) whose pins are not in the PWM mode but 0 in the table to 00 H in the PWM full bridge mode.

\section*{(7) ZPD detection voltage setting registers (ZPDSO, ZPDS1)}

The 8-bit ZPDS0, ZPDS1 registers set ZPD detection voltage and control ZPD analog input. These registers can be read/written in 8-bit or 1-bit units.
This register is cleared by any reset.

Figure 15-5. Format of ZPD detection voltage setting registers (ZPDSO, ZPDS1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: & \multicolumn{2}{|l|}{CH After reset: 00 H} & \multicolumn{6}{|l|}{R/W} \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline ZPDS0 & ZPD2PC & ZPD2S2 & ZPD2S1 & ZPD2S0 & ZPD1PC & ZPD1S2 & ZPD1S1 & ZPD1S0 \\
\hline Address: & \multicolumn{2}{|l|}{5DH After reset: 00 H} & \multicolumn{6}{|l|}{R/W} \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline ZPDS1 & ZPD4PC & ZPD4S2 & ZPD4S1 & ZPD4S0 & ZPD3PC & ZPD3S2 & ZPD3S1 & ZPD3S0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline ZPDkS2 & ZPDkS1 & ZPDkS0 & 0-point detection voltage setting for ZPDk ( \(k=1\) to 4) \\
\hline 0 & 0 & 0 & SMV \({ }_{\text {dD } \times 6 / 200}=0.15 \mathrm{~V}\) \\
\hline 0 & 0 & 1 & SMV \({ }_{\text {d }} \times 10 / 200=0.25 \mathrm{~V}\) \\
\hline 0 & 1 & 0 & SMV \({ }_{\text {d }} \times 14 / 200=0.35 \mathrm{~V}\) \\
\hline 0 & 1 & 1 & SMVDD \(\times 18 / 200=0.45 \mathrm{~V}\) \\
\hline 1 & 0 & 0 & SMV \({ }_{\text {dD }} \times 22 / 200=0.55 \mathrm{~V}\) \\
\hline 1 & 0 & 1 & SMVdd \(\times 9 / 200=0.225 \mathrm{~V}\) \\
\hline 1 & 1 & 0 & SMV \({ }_{\text {dD } \times 11 / 200}=0.275 \mathrm{~V}\) \\
\hline \multicolumn{3}{|c|}{Other than the above} & Setting prohibited \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline ZPDkPC & \\
\hline 0 & Digital port/SM pin \\
\hline 1 & ZPD analog input \\
\hline
\end{tabular}
(8) ZPD flag detection clock setting register (CMPCTL)

The 8-bit CMPCTL register controls the clock for noise elimination.
This register can be read/written in 8-bit or 1-bit units.
This register is cleared by any reset.

Figure 15-6. Format of ZPD Flag Detection Clock Setting Register (CMPCTL)
Address: F015EH
Symbol
Sy reset: 00 H
After R/W
\begin{tabular}{|c|c|c|c|c|}
\hline DBCL3 & DBCL2 & DBCL1 & DBCLO & Selected clock \\
\hline 0 & 0 & 0 & 0 & fcLk \\
\hline 0 & 0 & 0 & 1 & fcık/2 \\
\hline 0 & 0 & 1 & 0 & fclk \(/ 2{ }^{2}\) \\
\hline 0 & 0 & 1 & 1 & fclk \(/ 2{ }^{3}\) \\
\hline 0 & 1 & 0 & 0 & fcle \(/ 2{ }^{4}\) \\
\hline 0 & 1 & 0 & 1 & fclk \(/ 2{ }^{5}\) \\
\hline 0 & 1 & 1 & 0 & fcle \(/ 2{ }^{6}\) \\
\hline 0 & 1 & 1 & 1 & fclk \(/ 2{ }^{7}\) \\
\hline 1 & 0 & 0 & 0 & fcık \(/ 2{ }^{8}\) \\
\hline 1 & 0 & 0 & 1 & fcle \(/ 2{ }^{9}\) \\
\hline \multicolumn{4}{|c|}{Other than the above} & Setting prohibited \\
\hline
\end{tabular}

\section*{(9) ZPD operational control register (ZPDEN)}

The 8-bit ZPDEN register controls ZPD operation.
These registers can be read/written in 8-bit or 1-bit units.
This register is cleared by any reset.

Figure 15-7. Format of ZPD Operational Control Register (ZPDEN)

Address: F015FH After reset: 00 H R/W
\begin{tabular}{lc|c|c|c|c|c|c|c|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } & Symbol \\
ZPDEN & 0 & 0 & 0 & 0 & ZPD4EN & ZPD3EN & ZPD2EN & ZPD1EN \\
\cline { 2 - 9 }
\end{tabular}
\begin{tabular}{|c|ll|}
\hline ZPDkEN & \multicolumn{1}{c|}{ ZPDk comparator operation ( \(\mathrm{k}=1\) to 4 ) } \\
\hline 0 & Disables operation. & \\
\hline 1 & Enables operation. & \\
\hline
\end{tabular}

\section*{(10) Peripheral enable registers 1 (PER1)}

This registers is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to the hardware
that is not used is stopped in order to reduce the power consumption and noise.
When the Stepper Motor Controller/Driver is used, be sure to set bit 5 (MTRCEN) of this register to 1 .
The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears these registers to 00 H .

Figure 15-8. Format of Peripheral Enable Registers 1 (PER1)

Address: F00F1H After reset: 00H R/W (Note: Bits 0 to 3 and 6 are Read Only)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline PER1 & ADCEN & 0 & MTRCEN & SGEN & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline MTRCEN & \multicolumn{1}{c|}{ Control of stepper motor controller/driver clock supply } \\
\hline 0 & \begin{tabular}{l} 
Stops input clock supply. \\
- SFR used by the stepper motor controller/driver cannot be written. \\
- The stepper motor controller/driver is in the reset status.
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
Supplies input clock. \\
- SFR used by stepper motor controller/driver can be read and written.
\end{tabular} \\
\hline
\end{tabular}

\subsection*{15.3 Operation}

In the following, the operation of the Stepper Motor Controller/Driver module as a driver for external meters is described.

\subsection*{15.3.1 Stepper motor controller/driver operation}

This section describes the generation of PWM signals of the driver \(k\) for driving external meters. Further, the explanation about the duty factor, operation of 1-bit addition circuit, detecting zero points and digital noise filter is shown.

Remark \(\mathrm{k}=1\) to 4

\section*{(1) Driving meters}

External meters can be driven both in full bridge configuration and in half bridge configuration:
- Driving meters in full bridge configuration

Deflection of the needle of a meter in full bridge configuration is determined by the sine and cosine value of its desired angle. Since the PWM signals do not inherit a sign, separate signals for positive and negative sine and cosine values are generated. The four signals at pins SMk1 to SMk4 of the driver k are:
- sine side, positive (sin +)
- sine side, negative (sin -)
- cosine side, positive (cos +)
- cosine side, negative (cos -)

Two output control circuits select which signal (sign) for sine side and cosine side is output (bits MCMPCk.DIR[1:0]). At the remaining two output pins, the signal is set to low level.
To drive meter k in full bridge mode, set bit MCMPCk.AOUT to 0 .
- Driving meters in half bridge configuration

In this mode, the same signal is sent to both sine pins (SMk1 and SMk2) and both cosine pins (SMk3 and SMk4), respectively. The setting of output control bits MCMPCk.DIR[1:0] is neglected.
To drive meter k in half bridge mode, set bit MCMPCk.AOUT to 1 .

\section*{(2) Generation of PWM signals}

Bit data corresponding to the length of the PWM pulses has to be written to the compare registers MCMPk0 (sine side) and MCMPk1 (cosine side).
A timer counter is counting up. The rising edge of the PWM pulse is initiated at the overflow of the counter. The falling edge of the PWM pulse is initiated when the counter value equals the contents of the compare register.
The absolute pulse length in seconds is defined by the timer count clock (fmco). Various cycle times can be set via the timer mode control register MCNTCO.

\section*{Instruction}

When writing data to compare registers, proceed as follows:
1. Confirm that MCMPCk.TEN \(=0\).
2. Write 8-bit PWM data to MCMPkO and MCMPk1.
3. Set MCMPCk.ADB0 and MCMPCk.ADB1 as desired.
4. Set MCMPCk.TEN = 1 to start the counting operation.

The data in MCMPk0/MCMPk1 will automatically be copied to the compare slave register when the counter overflows. The new pulse width is valid immediately.
Bit MCMPCk.TEN is automatically cleared to 0 by hardware.

\section*{(3) Duty factor}

The minimum pulse width that can be generated is zero (output signal is low) and the maximum pulse width is 255 clock cycles (maximum value of 8 -bit compare registers).
The count range of the timer counter defines the duty factor. It can be set by bit MCNTC0.FULL:
- count range 01 H to \(\mathrm{FFH}(\mathrm{MCNTC0}\).FULL \(=0)\)

Formula for the duty cycle:
PWM duty \(=\) MCMPki \(/ 255 \quad\) with \(k=1\) to 4 and \(i=0,1\)
One count cycle is comprised of 255 clock cycles. A PWM signal with maximum pulse length is a steady high level signal. The duty factor is \(100 \%\).
- count range 00 H to FFH (MCNTC0.FULL = 1)

Formula for the duty cycle:
PWM duty \(=\) MCMPki \(/ 256 \quad\) with \(k=1\) to 4 and \(i=0,1\)
One count cycle is comprised of 256 clock cycles. A PWM signal with maximum pulse length is comprised of 255 clock cycles at high level and one clock cycle at low level. The duty factor is \(255 / 256 * 100 \%=99.6 \%\).
(4) Operation of 1-bit addition circuit

The precision of the angle of a needle is implicitly defined by the number of bits of the compare registers MCMPk0 and MCMPk1 (8 bit).
If the 1-bit addition circuit is enabled, every second pulse of the PWM signal is extended by one bit (one clock cycle). In average, a pulse width precision of \(1 / 2\) bit ( \(1 / 2\) clock) can be achieved.
The following figures show the timing of PWM output signals with 1-bit addition disabled and enabled.

Remarks 1. The PWM pulse is not generated until the first overflow occurs after the counting operation has been started.
2. The PWM signal is two cycle counts delayed compared to the overflow signal and the match signal. This is not depicted in the figures.

\section*{(5) Detecting zero points}

For the detection of zero points, proceed as follows:
1. Set ZPDn pin to analog input by setting ZPDnEN \(=0\), select reference level using ZPDnS2 to ZPDnS0, and set the ZPDkPC bit in the ZPDSi register to 1 .
2. Enable ZPD comparator operation by setting ZPDnEN = 1, and wait for comparator stabilization time.
3. ZPDn flag is cleared by setting the TWINk bit from 0 to 1 and detection operation starts.
4. Apply input signal to ZPDn pin.
5. Clear the TWINk bit to 0 when ZPD detection period is finished.

\section*{(6) Digital noise filter}

The noise removal circuit suppresses short pulses/spikes of the comparator output to gain stable comparison results. The minimum voltage comparator output pulse width to be validated is configurable by selecting the sampling clock for the digital noise removal, refer to CMPCTL.DBCL[3:0]. Spikes shorter than 2 sampling cycles are suppressed. Pulses longer than 3 sampling cycles are recognized as valid pulses. For pulses between 2 and 3 sampling cycles, the behavior is not defined.

Figure 15-9. Output Timing without 1-bit Addition


Figure 15-10. Output Timing with 1-bit Addition


\section*{Sequence}
1. Start of counting (MCNTCO.PCE is set to 1 )
2. Generation of overflow signal (start of PWM pulse)
3. Generation of match signal (timer counter CNTO matches compare register, end of PWM pulse)

\subsection*{15.4 Timing}

This section starts with the timing of the timer counter and general output timing behaviour. This section describes the timing at which the timer counter increments and when the count value is generally output. An example showing automatic phase shifting is also provided.

\subsection*{15.4.1 Timer counter}

The free running up counter is clocked by the timer count clock selected in register MCNTCO.
The counting operation is enabled or disabled by the MCNTCO.PCE bit.

Figure 15-11. Restart Timing after Count Stop (Count Start—Count Stop—Count Start)


\section*{Sequence}
- Count Start:
- Enable counting operation (MCNTCO.PCE = 1)
- Timer counter starts with value 00 H . Depending on bit MCNTCO.FULL, all following counter cycles start with 00 H or 01 H , respectively.
- Count Stop:
- Disable counting operation (MCNTCO.PCE = 0)
- Counting is stopped and timer counter is set to 00 H .

\subsection*{15.4.2 Automatic PWM phase shift}

If the sine and cosine waveforms of meters 1 to 4 switch simultaneously as indicated by the dotted lines in Figure 1511, the power supply might fluctuate, increasing susceptibility to electromagnetic interference. To prevent this, the signals output to drivers 1 to 4 are shifted one cycle of the timer count clock specified by the MCNTC0 register so that they are output at the timing indicated by the solid lines in Figure 15-12.

Figure 15-12. Output Timing of Signals SM11 to SM44


Driver 1 sin (SM11, SM12)


Driver 1 cos (SM13, SM14)
Driver \(2 \sin (S M 21, S M 22)\)


Driver 2 cos (SM23, SM24)
Driver 3 sin (SM31, SM32)
Driver 3 cos (SM33, SM34)
Driver \(4 \sin (S M 41, S M 42)\)


Driver 4 cos (SM43, SM44)


\section*{CHAPTER 16 LCD CONTROLLER/DRIVER}
<R>
\begin{tabular}{|l|c|c|c|c|c|}
\hline & 48-pin & 64-pin & 80-pin & 100-pin & 128-pin \\
\cline { 2 - 7 } & \begin{tabular}{c} 
R5F10CGx/ \\
R5F10DGx
\end{tabular} & \begin{tabular}{c} 
R5F10CLx/ \\
R5F10DLx
\end{tabular} & \begin{tabular}{c} 
R5F10CMx/ \\
R5F10DMx
\end{tabular} & \begin{tabular}{c} 
R5F10TPx/ \\
R5F10DPx
\end{tabular} & R5F10DSx \\
\hline LCD (Seg \(\times\) Com) & \(27 \times 4\) & \(39 \times 4\) & \(48 \times 4\) & \(53 \times 4\) & \(54 \times 4\) \\
\hline
\end{tabular}

\subsection*{16.1 Functions of LCD Controller/Driver}

The functions of the LCD controller/driver in the RL78/D1A are as follows.
(1) The LCD driver voltage generator uses internal resistance division method.
(2) Automatic output of segment and common signals based on automatic display data memory read
(3) Three different display modes:
- Static
- \(1 / 3\) duty ( \(1 / 3\) bias)
- \(1 / 4\) duty ( \(1 / 3\) bias)
(4) Six different frame frequencies, selectable in each display mode
(5) R5F10CGx/R5F10DGx:

Segment signal outputs: 27 (SEG0 to SEG7, SEG9, SEG14 to SEG15, SEG24 to SEG27, SEG29 to SEG35, SEG40 to SEG44)
Common signal outputs: 4 (COM0 to COM3)
R5F10CLx/R5F10DLx:
Segment signal outputs: 39 (SEG0 to SEG9, SEG14 to SEG19, SEG21, SEG23 to SEG44),

Common signal outputs: 4 (COMO to COM3)
R5F10CMx/R5F10DMx: Segment signal outputs: 48 (SEG0 to SEG47),
Common signal outputs: 4 (COM0 to COM3)
R5F10TPx/R5F10DPx:

R5F10DSx:
Segment signal outputs: 53 (SEG0 to SEG52),
Common signal outputs: 4 (COM0 to COM3)
Segment signal outputs: 54 (SEG0 to SEG53)
Common signal outputs: 4 (COM0 to COM3)

Table 16-1 lists the maximum number of pixels that can be displayed in each display mode.

Table 16-1. Maximum Number of Pixels
(a) R5F10CGx/R5F10DGx
\begin{tabular}{|c|c|c|c|c|c|}
\hline LCD Driver Voltage Generator & \begin{tabular}{l}
Bias \\
Mode
\end{tabular} & Number of Time Slices & Common Signals Used & Number of Segments & Maximum Number of Pixels \\
\hline \multirow[t]{3}{*}{- Internal resistance division} & - & Static & COM0 (COM1 to COM3) & \multirow[t]{3}{*}{27} & \begin{tabular}{l}
27 (27 segment signals, \\
1 common signal) \({ }^{\text {Note } 1}\)
\end{tabular} \\
\hline & \multirow[t]{2}{*}{1/3} & 3 & COM0 to COM2 & & 81 (27 segment signals, 3 common signals) \({ }^{\text {Note } 2}\) \\
\hline & & 4 & COM0 to COM3 & & 108 (27 segment signals, 4 common signals) \({ }^{\text {Note } 3}\) \\
\hline
\end{tabular}

Notes 1. 3-digit LCD panel, each digit having an 8 -segment \(B\) configuration.
2. 9-digit LCD panel, each digit having a 3 -segment \(B\) configuration.
3. 13-digit LCD panel, each digit having a 2 -segment \(B\) configuration.
(b) R5F10CLx/R5F10DLx
\begin{tabular}{|c|c|c|c|c|c|}
\hline LCD Driver Voltage Generator & \begin{tabular}{l}
Bias \\
Mode
\end{tabular} & Number of Time Slices & Common Signals Used & Number of Segments & Maximum Number of Pixels \\
\hline \multirow[t]{3}{*}{- Internal resistance division} & - & Static & COM0 (COM1 to COM3) & \multirow[t]{3}{*}{39} & \begin{tabular}{l}
39 (39 segment signals, \\
1 common signal) \({ }^{\text {Note } 1}\)
\end{tabular} \\
\hline & \multirow[t]{2}{*}{1/3} & 3 & COM0 to COM2 & & 117 (39 segment signals, 3 common signals) \({ }^{\text {Note } 2}\) \\
\hline & & 4 & COM0 to COM3 & & 156 (39 segment signals, 4 common signals) \({ }^{\text {Note } 3}\) \\
\hline
\end{tabular}

Notes 1. 4-digit LCD panel, each digit having an 8 -segment \(B\) configuration.
2. 13-digit LCD panel, each digit having a 3 -segment \(\Omega\) configuration.
3. 19-digit LCD panel, each digit having a 2 -segment \(B\) configuration.
(c) R5F10CMx/R5F10DMx
\begin{tabular}{|c|c|c|c|c|c|}
\hline LCD Driver Voltage Generator & \begin{tabular}{l}
Bias \\
Mode
\end{tabular} & Number of Time Slices & Common Signals Used & Number of Segments & Maximum Number of Pixels \\
\hline \multirow[t]{3}{*}{- Internal resistance division} & - & Static & COM0 (COM1 to COM3) & \multirow[t]{3}{*}{48} & \begin{tabular}{l}
48 (48 segment signals, \\
1 common signal) \({ }^{\text {Note } 1}\)
\end{tabular} \\
\hline & \multirow[t]{2}{*}{1/3} & 3 & COM0 to COM2 & & \begin{tabular}{l}
144 (48 segment signals, \\
3 common signals) \({ }^{\text {Note } 2}\)
\end{tabular} \\
\hline & & 4 & COM0 to COM3 & & 192 (48 segment signals, 4 common signals) \({ }^{\text {Note } 3}\) \\
\hline
\end{tabular}

Notes 1. 6-digit LCD panel, each digit having an 8 -segment \(B\) configuration.
2. 16-digit LCD panel, each digit having a 3 -segment \(Q\) configuration.
3. 24-digit LCD panel, each digit having a 2 -segment \(\Omega\) configuration.
(d) R5F10TPx/R5F10DPx
\begin{tabular}{|c|c|c|c|c|c|}
\hline LCD Driver Voltage Generator & \begin{tabular}{l}
Bias \\
Mode
\end{tabular} & Number of Time Slices & Common Signals Used & Number of Segments & Maximum Number of Pixels \\
\hline \multirow[t]{3}{*}{- Internal resistance division} & - & Static & COM0 (COM1 to COM3) & \multirow[t]{3}{*}{53} & \begin{tabular}{l}
53 (53 segment signals, \\
1 common signal) \({ }^{\text {Note } 1}\)
\end{tabular} \\
\hline & \multirow[t]{2}{*}{1/3} & 3 & COM0 to COM2 & & 159 (53 segment signals, 3 common signals) \({ }^{\text {Note } 2}\) \\
\hline & & 4 & COM0 to COM3 & & \begin{tabular}{l}
212 (53 segment signals, \\
4 common signals) \({ }^{\text {Note } 3}\)
\end{tabular} \\
\hline
\end{tabular}

Notes 1. 6-digit LCD panel, each digit having an 8 -segment \(B\) configuration.
2. 17-digit LCD panel, each digit having a 3 -segment \(B\) configuration.
3. 26-digit LCD panel, each digit having a 2 -segment \(B\) configuration.
(e) R5F10DSx
\begin{tabular}{|c|c|c|c|c|c|}
\hline LCD Driver Voltage Generator & \begin{tabular}{l}
Bias \\
Mode
\end{tabular} & Number of Time Slices & Common Signals Used & Number of Segments & Maximum Number of Pixels \\
\hline \multirow[t]{3}{*}{- Internal resistance division} & - & Static & COM0 (COM1 to COM3) & \multirow[t]{3}{*}{54} & \begin{tabular}{l}
54 ( 54 segment signals, \\
1 common signal) \({ }^{\text {Note } 1}\)
\end{tabular} \\
\hline & \multirow[t]{2}{*}{\(1 / 3\)} & 3 & COM0 to COM2 & & 162 (54 segment signals, 3 common signals) \({ }^{\text {Note } 2}\) \\
\hline & & 4 & COM0 to COM3 & & 212 ( 54 segment signals, 4 common signals) \({ }^{\text {Note } 3}\) \\
\hline
\end{tabular}

Notes 1. 6-digit LCD panel, each digit having an 8 -segment \(B\) configuration.
2. 17-digit LCD panel, each digit having a 3 -segment \(G\) configuration.
3. 26 -digit LCD panel, each digit having a 2 -segment \(B\) configuration.

\subsection*{16.2 Configuration of LCD Controller/Driver}

The LCD controller/driver consists of the following hardware.

Table 16-2. Configuration of LCD Controller/Driver
\begin{tabular}{|c|c|c|c|}
\hline & Item & \multicolumn{2}{|r|}{Configuration} \\
\hline & \multirow[t]{5}{*}{Display outputs} & R5F10CGx/R5F10DGx & 27 segment signals (SEG0 to SEG7, SEG9, SEG14 to SEG15, SEG24 to SEG27, SEG29 to SEG35, SEG40 to SEG44), 4 common signals (COM0 to COM3) \\
\hline & & R5F10CLx/R5F10DLx & \begin{tabular}{l}
39 segment signals (SEG0 to SEG9, SEG14 to SEG19, SEG21, SEG23 to SEG44), \\
4 common signals (COM0 to COM3)
\end{tabular} \\
\hline & & R5F10CMx/R5F10DMx & \begin{tabular}{l}
48 segment signals (SEG0 to SEG47), \\
4 common signals (COMO to COM3)
\end{tabular} \\
\hline & & R5F10TPx/R5F10DPx & 53 segment signals (SEG0 to SEG52), 4 common signals (COM0 to COM3) \\
\hline \multirow[t]{2}{*}{<R>} & & R5F10DSx & 54 segment signals (SEG0 to SEG53), 4 common signals (COM0 to COM3) \\
\hline & Control registers & \multicolumn{2}{|l|}{\begin{tabular}{l}
LCD mode register (LCDMD) \\
LCD display mode register (LCDM) \\
LCD clock control register (LCDCO) \\
LCD port function registers \(0,1,3,5,7\) to 9,13 (LCDPF0, LCDPF1, LCDPF3, LCDPF5, LCDPF7 to LCDPF9, LCDPF13)
\end{tabular}} \\
\hline
\end{tabular}

Figure 16-1. Block Diagram of LCD Controller/Driver


\subsection*{16.3 Registers Controlling LCD Controller/Driver}

The following ten registers are used to control the LCD controller/driver.
- LCD mode register (LCDMD)
- LCD display mode register (LCDM)
- LCD clock control register (LCDCO)
- LCD port function registers 0,1 , 3 to 5,7 to 9,13 (LCDPF0, LCDPF1, LCDPF3 to LCDPF5, LCDPF7 to LCDPF9, LCDPF13)
(1) LCD mode register (LCDMD)

LCDMD sets the LCD drive voltage generator.
LCDMD is set using a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets LCDMD to 00 H .

Figure 16-2. Format of LCD Mode Register
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: & & After rese & R/W & & & & & \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline LCDMD & 0 & 0 & MDSET1 & MDSET0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline MDSET1 & MDSET0 & \multicolumn{1}{c|}{ LCD drive voltage generator selection } \\
\hline 0 & 0 & No internal resistor connection (power save mode). \\
\hline 0 & 1 & \begin{tabular}{l} 
Internal resistance division method, internal resistor connection \\
(no step-down transforming, Used when \(\left.V_{L C D}=V_{D D}\right)\)
\end{tabular} \\
\hline 1 & 1 & \begin{tabular}{l} 
Internal resistance division method, internal resistor connection \\
(step-down transforming, Used when \(V_{L C D}=3 / 5 \mathrm{VDD}^{\prime}\)
\end{tabular} \\
\hline \multicolumn{2}{|l|}{ Other than the above } & Setting prohibited \\
\hline
\end{tabular}

\section*{Caution Bits 0 to 3, 6 and 7 must be set to 0 .}

\section*{(2) LCD display mode register (LCDM)}

LCDM specifies whether to enable display operation. It also specifies whether to enable segment pin/common pin output, gate booster circuit control, and the display mode.
LCDM is set using a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets LCDM to 00 H .

Figure 16-3. Format of LCD Display Mode Register

\begin{tabular}{|c|c|l|}
\hline SCOC & LCDON & \multicolumn{1}{|c|}{ LCD display combination control } \\
\hline 0 & x & Output ground level to segment/common pins \\
\hline 1 & 0 & Display off (output select level to common pins and deselete level to all segment pins) \\
\hline 1 & 1 & Display on (output select level to both common pins and segment pins) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{3}{*}{LCDM2} & \multirow[t]{3}{*}{LCDM0} & \multicolumn{2}{|r|}{LCD controller/driver display mode selection} \\
\hline & & \multicolumn{2}{|c|}{Resistance division method} \\
\hline & & Number of time slices & Bias mode \\
\hline 0 & 0 & 4 & 1/3 \\
\hline 0 & 1 & 3 & 1/3 \\
\hline 1 & 0 & \multicolumn{2}{|l|}{Static} \\
\hline \multicolumn{2}{|l|}{Other than the above} & Setting prohibited & \\
\hline
\end{tabular}

Note When LCD display is not to be performed or not required, power consumption can be reduced by using the following settings.
<1> Set SCOC (bit 6 of the LCD display mode register (LCDM)) to 0 .
<2> Set MDSET0 and MDSET1 (bits 4 and 5 of the LCD mode register (LCDMD)) to 0.
(The current flowing to the internal resistors can be reduced.)

Cautions 1. Bits 1,3 to 5 must be set to 0 .
2. When displaying in a mode with a large number of COMs, such as 4 COM, VLco may not be able to obtain sufficient contrast under the low-voltage conditions, depending on the panel characteristics. Use the LCD controller/driver after having performed thorough LCD display evaluation and confirmed that there are no problems regarding the display quality.

\section*{(3) LCD clock control register (LCDC0)}

LCDC0 specifies the LCD source clock and LCD clock.
The frame frequency is determined according to the LCD clock and the number of time slices.
LCDC0 is set using a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets LCDC0 to 00 H .

Figure 16-4. Format of LCD Clock Control Register

Address: FFF42H After reset: 00 H R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline LCDC0 & 0 & LCDC6 & LCDC5 & LCDC4 & 0 & LCDC2 & LCDC1 & LCDC0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{LCDC6} & \multirow[t]{2}{*}{LCDC5} & \multirow[t]{2}{*}{LCDC4} & & \multicolumn{4}{|c|}{LCD source clock (fLCD) selection} \\
\hline & & & & \[
\begin{aligned}
& \text { fMAIN }= \\
& 4 \mathrm{MHz}
\end{aligned}
\] & \[
\begin{aligned}
& \text { fMAIN }= \\
& 8 \mathrm{MHz}
\end{aligned}
\] & \[
\begin{aligned}
& \text { fMAIN }= \\
& 20 \mathrm{MHz}
\end{aligned}
\] & \begin{tabular}{l}
fMAIN \(=\) \\
24 MHz \\
(fiH only)
\end{tabular} \\
\hline 0 & 0 & 0 & fxt & \multicolumn{4}{|c|}{32.768 kHz} \\
\hline 0 & 0 & 1 & fmain \(/ 2{ }^{5}\) & 125 kHz & 250kHz & 625 kHz & 750kHz \\
\hline 0 & 1 & 0 & fmain \(/ 2^{6}\) & 62.5 kHz & 125 kHz & 312.5 kHz & 375 kHz \\
\hline 0 & 1 & 1 & fmain \(/ 2^{7}\) & 31.25 kHz & 62.5 kHz & 156.25 kHz & 187.5kHz \\
\hline 1 & 0 & 0 & fmain \(/ 2^{8}\) & 15.625 kHz & 31.25 kHz & 78.125 kHz & 93.75 kHz \\
\hline 1 & 0 & 1 & fmain \(/ 2^{9}\) & 7.81kHz & 15.625 kHz & 39.06 kHz & 46.875 kHz \\
\hline 1 & 1 & 0 & fmain \(/ 2{ }^{10}\) & & 7.81kHz & 19.53 kHz & 23.43 kHz \\
\hline 1 & 1 & 1 & fil & \multicolumn{4}{|c|}{15 kHz (typ.)} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline LCDC2 & LCDC1 & LCDC0 & & & LCD(LCD & selection & \\
\hline & & & & \[
\begin{gathered}
\text { fLCD }= \\
32.768 \mathrm{kHz}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{fLCD}= \\
31.25 \mathrm{kHz}
\end{gathered}
\] & \[
\begin{gathered}
\text { fLCD }= \\
46.875 \mathrm{kHz}
\end{gathered}
\] & \[
\begin{aligned}
& \text { fLCD }= \\
& 15 \mathrm{kHz}
\end{aligned}
\] \\
\hline 0 & 0 & 0 & flcd/2 \({ }^{4}\) & 2048Hz & 1953.13Hz & 2929.69 Hz & 937.5 Hz \\
\hline 0 & 0 & 1 & flcd \(/ 2^{5}\) & 1024Hz & 976.56 Hz & 1464.84 Hz & 468.75 Hz \\
\hline 0 & 1 & 0 & flcd \(/ 2^{6}\) & 512 Hz & 488.28 Hz & 732.42 Hz & 234.38 Hz \\
\hline 0 & 1 & 1 & flcd/ \(2^{7}\) & 256Hz & 244.14 Hz & 366.21 Hz & 117.19 Hz \\
\hline 1 & 0 & 0 & flcd \(/ 2^{8}\) & 128 Hz & 122.07 Hz & 183.1 Hz & 58.59 Hz \\
\hline 1 & 0 & 1 & flcd \(/ 2^{9}\) & 64 Hz & 61.04 Hz & 91.55 Hz & 29.29 Hz \\
\hline \multicolumn{3}{|c|}{Other than the above} & \multicolumn{5}{|c|}{Setting prohibited (same as "000" setting)} \\
\hline
\end{tabular}

Caution Bits 3 and 7 must be set to 0 .

Remarks 1. \(\mathrm{f}_{\mathrm{XT}}\) : XT1 clock oscillation frequency
2. fiL: Low-speed on-chip oscillator clock frequency

LCD frame frequency \((\mathrm{Hz})\) example :
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline Duty & \begin{tabular}{c}
\(\mathrm{LCDCL}=64 \mathrm{~Hz}\) \\
\((T=15.6 \mathrm{~ms})\)
\end{tabular} & \begin{tabular}{c}
\(\mathrm{LCDCL}=128 \mathrm{~Hz}\) \\
\((T=7.8 \mathrm{~ms})\)
\end{tabular} & \begin{tabular}{c}
\(\mathrm{LCDCL}=256 \mathrm{~Hz}\) \\
\((T=3.9 \mathrm{~ms})\)
\end{tabular} & \begin{tabular}{c}
\(\mathrm{LCDCL}=\) \\
122.07 Hz \\
\((T=8.192 \mathrm{~ms})\)
\end{tabular} & \begin{tabular}{c}
\(\mathrm{LCDCL}=\) \\
244.14 Hz \\
\((T=4.096 \mathrm{~ms})\)
\end{tabular} & \begin{tabular}{c}
\(\mathrm{LCDCL}=\) \\
234.38 Hz \\
\((T=4.27 \mathrm{~ms})\)
\end{tabular} \\
\hline \(1 / 3\) & 21 & 43 & 85 & 40 & 81 & 78 \\
\hline \(1 / 4\) & 16 & 32 & 64 & 30 & 61 & 58 \\
\hline Static & 64 & 128 & 256 & 122 & 244 & 234 \\
\hline
\end{tabular}

Remark Frame period TF \(=3 \times\) T when \(1 / 3\) duty mode
\(\mathrm{TF}=4 \times\) T when \(1 / 4\) duty mode
\(\mathrm{TF}=\mathrm{T}\) when static mode

\section*{(4) LCD port function register 0 (LCDPFO)}

This register sets whether to use pins P00 to P07 as port pins (other than segment output pins) or segment output pins.
LCDPFO is set using a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets LCDPFO to 00H.

Figure 16-5. Format of LCD Port Function Register 0
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|l|}{Address: F0050H After reset: 00 H R/W} \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline LCDPFO & LCDPF07 & LCDPF06 & LCDPF05 & LCDPF04 & LCDPF03 & LCDPF02 & LCDPF01 & LCDPF00 \\
\hline & LCDPF0n & \multicolumn{7}{|c|}{Port/segment output specification} \\
\hline & 0 & \multicolumn{7}{|l|}{Used as port or alternate function other than segment output} \\
\hline & 1 & \multicolumn{7}{|l|}{Used as segment output} \\
\hline
\end{tabular}

Remark \(\mathrm{n}=0\) to 7
(5) LCD port function register 1 (LCDPF1)

This register sets whether to use pins P10 to P17 as port pins (other than segment output pins) or segment output pins.
LCDPF1 is set using a 1-bit or 8 -bit memory manipulation instruction.
Reset signal generation sets LCDPF1 to 00 H .

Figure 16-6. Format of LCD Port Function Register 1

Address: F0051H After reset: 00H R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline LCDPF1 & LCDPF17 & LCDPF16 & LCDPF15 & LCDPF14 & LCDPF13 & LCDPF12 & LCDPF11 & LCDPF10 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline LCDPF1n & \multicolumn{1}{c|}{ Port/segment output specification } \\
\hline 0 & Used as port or alternate function other than segment output \\
\hline 1 & Used as segment output \\
\hline
\end{tabular}

\section*{Remark \(\mathrm{n}=0\) to 7}
(6) LCD port function register 3 (LCDPF3)

This register sets whether to use pins P30 to P37 as port pins (other than segment output pins) or segment output pins.
LCDPF3 is set using a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets LCDPF3 to 00H.

Figure 16-7. Format of LCD Port Function Register 3
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: F0053H & \multicolumn{2}{|l|}{After reset: 00 H R/W} & & & & & & \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline LCDPF3 & LCDPF37 & LCDPF36 & LCDPF35 & LCDPF34 & LCDPF33 & LCDPF32 & LCDPF31 & LCDPF30 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline LCDPF3n & \multicolumn{1}{c|}{ Port/segment output specification } \\
\hline 0 & Used as port or alternate function other than segment output \\
\hline 1 & Used as segment output \\
\hline
\end{tabular}

Remark \(\mathrm{n}=0\) to 7
<R> (7) LCD port function register 4 (LCDPF4)
This register sets whether to use pins P42 to P47 of 128-pin products as port pins (other than segment output pins) or segment output pins.
LCDPF3 is set using a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets LCDPF3 to 00H.

Figure 16-8. Format of LCD Port Function Register 3

Address: F0054H After reset: 00H R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline LCDPF4 & LCDPF47 & LCDPF46 & LCDPF45 & LCDPF44 & LCDPF43 & LCDPF2 & 0 & 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline LCDPF4n & \multicolumn{1}{c|}{ Port/segment output specification } \\
\hline 0 & Used as port or alternate function other than segment output \\
\hline 1 & Used as segment output \\
\hline
\end{tabular}

Remark \(\mathrm{n}=2\) to 7
(8) LCD port function register 5 (LCDPF5)

This register sets whether to use pins P50 to P57 as port pins (other than segment output pins) or segment output pins.
LCDPF5 is set using a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets LCDPF5 to 00H.

Figure 16-9. Format of LCD Port Function Register 5

Address: F0055H After reset: 00H R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline LCDPF5 & LCDPF57 & LCDPF56 & LCDPF55 & LCDPF54 & LCDPF53 & LCDPF52 & LCDPF51 & LCDPF50 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline LCDPF5n & \multicolumn{1}{c|}{ Port/segment output specification } \\
\hline 0 & Used as port or alternate function other than segment output \\
\hline 1 & Used as segment output \\
\hline
\end{tabular}

Remark \(\mathrm{n}=0\) to 7
(9) LCD port function register 7 (LCDPF7)

This register sets whether to use pins P72 to P75 as port pins (other than segment output pins) or segment output pins.
LCDPF7 is set using a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets LCDPF7 to 00H.

Figure 16-10. Format of LCD Port Function Register 7
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Address: F0057H & After re & t: 00 H & & & & & & & \\
\hline Symbol & 7 & & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline LCDPF7 & 0 & & 0 & LCDPF75 & LCDPF74 & LCDPF73 & LCDPF72 & 0 & 0 \\
\hline & LCDPF7n & & & & Port/se & nt output sp & fication & & \\
\hline & 0 & Used & as & alternate fun & n other than & gment outpu & & & \\
\hline & 1 & Used & as & t output & & & & & \\
\hline
\end{tabular}

Remark \(\mathrm{n}=0\) to 7
(10) LCD port function register 8 (LCDPF8)

This register sets whether to use pins P80 to P87 as port pins (other than segment output pins) or segment output pins.

LCDPF8 is set using a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets LCDPF8 to 00H.

Figure 16-11. Format of LCD Port Function Register 8

\begin{tabular}{|c|l|}
\hline LCDPF8n & \multicolumn{1}{c|}{ Port/segment output specification } \\
\hline 0 & Used as port or alternate function other than segment output \\
\hline 1 & Used as segment output \\
\hline
\end{tabular}

Remark \(\mathrm{n}=0\) to 7
(11) LCD port function register 9 (LCDPF9)

This register sets whether to use pins P90 to P97 as port pins (other than segment output pins) or segment output pins.
LCDPF9 is set using a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets LCDPF9 to 00H.

Figure 16-12. Format of LCD Port Function Register 9
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: F0059 Symbol & After res 7 & \[
\text { t: 00H }{ }_{6}
\] & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline LCDPF9 & LCDPF97 & LCDPF96 & LCDPF95 & LCDPF94 & LCDPF93 & LCDPF92 & LCDPF91 & LCDPF90 \\
\hline & LCDPF9n & \multicolumn{7}{|c|}{Port/segment output specification} \\
\hline & 0 & \multicolumn{7}{|l|}{Used as port or alternate function other than segment output} \\
\hline & 1 & \multicolumn{7}{|l|}{Used as segment output} \\
\hline
\end{tabular}

Remark \(\mathrm{n}=0\) to 7

\section*{(12) LCD port function register 13 (LCDPF13)}

This register sets whether to use pins P136 as port pins (other than segment output pins) or segment output pins.
LCDPF13 is set using a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets LCDPF13 to 00H.

Figure 16-13. Format of LCD Port Function Register 13
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|l|}{Address: F005DH After reset: 00H R/W} \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline LCDPF13 & 0 & LCDPF136 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline & LCDPF13n & \multicolumn{7}{|c|}{Port/segment output specification} \\
\hline & 0 & \multicolumn{7}{|l|}{Used as port or alternate function other than segment output} \\
\hline & 1 & \multicolumn{7}{|l|}{Used as segment output} \\
\hline
\end{tabular}

\section*{Remark \(\mathrm{n}=0\) to 7}

\subsection*{16.4 Setting LCD Controller/Driver}

Set the LCD controller/driver using the following procedure:
\(<1>\) Set the LCD drive method via MDSET0 and MDSET1 (bits 4 and 5 of the LCD mode register (LCDMD)).
\(<2>\) Set the pins to be used as segment outputs to the port function registers (LCDPFO, LCDPF1, LCDPF3 to LCDPF5, LCDPF7 to LCDPF9, LCDPF13).
\(<3>\) Set an initial value to the RAM for LCD display.
<4> Set the number of time slices via LCDM0 to LCDM2 (bits 0 to 2 of the LCD display mode register (LCDM)).
\(<5>\) Set the LCD source clock and LCD clock via LCD clock control register (LCDCO).
<6> Set SCOC (bit 6 of the LCD display mode register (LCDM)) to 1 .
\(<7>\) Start output corresponding to each data memory by setting LCDON (bit 7 of the LCD display mode register (LCDM)) to 1.

Subsequent to this procedure, set the data to be displayed in the data memory.

Remark Use the following procedure to set to the display-off state and disconnect the internal resistors when using the internal resistance division method.
\(<1>\) Clear LCDON (bit 7 of LCDM) (LCDON = 0).
Deselect signals are output from all segment pins and common pins, and a non-display state is entered.
<2> Clear SCOC (bit 6 of the LCD display mode register (LCDM)) (SCOC = 0). Ground levels are output from all segment pins and common pins.
\(<3>\) Assume MDSETO, MDSET1 (bits 4 and 5 of the LCD mode register \((\operatorname{LCDMD}))=(0,0)\) and set to no internal resistor connection (power save mode).

Caution When displaying in a mode with a large number of COMs, such as 4 COM, VLco may not be able to obtain sufficient contrast under the low-voltage conditions, depending on the panel characteristics. Use the LCD controller/driver after having performed thorough LCD display evaluation and confirmed that there are no problems regarding the display quality.

\subsection*{16.5 LCD Display Data Memory}

The LCD display data memory is mapped at the following addresses:
F0300H to F0334H for R5F10TPx, R5F10DPx, and R5F10DSx
F0300H to F032FH for R5F10CMx and R5F10DMx
F0300H to F032CH for R5F10CLx, R5F10DLx, R5F10CGx and R5F10DGx
Data in the LCD display data memory can be displayed on the LCD panel using the LCD controller/driver.
Figure 16-13 shows the relationship between the contents of the LCD display data memory and the segment/common outputs.

The areas not to be used for display can be used as normal RAM.

Figure 16-14. Relationship between LCD Display Data Memory Contents and Segment/Common Outputs (1/3) (a) R5F10CGx/R5F10DGx
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & b7 & b6 & b5 & b4 & b3 & b2 & b1 & b0 & \multirow[b]{2}{*}{SEG44} \\
\hline F032CH & 0 & 0 & 0 & 0 & & & & & \\
\hline F032BH & 0 & 0 & 0 & 0 & & & & & SEG43 \\
\hline F032AH & 0 & 0 & 0 & 0 & & & & & SEG42 \\
\hline
\end{tabular}


Note R5F10CGx/R5F10DGx has 27 segment signals (SEG0 to SEG7, SEG9, SEG14 to SEG15, SEG24 to SEG27, SEG29 to SEG35, SEG40 to SEG44).
Thus, SEG8 (F0308H), SEG10 to SEG13 (F030AH to F030DH), SEG16 to SEG23 (F0310H to F0317H), SEG28 (F031CH) and SEG36 to SEG39 (F0324H to F0327H) are not existed.

Caution No memory is allocated to the higher 4 bits. Be sure to set these bits to 0 .

Figure 16-14. Relationship between LCD Display Data Memory Contents and Segment/Common Outputs (2/3) (b) R5F10CLx/R5F10DLx


Note R5F10CLx/R5F10DLx has 39 segment signals (SEG0 to SEG9, SEG14 to SEG19, SEG21, SEG23 to SEG44).
Thus, SEG10 to SEG13 (F030AH to F030DH), SEG20 (F0314H), and SEG22 (F0316H) are not existed.

Caution No memory is allocated to the higher 4 bits. Be sure to set these bits to 0 .
(c) R5F10CMx/R5F10DMx
\begin{tabular}{c|c|c|c|c|c|c|c|c|c} 
& \multicolumn{2}{c}{ b7 } & b6 & b5 & b4 & b3 & b2 & \multicolumn{1}{c}{ b1 } & b0 \\
\cline { 2 - 9 } F032FH & 0 & 0 & 0 & 0 & & & & \\
F032EH & 0 & 0 & 0 & 0 & & & & \\
SEG47 \\
F032DH & 0 & 0 & 0 & 0 & & & & \\
SEG46 \\
\cline { 2 - 8 } & SEG45
\end{tabular}


Note R5F10CMx/R5F10DMx have 48 segment signals (SEG0 to SEG47).

Caution No memory is allocated to the higher 4 bits. Be sure to set these bits to 0 .

Figure 16-14. Relationship between LCD Display Data Memory Contents and Segment/Common Outputs (2/3) (d) R5F10TPx/R5F10DPx


Note R5F10TPx/R5F10DPx has 53 segment signals (SEG0 to SEG52).

Caution No memory is allocated to the higher 4 bits. Be sure to set these bits to 0 .
(e) R5F10DSx


Note R5F10DSx has 54 segment signals (SEG0 to SEG53).

Caution No memory is allocated to the higher 4 bits. Be sure to set these bits to 0 .

\subsection*{16.6 Common and Segment Signals}

Each pixel of the LCD panel turns on when the potential difference between the corresponding common and segment signals becomes higher than a specific voltage (LCD drive voltage, VLCD). The pixels turn off when the potential difference becomes lower than VLcd.

Applying DC voltage to the common and segment signals of an LCD panel causes deterioration. To avoid this problem, this LCD panel is driven by AC voltage.

\section*{(1) Common signals}

Each common signal is selected sequentially according to a specified number of time slices at the timing listed in Table 16-3. In the static display mode, the same signal is output to COMO to COM3.

In the three-time-slice mode, leave the COM3 pin open.

Table 16-3. COM Signals
\begin{tabular}{|l|l|l|l|c|}
\hline \begin{tabular}{l} 
Number of \\
Time Slices
\end{tabular} & COM Signal & COM1 & COM2 & COM3 \\
\hline Static display mode & & & & \\
\hline Three-time-slice mode & \(\square\) & & & \\
\hline Four-time-slice mode & & & & Open \\
\hline
\end{tabular}

\section*{(2) Segment signals}

\section*{(a) R5F10CGx/R5F10DGx}

The segment signals correspond to 27 bytes of the LCD display data memory ( FO 0300 H to \(\mathrm{F} 0307 \mathrm{H}, \mathrm{F} 0309 \mathrm{H}\), F030EH, F030FH, F0318H to F031BH, F031DH to F0323H, F0328H to F032CH) during an LCD display period, bits \(0,1,2\), and 3 of each byte are read in synchronization with COM0, COM1, COM2, and COM3, respectively. If a bit is 1 , it is converted to the select voltage, and if it is 0 , it is converted to the deselect voltage. The conversion results are output to the segment pins (SEG0 to SEG7, SEG9, SEG14 to SEG15, SEG24 to SEG27, SEG29 to SEG35, SEG40 to SEG44).

\section*{(b) R5F10CLx/R5F10DLx}

The segment signals correspond to 39 bytes of the LCD display data memory (F0300H to F0309H, F030EH to \(\mathrm{F} 0313 \mathrm{H}, \mathrm{F0315H}, \mathrm{F0317H}\) to F 032 CH ) during an LCD display period, bits \(0,1,2\), and 3 of each byte are read in synchronization with COM0, COM1, COM2, and COM3, respectively. If a bit is 1 , it is converted to the select voltage, and if it is 0 , it is converted to the deselect voltage. The conversion results are output to the segment pins (SEG0 to SEG9, SEG14 to SEG19, SEG21, SEG23 to SEG44).

\section*{(c) R5F10CMx/R5F10DMx}

The segment signals correspond to 48 bytes of the LCD display data memory (F0300H to F032FH) during an LCD display period, bits \(0,1,2\), and 3 of each byte are read in synchronization with COM0, COM1, COM2, and COM3, respectively. If a bit is 1 , it is converted to the select voltage, and if it is 0 , it is converted to the deselect voltage. The conversion results are output to the segment pins (SEG0 to SEG47).

\section*{(d) R5F10TPx/R5F10DPx}

The segment signals correspond to 53 bytes of the LCD display data memory ( F 0300 H to F 0334 H ) during an LCD display period, bits \(0,1,2\), and 3 of each byte are read in synchronization with COMO, COM1, COM2, and COM3, respectively. If a bit is 1 , it is converted to the select voltage, and if it is 0 , it is converted to the deselect voltage. The conversion results are output to the segment pins (SEG0 to SEG52).
(e) R5F10DSx

The segment signals correspond to 54 bytes of the LCD display data memory ( FO 0300 H to F 0335 H ) during an LCD display period, bits \(0,1,2\), and 3 of each byte are read in synchronization with COM0, COM1, COM2, and COM3, respectively. If a bit is 1 , it is converted to the select voltage, and if it is 0 , it is converted to the deselect voltage. The conversion results are output to the segment pins (SEG0 to SEG53).

Check, with the information given above, what combination of front-surface electrodes (corresponding to the segment signals) and rear-surface electrodes (corresponding to the common signals) forms display patterns in the LCD display data memory, and write the bit data that corresponds to the desired display pattern on a one-toone basis.
LCD display data memory bits 1 to 3 are not used for LCD display in the static display, and bit 3 is not used for three-time slot mode, respectively. So these bits can be used for purposes other than display.
The higher 4 bits of " FO 00 H to F 0335 H " are fixed to 0 .
(3) Output waveforms of common signals and segment signals during LCD display signal output period

The voltages shown in Table 16-4 are output to the common signals and segment signals during the LCD display signal output period.

When both common and segment signals are at the select voltage, a display on-voltage of \(\pm \mathrm{V}\) Lcd is obtained. The other combinations of the signals correspond to the display off-voltage

Table 16-4. LCD Drive Voltage
(a) Static display mode (during LCD display signal output period)
\begin{tabular}{|c|c|c|}
\hline Segment Signal & Select Signal Level & Deselect Signal Level \\
\hline Common Signal & Vss/Vıco & Vıco/Vss \\
\hline VLco/Vss & -VLCD/+VLCD & \(0 \mathrm{~V} / 0 \mathrm{~V}\) \\
\hline
\end{tabular}
(b) \(1 / 3\) bias method (during LCD display signal output period)
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Common Signal Segment Signal}} & Select Signal Level & Deselect Signal Level \\
\hline & & Vss/Vıco & VLC1/Vlc2 \\
\hline Select signal level & Vıco/Vss & -VLcd/+VLCd & \(-\frac{1}{3} \mathrm{~V}_{\text {LCD }} /+\frac{1}{3} \mathrm{~V}_{\text {LCD }}\) \\
\hline Deselect signal level & Vıc2/Vlc1 & \(-\frac{1}{3} \mathrm{~V}_{\text {LCD }} /+\frac{1}{3} \mathrm{~V}_{\text {LCD }}\) & \(+\frac{1}{3} \mathrm{~V}_{\text {LCD }} /-\frac{1}{3} \mathrm{~V}_{\text {LCD }}\) \\
\hline
\end{tabular}

Figure \(\mathbf{1 6 - 1 5}\) shows the common signal waveforms, and Figure \(\mathbf{1 6 - 1 6}\) shows the voltages and phases of the common and segment signals.

Figure 16-15. Common Signal Waveforms
(a) Static display mode


T: One LCD clock period \(\quad T_{F}\) : Frame frequency
(b) \(1 / 3\) bias method


T: One LCD clock period \(\quad T_{F}\) : Frame frequency

Figure 16-16. Voltages and Phases of Common and Segment Signals
(a) Static display mode


T: One LCD clock period
(b) \(1 / 3\) bias method


T: One LCD clock period

\subsection*{16.7 Display Modes}

\subsection*{16.7.1 Static display example}

Figure \(\mathbf{1 6 - 1 8}\) shows how the three-digit LCD panel having the display pattern shown in Figure \(\mathbf{1 6 - 1 7}\) is connected to the segment signals (SEG0 to SEG23) and the common signal (COM0) of the RL78/D1A chip. This example displays data " 12.3 " in the LCD panel. The contents of the display data memory ( F 0300 H to F 0317 H ) correspond to this display.

The following description focuses on numeral "2." ( こ. ) displayed in the second digit. To display "2." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG8 to SEG15 pins according to Table 16-5 at the timing of the common signal COMO; see Figure \(\mathbf{1 6 - 1 7}\) for the relationship between the segment signals and LCD segments.

Table 16-5. Select and Deselect Voltages (СОМ0)
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline Common & Segment & SEG8 & SEG9 & SEG10 & SEG11 & SEG12 & SEG13 & SEG14 \\
SEG15 \\
\hline COM0 & Select & Deselect & Select & Select & Deselect & Select & Select & Select \\
\hline
\end{tabular}

According to Table 16-5, it is determined that the bit-0 pattern of the display data memory locations (F0308H to F030FH) must be 10110111.

Figure 16-19 shows the LCD drive waveforms of SEG11 and SEG12, and COM0. When the select voltage is applied to SEG11 at the timing of COMO, an alternate rectangle waveform, \(+\mathrm{V}_{\mathrm{LCD}} /-\mathrm{V}\) LCD, is generated to turn on the corresponding LCD segment.

COM1 to COM3 are supplied with the same waveform as for COM0. So, COM0 to COM3 may be connected together to increase the driving capacity.

Figure 16-17. Static LCD Display Pattern and Electrode Connections



Remark \(\mathrm{n}=0\) to 2

Figure 16-18. Example of Connecting Static LCD Panel


Figure 16-19. Static LCD Drive Waveform Examples


SEG12

\(\qquad\)

\subsection*{16.7.2 Three-time-slice display example}

Figure \(\mathbf{1 6 - 2 1}\) shows how the 8 -digit LCD panel having the display pattern shown in Figure \(\mathbf{1 6 - 2 0}\) is connected to the segment signals (SEG0 to SEG23) and the common signals (COM0 to COM2) of the RL78/D1A chip. This example displays data "123456.78" in the LCD panel. The contents of the display data memory (addresses F0300H to F0317H) correspond to this display.

The following description focuses on numeral "6." ( E . ) displayed in the third digit. To display "6." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG6 to SEG8 pins according to Table 16-6 at the timing of the common signals COMO to COM2; see Figure \(\mathbf{1 6 - 2 0}\) for the relationship between the segment signals and LCD segments.

Table 16-6. Select and Deselect Voltages (COM0 to COM2)
\begin{tabular}{|l|c|c|c|}
\hline Common & SEG6 & SEG7 & SEG8 \\
\hline COM0 & Deselect & Select & Select \\
\hline COM1 & Select & Select & Select \\
\hline COM2 & Select & Select & - \\
\hline
\end{tabular}

According to Table 16-6, it is determined that the display data memory location (F0306H) that corresponds to SEG6 must contain x110.

Figure 16-22 shows an example of LCD drive waveforms between the SEG6 signal and each common signal in the \(1 / 3\) bias method. When the select voltage is applied to SEG6 at the timing of COM1 or COM2, an alternate rectangle waveform, \(+\mathrm{V}_{\mathrm{LCD}} /-\mathrm{V}_{\mathrm{LCD}}\), is generated to turn on the corresponding LCD segment.

Figure 16-20. Three-Time-Slice LCD Display Pattern and Electrode Connections



Remark \(\mathrm{n}=0\) to 7

Figure 16-21. Example of Connecting Three-Time-Slice LCD Panel
Data memory address

x': Can be used to store any data because there is no corresponding segment in the LCD panel.
\(\times\) : Can always be used to store any data because the three-time-slice mode is being used.

Figure 16-22. Three-Time-Slice LCD Drive Waveform Examples (1/3 Bias Method)


\subsection*{16.7.3 Four-time-slice display example}

Figure \(\mathbf{1 6 - 2 4}\) shows how the 12-digit LCD panel having the display pattern shown in Figure 16-23 is connected to the segment signals (SEG0 to SEG23) and the common signals (COM0 to COM3) of the RL78/D1A chip. This example displays data "123456.789012" in the LCD panel. The contents of the display data memory (addresses F0300H to F0317H) correspond to this display.

The following description focuses on numeral "6." ( 5. ) displayed in the seventh digit. To display "6." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG12 and SEG13 pins according to Table 16-7 at the timing of the common signals COMO to COM3; see Figure \(\mathbf{1 6 - 2 3}\) for the relationship between the segment signals and LCD segments.

Table 16-7. Select and Deselect Voltages (COM0 to COM3)
\begin{tabular}{|l|c|c|}
\hline Common & SEG12 & SEG13 \\
\hline COM0 & Select & Select \\
\hline COM1 & Deselect & Select \\
\hline COM2 & Select & Select \\
\hline COM3 & Select \\
\hline
\end{tabular}

According to Table 16-7, it is determined that the display data memory location (F030CH) that corresponds to SEG12 must contain 1101.

Figure \(\mathbf{1 6 - 2 5}\) shows examples of LCD drive waveforms between the SEG12 signal and each common signal. When the select voltage is applied to SEG12 at the timing of COMO, an alternate rectangle waveform, + VLcD/-VLCD, is generated to turn on the corresponding LCD segment.

Figure 16-23. Four-Time-Slice LCD Display Pattern and Electrode Connections



Remark \(\mathrm{n}=0\) to 11

Figure 16-24. Example of Connecting Four-Time-Slice LCD Panel
Data memory address


Figure 16-25. Four-Time-Slice LCD Drive Waveform Examples (1/3 Bias Method)

SEG12

\(\qquad\)


Remark The waveforms for COM2 to SEG12 and COM3 to SEG12 are omitted.

\subsection*{16.8 Supplying LCD Drive Voltages Vlco, Vlc1, and Vlc2}

The AMP for VLCO is only enabled at 3 V mode.
Remark: 3V mode (step-down transforming, MDSET1-0=11 ) 5 V mode (no step-down transforming, MDSET1-0=01 )


Note There is no VLCx pins in this product.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ mode } & LCDR0 & LCDR1 & LCDR2 & LCDR3 & LCDR4 \\
\hline Static or or \(1 / 3\) bias mode & \begin{tabular}{l} 
no step-down \\
transforming
\end{tabular} & R & R & R & R & \(0^{* *}\) \\
\cline { 2 - 7 } & \begin{tabular}{l} 
step-down \\
transforming
\end{tabular} & 2 R & R & R & \(\mathrm{R}^{*}\) & \(0^{* *}\) \\
\hline
\end{tabular}

With the RL78/D1A, a LCD drive power supply is generated using internal resistance division method.
The RL78/D1A incorporates voltage divider resistors for generating LCD drive power supplies. Using internal voltage divider resistors, a LCD drive power supply that meet each bias method listed in Table 16-8 can be generated, without using external voltage divider resistors.

Table 16-8. LCD Drive Voltages (with On-Chip Voltage Divider Resistors)
\begin{tabular}{|l|c|c|}
\hline LCD Drive Voltage Pin & Bias Method & \begin{tabular}{c} 
No Bias \\
(Static)
\end{tabular} \\
\hline \(\mathrm{V}_{\mathrm{LCO}}\) & \(\mathrm{V}_{\mathrm{LCD}}\) & \(1 / 3\) Bias Method \\
\hline \(\mathrm{V}_{\mathrm{LC} 1}\) & \(\frac{2}{3} \mathrm{~V}_{\mathrm{LCD}}\) & \(\frac{2}{3} \mathrm{~V}_{\mathrm{LCD}}\) \\
\hline \(\mathrm{V}_{\mathrm{LC} 2}\) & \(\frac{1}{3} \mathrm{~V}_{\mathrm{LCD}}\) & \(\frac{1}{3} \mathrm{~V}_{\mathrm{LCD}}\) \\
\hline \(\mathrm{V}_{\mathrm{LC}}\) & \(\mathrm{V}_{\mathrm{SS}}\) & \(\mathrm{V}_{\mathrm{SS}}\) \\
\hline
\end{tabular}

Figure 16-26 shows examples of generating LCD drive voltages internally according to Table 16-8.

Table 16-9. Truth Table of LCD Mode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline LCDM_2 & LCDM_0 & MDSET1 & MDSET0 & Bias & step-down transforming & LCDR0 & LCDR1 & LCDR2 & LCDR3 & LCDR4 \\
\hline 0 & 0 & 0 & 1 & \multirow[t]{2}{*}{\[
\begin{gathered}
1 / 3 \\
\text { (Four-time slot) }
\end{gathered}
\]} & No & N/A & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & N/A \\
\hline 0 & 0 & 1 & 1 & & Yes & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & N/A \\
\hline 0 & 1 & 0 & 1 & \multirow[t]{2}{*}{\(1 / 3\)
(Three-time slot)} & No & N/A & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & N/A \\
\hline 0 & 1 & 1 & 1 & & Yes & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & N/A \\
\hline 1 & 0 & 0 & 1 & \multirow[t]{2}{*}{Static} & No & N/A & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & N/A \\
\hline 1 & 0 & 1 & 1 & & Yes & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & N/A \\
\hline
\end{tabular}

Figure 16-27. Examples of LCD Drive Power Connections
(a) 1/3 bias method and static display mode
(MDSET1, MDSET0 \(=0,1\) )
(example of \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LC}}=5 \mathrm{~V}\) )


VLCO=VDD
(b) \(1 / 3\) bias method and static display mode
(MDSET1, MDSETO = 1, 1)
(example of \(\mathrm{VDD}_{\mathrm{D}}=5 \mathrm{~V}, \mathrm{VLco}=3 \mathrm{~V}\) )


\section*{CHAPTER 17 LCD BUS INTERFACE (128-pin products only)}

The LCD Bus Interface connects the internal RL78 bus system to an external LCD Controller/Driver. It provides an asynchronous 8-bit parallel data bus and two control lines.

The LCD Bus Interface supports bidirectional communication. You can send data to and query data from the LCD controller

\subsection*{17.1 Functions of LCD Bus Interface}

The functions of the LCD Bus Interface in the RL78/D1A are as follows.
- Support of two different control signals modes:
- mod80 with separate read and write strobe
- mod68 with read/write signal and data strobe "E" with selectable level
- Data transfer sequence starts when internal data bus access LBDATA register
- 8/16 bit write and read operations
- Programmable transfer speed (max. 10 MHz ) through
- selectable clock input
- programmable transfer time
- programmable wait states
- DMA trigger generation selectable upon two events (The interrupt can be used as DMA trigger only.)
- internal data transfer allowed
- external bus access completed
- Flags that indicate the status of the data register and the progress of data transfer to or from the LCD controller.
- DMA for read and write operations

Caution When LCDB is used under EVDDx \(\leqq\) VDD, registers of LCD CID related must be initial value (LCDON=0, SCOC=0, MDSET1-0=00, LCDPFx=0), otherwise the normal operation can't be guaranteed.

Remark If the concerned pins are configured as LCD Bus Interface pins, change between input and output is performed automatically by LCD Bus Interface to do read and write operations.

\subsection*{17.2 Configuration of LCD Bus Interface}

The LCD Bus Interface consists of the following hardware.

Table 17-1. Configuration of LCD Bus Interface
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Item } & \\
\hline Data I/O pins & 8 pins (DBD7 to DBD0) \\
\hline Control pins & \begin{tabular}{l}
\(\overline{\text { DBWR }}, \overline{\text { DBRD }}\) (mod80 mode (IMD \(=0)\) ) \\
R/W, E (mod68 mode (IMD = 1))
\end{tabular} \\
\hline Data registers & \begin{tabular}{l} 
LCD Bus Interface data register (LBDATA, LBDATAL) \\
LCD Bus Interface read data register (LBDATAR, LBDATARL)
\end{tabular} \\
\hline Control registers & \begin{tabular}{l} 
LCD Bus Interface mode register (LBCTL) \\
LCD Bus Interface cycle time register (LBCYC) \\
LCD Bus Interface wait status register (LBWST) \\
Port Mode registers 4,11 (PM4,PM11) \\
Port registers 4,11 (P4,P11) \\
Peripheral Enable Register 1 (PER1)
\end{tabular} \\
\hline
\end{tabular}

Figure 17-1. Block Diagram of LCD Bus Interface


\section*{(1) LCD Bus Interface data register (LBDATA, LBDATAL)}

LBDATA contains the data that is transferred via the LCD Bus Interface.
This register can be read/written by 2 different ways as the followings:
- LBDATA: 16-bit access
- LBDATAL: 8-bit access

Reset signal generation sets LBDATA to 0000H.

Figure 17-2. Format of LCD Bus Interface data register (LBDATA, LBDATAL)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Address: & FFF4 & \multicolumn{7}{|c|}{After reset: 0000 H R/W} & \multicolumn{8}{|c|}{LBDATAL} \\
\hline Symbol & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline LBDATA & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}

\section*{Access types}

Depending on the access to this register (8-bit or 16-bit), a defined number of transfers via the external bus interface are performed:
- 8-bit accesses:

The 8-bit accesses is transferred via the bus interface.
- 16-bit accesses:

The 16 -bit accesses is split into 8 bits (first low-8bit, then high-8bit) that are transferred consecutively via the bus interface.

When the data is split into bits and transferred consecutively, the bit order is as follows:
\begin{tabular}{|l|l|}
\hline 15 & 7 \\
\hline 2nd 8-bit & 1st 8-bit \\
\hline
\end{tabular}

\section*{Write to this register}

A write operation to this register sets the busy flag LBCTL.BYF immediately.
If there is no LCD bus transfer in progress (LBCTL.TPF \(=0\) ), the data is copied to the write buffer and LBCTL.BYF is cleared.

If there is a transfer going on (LBCTL.TPF = 1), the data is not copied to the write buffer until the transfer has completed. As soon as the transfer is complete, the data is copied to the write buffer and LBCTL.BYF is cleared.
A transfer via the LCD Bus Interface starts as soon as the LBDATA register is copied to the write buffer. This is indicated by INTLCDB (DMA trigger) that becomes active, provided that LBCTL.TCIS \(=0\).

\section*{Read from this register}

A read operation from this register initiates a read transfer via the LCD Bus Interface. The data that is read from the register is always the data that was received during the previous transfer from the LCD Bus Interface.

Remarks 1. Every access must address the base address of the LBDATA register.
Access to the address of LBDATA's high 8 bits is prohibited.
2. LBCTL.BYF must be zero when accessing this register.

\section*{(2) LCD Bus Interface read data register (LBDATAR, LBDATARL)}

LBDATAR is read-only. It contains the data of the last previous read transfer via the LCD Interface. Reading this register does not start a new read transfer on the LCD Bus Interface.

This register can be read in 2 different units under following names:
- LBDATAR: 16-bit access
- LBDATARL: 8-bit access

Reset signal generation sets LBDATAR to 0000 H .

Figure 17-3. Format of LCD Bus Interface read data register (LBDATAR, LBDATARL)


This register can be read to obtain data that was transferred during a previous read operation to the LBDATA register without initiating a further LCD bus transfer.
Reading the LBDATAR register does not change the status of the LBCTL.BYF and LBCTL.TPF flags.

Remark Read access must address the base address of the LBDATAR register.
Access to the address of LBDATAR's upper 8 bits is prohibited.

\subsection*{17.3 Registers Controlling LCD Bus Interface}

The following ten registers are used to control the LCD Bus Interface.
- LCD Bus Interface mode register (LBCTL)
- LCD Bus Interface cycle time register (LBCYC)
- LCD Bus Interface wait status register (LBWST)
- Port Mode registers 4, 11 (PM4, PM11)
- Port registers 4, 11 (P4, P11)
- Peripheral Enable Register 1 (PER1)
(1) Peripheral enable register 1 (PER1)

PER1 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.
When the LCD Bus Interface is used, be sure to set bit 3 (LBEN) of this register to 1.
PER1 can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 17-4. Format of Peripheral Enable Register 1 (PER1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|l|}{Address: F00F1H After reset: 00 H R/W: Bits 0 to 2 and 6 (Read Only)} \\
\hline Symbol & <7> & 6 & <5> & <4> & <3> & 2 & 1 & 0 \\
\hline \multirow[t]{4}{*}{PER1} & ADCEN & 0 & MTRCEN & SGEN & LBEN & 0 & 0 & 0 \\
\hline & LBEN & \multicolumn{7}{|c|}{Control of LCD bus controller clock supply} \\
\hline & 0 & \multicolumn{7}{|l|}{\begin{tabular}{l}
Stops input clock supply. \\
- SFR used by the LCD bus controller cannot be written. \\
- The LCD bus controller is in the reset status.
\end{tabular}} \\
\hline & 1 & \multicolumn{7}{|l|}{\begin{tabular}{l}
Supplies input clock. \\
- SFR used by LCD bus controller can be read and written.
\end{tabular}} \\
\hline
\end{tabular}
(2) LCD Bus Interface mode register (LBCTL)

LBCTL controls the operation of LCD Bus Interface.
LBCTL is set using a 1 -bit or 8 -bit memory manipulation instruction.
Reset signal generation sets LBCTL to 00 H .

Figure 17-5. Format of LCD Bus Interface mode register (LBCTL)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Address: F0018H} & After reset: 00 H & \multicolumn{6}{|l|}{R/W} \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & <1> & <0> \\
\hline LBCTL & EL & IMD & LBC1 & LBC0 & TCIS & 0 & TPF & BYF \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline EL & Control the level of signal "E" in mod68 mode \\
\hline 0 & \(E\) is active high; data is read/written on the falling edge. \\
\hline 1 & \(E\) is active low, data is read/written on the rising edge. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline IMD & Mode of external bus interface access selection \\
\hline 0 & mod80 mode - control signals are \(\overline{\mathrm{WR}}\) and \(\overline{\mathrm{RD}}\) \\
\hline 1 & mod68 mode - control signals are E and \(\mathrm{R} / \overline{\mathrm{W}}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline LBC1 & LBC0 & \\
\hline 0 & 0 & fcLk \\
\hline 0 & 1 & fcLk/2 \\
\hline 1 & 0 & fcLk/4 \\
\hline 1 & 1 & fcLk/64 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline TCIS & \multicolumn{1}{c|}{ INTLCDB (DMA trigger) generation control bit } \\
\hline 0 & \begin{tabular}{l} 
During write access to the bus interface, an INTLCDB is generated as soon as data is transferred from \\
LBDATA to the write buffer. \\
During read access from the bus interface, an INTLCDB is generated as soon as data is available in the \\
LBDATA and LBDATAR registers.
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
During write access to the bus interface, an INTLCDB is generated as soon as data is transferred from \\
LBDATA to the write buffer. \\
During read access from the bus interface, an INTLCDB is generated as soon as data is available in the \\
LBDATA and LBDATAR registers.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline TPF & \multicolumn{1}{c|}{ Flag of transfer in progress on external bus interface } \\
\hline 0 & The external bus interface is idle \\
\hline 1 & Data is being transferred on the external bus interface \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline BYF & \\
\hline 0 & \begin{tabular}{l} 
Data can be read or written from/to LBDATA \\
Data can be read from LBDATAR
\end{tabular} \\
\hline 1 & Register LBDATA (LBDATAR) is busy \\
\hline
\end{tabular}

Cautions 1. Bits \(\mathbf{2}\) must be set to 0 .
2. Though the LBCTL.TPF flag is intended to determine the current status of the LCD bus data transfer, reading of this flag may indicate a wrong status by accident.
Therefore, instead of polling the LBCTL.TPF flag it is recommended to use a DMA transfer to load new LCD data into the LCD bus interface data register (LBDATAx).

\section*{(3) LCB Bus Interface cycle control register (LBCYC)}

LBCYC register determines the cycle time of the LCD Bus Interface.
The cycle time is the duration of one bus access for transferring one 8-bit data.
LBCYC is set using a 1 -bit or 8 -bit memory manipulation instruction.
Reset signal generation sets LBCYC to 00 H .

Figure 17-6. Format of LCB Bus Interface cycle control register (LBCYC)

Address: F0019H After reset: 02H R/W
\begin{tabular}{ll|l|l|l|c|c|c|c|c|}
\hline Symbol & 7 & 6 & 5 & 4 & & 3 & 2 & 1 & 0 \\
\cline { 2 - 8 } & LBCYC & 0 & 0 & CYC5 & CYC4 & CYC3 & CYC2 & CYC1 & CYC0 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline CYC5-CYC0 & \\
\hline 000000 B & Setting prohibited \\
\hline 000001 B & \\
\hline 000010 B & Cycle time is \(2 \times \mathrm{T}\) \\
\hline 000011 B & Cycle time is \(3 \times \mathrm{T}\) \\
\hline\(:\) & \(:\) \\
\hline 11110 B & Cycle time is \(62 \times \mathrm{T}\) \\
\hline 11111 B & Cycle time is \(63 \times \mathrm{T}\) \\
\hline
\end{tabular}

Remarks 1. T is the clock period of the selected clock (set by LBC1 and LBC0)
2. Always keep LBCYC \(\geq 2\).

\section*{(4) LCB Bus Interface wait control register (LBWST)}

LBWST determines the number of wait states of the LCD Bus Interface. The number of wait states defines the duration of the \(\overline{\text { DBWR }}\) and \(\overline{\text { DBRD }}\) signals. This duration must remain below the cycle time.
LBWST is set using a 1 -bit or 8-bit memory manipulation instruction.
Reset signal generation sets LBWST to 00 H .

Figure 17-7. Format of LCB Bus Interface wait control register (LBWST)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Address: F001AH} & \multicolumn{2}{|l|}{H After reset: 00 H} & \multicolumn{6}{|c|}{R/W} \\
\hline Symbol & 7 & & & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[t]{9}{*}{LBWST} & 0 & & & 0 & WST4 & WST3 & WST2 & WST1 & WST0 \\
\hline & \multicolumn{3}{|r|}{WST4-WST0} & \multicolumn{6}{|c|}{Wait cycles} \\
\hline & \multicolumn{3}{|c|}{00000B} & \multicolumn{6}{|l|}{No wait cycle inserted} \\
\hline & \multicolumn{3}{|c|}{00001B} & \multicolumn{6}{|l|}{1 wait cycle} \\
\hline & \multicolumn{3}{|c|}{00010B} & \multicolumn{6}{|l|}{2 wait cycle} \\
\hline & \multicolumn{3}{|c|}{00011B} & \multicolumn{6}{|l|}{3 wait cycle} \\
\hline & \multicolumn{3}{|c|}{:} & \multicolumn{6}{|c|}{:} \\
\hline & \multicolumn{3}{|c|}{11110B} & \multicolumn{6}{|l|}{30 wait cycle} \\
\hline & \multicolumn{3}{|c|}{11111B} & \multicolumn{6}{|l|}{31 wait cycle} \\
\hline
\end{tabular}

Remarks 1. 1 wait cycle is the clock period of the selected clock (set by LBC1 and LBCO).
2. Always keep \(\mathrm{WST} \leq \mathrm{CYC}-2\).

\section*{(5) Port mode registers 4, 11 (PM4, PM11)}

These registers set input/output of ports 4, 11 in 1-bit units.
When using the pins as LCD Bus Interface I/O, set the port register and port mode register as shown in Figure J8.

PM4, PM11 can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets these registers to FFH.
Figure J-8. Format of Port Mode Registers 4, 11 (PM4, PM11)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & Address & After reset & R/W \\
\hline PM4 & PM47 & PM46 & PM45 & PM44 & PM43 & PM42 & PM41 & PM40 & FFF24 & FFH & R/W \\
\hline PM11 & PM117 & PM116 & PM115 & PM114 & PM113 & PM112 & PM111 & PM110 & FFF2B & FFH & R/W \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline PMmn & \multicolumn{1}{|c|}{ Pmn pin I/O mode selection(m=4,11; \(\mathrm{n}=0\) to 7 ) } \\
\hline 0 & Output mode (output buffer on) \\
\hline 1 & Input mode (output buffer off) \\
\hline
\end{tabular}

\subsection*{17.4 Operation of Timing}

This section starts with the general timing and then presents examples of consecutive write and read operations.

\subsection*{17.4.1 Timing dependencies}

The following figure shows the general timing when the mod80 mode is used.
It illustrates the effect of the LBCYC and LBWST register settings. It explains also the impact of LBCTL.TCIS on the INTLCDB generation.

Figure 17-9. LCD Bus Interface timing (mod80 mode)


In mod80 mode, \(\overline{\mathrm{DBWR}}\) provides the write strobe \(\overline{\mathrm{WR}}\) and \(\overline{\mathrm{DBRD}}\) the read strobe \(\overline{\mathrm{RD}}\).

Notes 1. T is the clock period of the internal clock (SPCLK) selected with the LBC1 and LBC0 bits.
2. CYC is the chosen number of clock cycles (LBCYC).

Always keep LBCYC > 2 .
3. WST is the chosen number of wait states (LBWST).

Always keep LBWST < (LBCYC - 2).

The only difference in mod68 mode is, that \(\overline{\text { DBWR }}\) provides the read/write R/ \(\bar{W}\) strobe and \(\overline{\text { DBRD }}\) the \(E\) strobe. The active edge of the \(E\) strobe is defined by LBCTL.EL.

\subsection*{17.4.2 LCD Bus I/F states during and after accesses}

Changing between input and output mode of the LCD bus pins \(\operatorname{DB}[7: 0]\) is done automatically after they are configured as LCD Bus Interface pins via the port configuration registers.

After the pins are configured as \(\mathrm{DB}[7: 0]\) they are operating in input mode.
During and after a bus read access \(\mathrm{DB}[7: 0]\) are operating in input mode and retain this mode also after the read access is completed.

During and after a bus write access DB[7:0] are operating in output mode and retain this mode also after the write access is completed.

\subsection*{17.4.3 Writing to the LCD bus}

This section shows typical sequences of writing 16 bits and 8 bits to the LCD bus.

\section*{(1) 16-bit writing}

16-bit writing transmits two 8-bit data to the external LCD Controller/Driver.

Figure 17-10. Timing (mod80: LBTCTL.IMD = 0): write consecutive 16 bits,
\[
\text { LBWST = 5, LBCYC = 8, LBCTL.TCIS = } 0
\]


Note The timing diagrams are for functional explanation purposes only without any relevance to the real hardware implementation.

\section*{(a) Sequence}
\(<1>\) The first 16 bits of LCD data is written to the LBDATA register. The internal bus transfer takes some clocks until the interface register is written.
Then the busy flag LBCTL.BYF is set until the data is copied to the write buffer.
<2> The LBDATA register contents is copied to the write buffer. This clears LBCTL.BYF and causes the INTLCDB output to become active for one clock cycle. Transfer on the LCD bus interface starts with 8-bit data 0 . The flag LBCTL.TPF is set to indicate that a transfer is in progress.
\(<3>\) Caused by the INTLCDB, the DMA writes a second 16 bits to LBDATA.
The CPU can write this 16 bits as well after it has checked the busy flag LBCTL.BYF. The internal bus transfer again takes some clock cycles until the LBDATA register is written and LBCTL.BYF is set.
\(<4>\) Because the transfer (two 8-bit data) on the LCD bus interface is still going on and the LBDATA register contents can not be copied to the write buffer immediately, LBCTL.BYF is set.
\(<5>\) After the transfer over the LCD bus interface has been completed, the write buffer is filled with the contents of LBDATA. The busy flag LBCTL.BYF is cleared, and the INTLCDB becomes active for one clock cycle.

Filling the write buffer starts a new transfer to the external LCD controller.

\section*{(2) 8-bit writing}

Writing consecutive 8 bits transmits these 8 bits to the external LCD controller/driver.

Figure 17-11. Timing ( \(\bmod 68\) mode: LBTCTL.IMD = 1): write consecutive 8 bits,
LBWST \(=5\), LBCYC \(=8\), LBCTL.TCIS \(=0\)


Note The timing diagrams are for functional explanation purposes only without any relevance to the real hardware implementation.

\section*{(a) Sequence}
\(<1>\) The first 8 -bit of LCD data is written to the LBDATA register. The internal bus transfer takes some clocks until the register of the interface is written.
Then the busy flag LBCTL.BYF is set until the data is copied to the write buffer.
<2> The LBDATA register contents is copied to the write buffer. This clears LBCTL.BYF and causes the INTLCDB output to become active for one clock cycle. Transfer on the LCD bus interface is started. The flag LBCTL.TPF is set to indicate that a transfer is in progress.
\(<3>\) Caused by the INTLCDB, the DMA writes a second 8 -bit to LBDATA. The CPU can write this 8 -bit as well after it has checked the busy flag LBCTL.BYF. The internal bus transfer again takes some clock cycles until the LBDATA register is written and LBCTL.BYF is set.
<4> Since the transfer (one 8-bit data) on the LCD bus interface is still going on and the LBDATA register contents can not be copied to the write buffer immediately, the busy flag LBCTL.BYF remains set.
<5> After the transfer on the LCD bus interface has been completed, the write buffer is filled with the contents of LBDATA. The busy flag LBCTL.BYF is cleared and the INTLCDB becomes active for one clock cycle.

Filling the write buffer starts a new transfer to the external LCD controller.

\subsection*{17.4.4 Reading from the LCD bus}

You can read from the LCD bus in 8-bit or 16-bit format. The following shows typical sequences of reading 8 bits.

\section*{(1) 16-bit reading}

The following figure shows 16 bits read operation in mod80 mode.

Figure 17-12. Timing (mod80: LBTCTL.IMD \(=0\) ): read word, LBWST \(=5\), LBCYC \(=8\), LBCTL.TCIS \(=0\) and 1


Note The timing diagrams are for functional explanation purposes only without any relevance to the real hardware implementation.

\section*{(a) Sequence}
<1> A dummy read to the LBDATA register starts the transfer of four bytes from the external LCD controller. The busy flag LBCTL.BYF is set immediately. The "transfer in progress" flag LBCTL.TPF is set on the rising edge of the clock.
The data that is read from LBDATA belongs to a previous transfer and may be ignored.
\(<2>\) When the last of the four bytes is sampled and the complete word is available in the LBDATA register, the busy flag LBCTL.BYF is cleared.
The LBCTL.TPF flag remains set until the cycle time of the last byte has elapsed.
\(<3>\) A following read to the LBDATA register provides the LCD controller data and initiates a new transfer.

\section*{(2) 8-bit reading}

The following figure shows 8 bits read operation in mod68 mode.

Figure 17-13. Timing (mod68: LBTCTL.IMD = 1): read consecutive 8 bits, LBWST \(=4\), LBCYC \(=7\), LBCTL.TCIS \(=0\)

Read 3rd 8-bit from LBDATAR register without initiating a new transfer


Note The timing diagrams are for functional explanation purposes only without any relevance to the real hardware implementation.

\section*{(a) Sequence}
<1> A dummy read to the LBDATA register starts the transfer of one 8-bit data from the external LCD controller. The busy flag LBCTL.BYF is set immediately. The "transfer in progress" flag LBCTL.TPF is set on the rising edge of the clock.
The data that is read from LBDATA belongs to a previous transfer and may be ignored.
<2> When the data on the LCD Bus Interface is sampled, LBCTL.BYF is cleared and the data is available in LBDATA. The interrupt output INTLCD becomes active for one clock cycle.
<3> A new read to LBDATA is performed while the previous transfer has not been finished (cycle time not elapsed). The busy flag LBCTL.BYF is set immediately, but the new transfer is started after the previous one is complete. The "transfer in progress flag" LBCTL.TPF remains set.
The data that is read from LBDATA is the first 8-bit LCD data.
<4> Again, the data that has been sampled is available in LBDATA and the busy flag LBCTL.BYF is cleared.
\(<5>\) Steps 2 to 4 are repeated until the last 8 bits to be read has been sampled.
\(<6>\) The last 8 bits is not read from the LBDATA register but from LBDATAR in order to avoid a further read transfer on the LCD bus.

\subsection*{17.4.5 Write-Read-Write sequence on the LCD bus}

Figure 17-14 shows an example when a write access to the LCD bus is immediately followed by a read access and vice versa. The example is given in mod80 mode (LBCTL.IMD \(=0\) ) with 8 -bit transfers.

In mode68 mode (LBCTL.IMD = 1) the timing is equivalent, when the RD strobe is considered as the low active E signal (LBCTL.EL = 1).

Figure 17-14. Timing \((\bmod 80:\) LBTCTL.IMD \(=0): 8\)-bit write-read-write, LBWST \(=4\), LBCYC \(=7\), LBCTL.TCIS \(=0\)


\subsection*{17.5 Cautions for LCD Bus Interface}

\subsection*{17.5.1 Polling of LBCTL.TPF flag may indicate wrong status}

Though the LBCTL.TPF flag is intended to determine the current status of the LCD bus data transfer, reading of this flag may indicate a wrong status by accident.

Therefore, instead of polling the LBCTL.TPF flag it is recommended to use a DMA transfer to load new LCD data into the LCD bus interface data register (LBDATAx).

\subsection*{17.5.2 Writing to the LBDATA/ LBDATAL register}

When writing to the LBDATAx register while a transfer on the LCD data bus is ongoing a corrupt data transfer may be the result. The critical situation can occur under certain clock constellations.

To avoid the critical situation one of the following measures must be applied.

\section*{- Avoidance of simultaneous write to LBDATAx register and LCD data bus transfer}

To ensure that LBDATAx register is not written while a transfer is ongoing, the LBDATAx register should be operated upon the occurrence of the LCD Bus Interface interrupt (INTLCDB) with LBCTL.TCIS set to 1.

\subsection*{17.6 Example of LCD Bus Interface Transmission}

\subsection*{17.6.1 Connection example of external LCD driver}

\section*{Example 1.}

RL78/D1A can be used as a master chip and supply clock from the PCL pin to slave chip (LCD driver) for display clock.

System composition :
- System clock 32 MHz , LCDB access cycle 8 MHz (fclk/4)
- Mod68/80
- CL comes from PCL (fclk/2 \({ }^{11}=15.6 \mathrm{kHz}\) )
- Display "E"

Figure 17-15. Connection example 1

<Mode68>


Table 17-2. Connection example 1
\begin{tabular}{|l|l|l|l|}
\hline No. & LCD driver pin & LCD driver function & Port name \\
\hline 1 & A0 & To determine D0 to D7 are data or command & P00 Note \\
\hline 2 & \(\overline{\mathrm{CS1}}\) & Chip select & P01 Note \\
\hline 3 & CS 2 & Chip select & P02 Note \\
\hline 4 & D0 to D7 & 8-bit bi-directional data bus & DBD0 to DBD7 \\
\hline 5 & \(\overline{\mathrm{RD}(E)}\) & \begin{tabular}{l} 
mod80: read strobe \\
mod68: Enable strobe
\end{tabular} & DBRD \\
\hline 6 & \(\overline{\mathrm{WR}(R / \bar{W})}\) & \begin{tabular}{l} 
mod80: write strobe \\
mod68: Read/Write control
\end{tabular} & _DBWR \\
\hline 7 & CL & Display clock & Reset
\end{tabular}

Note Using P00 to P02 as A0, \(\overline{\mathrm{CS} 1}\), and CS2 is only an example, other port can also be used.

\section*{Example 2.}

RL78/D1A can be used as a master chip and supply clock from PCL pin to slave chip (LCD driver) for display clock.

System composition :
- fclk \(=6 \mathrm{MHz}\)
- PCF21119x Mod68
- fosc comes from PCL (fclk/16 = 375 kHz )

Figure 17-16. Connection example 2


Table 17-3. Connection example 2
\begin{tabular}{|l|l|l|l|}
\hline No. & LCD driver pin & LCD driver function & Port name \\
\hline 1 & RS & Register select & P00 Note \\
\hline 2 & DB0 to DB7 & 8-bit bi-directional data bus & DBD0 to DBD7 \\
\hline 3 & E & Enable strobe & DBRD \\
\hline 4 & R/W & Read/Write control & DBWR \\
\hline 5 & OSC & Oscillator or external clock input & P75/PCL \\
\hline 6 & \(\overline{\text { RES }}\) & Reset & RESET \\
\hline
\end{tabular}

Note Using P00 as RS is only an example, other port can also be used.

\subsection*{17.6.2 Operation procedure of LCD BUS transmission}
(1) Flow chart (Reference)

This flow chart is the operation procedure of LCD BUS transmission. Every step is described in details at the following sections. (Right side is the section number.)

Figure 17-17. Whole Flowchart of LCD BUS transmission


\section*{(2) LCD BUS Function Setting}
- Enable LCDB macro clock.
- Set access mode to be mode68 or mode80, internal clock (example: fclk/4),

INTLCDB = when LCD transmission finished.
- Set LCDB data transmission cycle (example: "14").
- Set LCDB data transmission wait cycle (example: "2").

Figure 17-18. Flowchart of LCD BUS Function Setting

\section*{<Mode68>}


LBEN \(=1\)

LCD access mode \(=\bmod 68\)
LBCTL \(=68 \mathrm{H} ;\)

LBCYC \(=0 E H ;\)

LBWST \(=02 \mathrm{H}\);
2 wait cycle
<Mode80>


LBEN \(=1\)
Clock enable of LCDB macro

LCD access mode \(=\bmod 80\)
LCDB clock = fcıк/4
Interrupt = When LCD transmission finished
14 cycle time

LBWST = 02H; \(\quad 2\) wait cycle

\section*{(3) PCL Clock Setting}
- Set the clock of PCL (example: fmain/16)
- Set P75 as PCL output

Figure 17-19. Flowchart of PCL Clock Setting


When system clock is higher, suitable PCL frequency divided is needed to satisfy the specification of PCF2119x (fosc \(=120\) to 450 kHz ), or the specification of S1D15E00 (fosc \(=40 \mathrm{kHz}(\) TYP )). See driver data sheet for details.

\section*{(4) LCD BUS Port Setting}

By the following setting, LCDB can be used as bidirectional bus I/F with external LCD diver normally.
- Set PM registers DBWR/DBRD to be output mode.
- Set Port registers DBWR/DBRD to be " 1 ".
- Set PM registers of DBD0 to DBD7 to be input mode.
- Set Port registers of DBD0 to DBD7 to be "0".

Figure 17-20. Flowchart of LCD BUS Port Setting

\section*{<Mode68 (use PCF2119x) >}


Notes 1. P46 and P47 port registers must be set " 1 ", and LBCTL.bit7(LBEL) \(=0\)
2. Bi-direction, P110 to P117 must be set input mode to achieve bi-direction bus, bus input/output is only determined by \(\overline{\mathrm{DBWR}}\) and \(\overline{\mathrm{DBRD}}\), not by PM11 register.

\section*{<Mode80 (use S1D15E00) >}


Notes 1. P46 and P47 port registers must be set " 1 " because \(\overline{\mathrm{DBRD}}\) and \(\overline{\mathrm{DBWR}}\) are "L" active.
2. Bi-direction, P110 to P117 must be set input mode to achieve bi-direction bus, bus input/output is only determined by \(\overline{\mathrm{DBWR}}\) and \(\overline{\mathrm{DBRD}}\), not by PM11 register.
(5) DMA transmission setting
- Set DMATSEL = 01H, INTLCDB is set as DMA0 trigger instead of INTCSIO0.
- Write LBDATA address (FFF44H) to DMA SFR address register.
- Write FFE11H to DMA RAM address register. \({ }^{\text {Note }}\)
- Set DMA trigger source to be " 1100 " (INTLCDB).
- Set transmission data size (example: 8 bits).
- Set transmission direction (example: RAM -> SFR).
- Set times of transfer (example: 18).

Note First transmission, the content of FFE10H need to be transferred by normal "Write to LBDATA" means.

Figure 17-21. Flowchart of DMA transmission setting


LCD driver -> LCDB read operation setting example:
Set DSA0 \(=44 \mathrm{H}\) (SFR LBDATA)
Set DRA = FE30H (RAM read data start address)
Set DBC0 \(=005 \mathrm{H}\) (times of transfer)
Set DMCO = 0CH (SFR -> RAM)

\section*{(6) LCD BUS transmission}
- Use S1D15E00 (EPSON)

The data/command transmitted via DMA should be beforehand stored in a RAM address. Setting content, for example, is shown below. Please refer to the data sheet of S1D15E00 for command details.
\begin{tabular}{|c|c|c|c|}
\hline RAM address & Value & Command & Description \\
\hline FFE10H & AOH & \begin{tabular}{l}
ADC Select. \\
Normal, SEG0 \(\rightarrow\) SEG131: \(0(\mathrm{H}) \rightarrow\) Column Address \(\rightarrow 83(\mathrm{H})\)
\end{tabular} & \multirow[t]{9}{*}{LCD driver initial (S1D15E0)} \\
\hline FFE11H & COH & \begin{tabular}{l}
Common Output Mode Select. \\
Normal scanning direction of COM, COM0 \(\rightarrow\) COM95
\end{tabular} & \\
\hline FFE12H & A6H & \begin{tabular}{l}
Display Normal/Reverse. \\
RAM data \(=\) HIGH Potential at LCD On (normal)
\end{tabular} & \\
\hline FFE13H & A4H & \begin{tabular}{l}
Display All Points ON/OFF \\
Normal display mode.
\end{tabular} & \\
\hline FFE14H & 61H & \multirow[t]{2}{*}{\begin{tabular}{l}
Duty Ratio Set (2 byte) \\
Set duty ratio of \(1 / 8\), starting point (block) is 0 (COM0 to 3 )
\end{tabular}} & \\
\hline FFE15H & 00H & & \\
\hline FFE16H & 81H & Electronic Volume (2 byte) & \\
\hline FFE17H & 05H & The electronic volume register is set 05H (Small) & \\
\hline FFE18H & 40 H & \begin{tabular}{l}
Temperature Gradient Set \\
Temperature gradient is \(-0.06 \% /{ }^{\circ} \mathrm{C}\).
\end{tabular} & \\
\hline FFE19H & 8AH & \multirow[t]{2}{*}{\begin{tabular}{l}
Display Starting Line Set (2 byte) \\
Display Starting Line is set to 0 .
\end{tabular}} & \multirow[t]{4}{*}{Display setting} \\
\hline FFE1AH & OOH & & \\
\hline FFE1BH & BOH & \begin{tabular}{l}
Set the Page Address \\
The page address is set to 0 .
\end{tabular} & \\
\hline FFE1CH & 10H & \begin{tabular}{l}
Set the Column Address \\
The high-order 4 bits of the display data RAM is 0000B, loworder 4 bits is default (0000B)
\end{tabular} & \\
\hline FFE1DH & 7FH & \multirow[t]{5}{*}{Write the Display Data} & \multirow[t]{5}{*}{The display data is "E"} \\
\hline FFE1EH & 49H & & \\
\hline FFE1FH & 49H & & \\
\hline FFE20H & 49H & & \\
\hline FFE21H & 41H & & \\
\hline FFE22H & AFH & Turn ON display. & Display ON \\
\hline
\end{tabular}

\section*{- Use PCF2119x (NXP Semiconductors)}

Here, only describes the initial routine of LCD driver, the DMA part is omitted, please refer to the former example of S1D15E00. Please refer to the data sheet of PCF2119x for command details.
\begin{tabular}{|l|l|l|}
\hline Value & Command & Description \\
\hline 34 H & \begin{tabular}{l} 
Function_set Note \\
8 bits data length, 2 line \(\times 16\) characters, 1:18 multiplex drive mode.
\end{tabular} & \begin{tabular}{l} 
LCD driver initial \\
(PCF2119x)
\end{tabular} \\
\hline 34 H & Function_set Note & \\
\hline 34 H & Function_set Note & \\
\hline 34 H & Function_set Note & \\
\hline 08 H & \begin{tabular}{l} 
Display_ctl \\
Display, cursor and character blink are off.
\end{tabular} & \\
\hline 001 H & \begin{tabular}{l} 
Clear_display \\
Fixed value.
\end{tabular} & \multicolumn{1}{|l|}{} \\
\hline 07 H & \begin{tabular}{l} 
Entry_mode_set \\
Address increments by 1, display shifts
\end{tabular} & \\
\hline
\end{tabular}

Note Same instruction is specified to ensure enough BF checked time.

The flow of LCD BUS transmission without DMA is following.
It takes about \(330 \mu \mathrm{~s}\) (165 driver oscillator cycles) to finish Clear_display command, but other commands need about \(6 \mu \mathrm{~s}\) ( 3 driver oscillator cycles) when fosc \(=450 \mathrm{kHz}\).

Busy flag check operation is carried in PCF2119x. The Busy Flag (BF) indicates the busy state (bit BF =1) until initialization ends. The busy state lasts 2 ms . The busy flag is output to pin \(D B 7\) when \(R S=0\) and \(R / \bar{W}=1\).

Pin DB7 of LCD BUS can be used as the busy flag, by reading bit7 of LBDATA/LBDATAR, we can judge whether the driver internal operations are completed or not.

\section*{CHAPTER 18 SOUND GENERATOR}

The Sound Generator generates an audio-frequency tone signal and a high-frequency pulse-width modulated (PWM) signal. The duty cycle of the PWM signal defines the volume.

By default, the two signal components are routed to separate pins. But both signals can also be combined to generate a composite signal that can be used to drive a loudspeaker circuit.

\subsection*{18.1 Overview}

The Sound Generator consists of a programmable square wave tone generator and a programmable pulse-width modulator.

\section*{Features}
- Programmable sound frequency
- Activation of the automatic logarithmic decrement function for linear volume decreasing without CPU instruction
- Programmable volume level (9 bit resolution)
- Wide range of PWM signal frequency
- Sound can be stopped or retriggered (even if ALD is switched on)
- Composite or separated frequency/volume output for external circuitry variation
- Variable PWM level for generation of the SGTIO interrupt (noise dependent end interrupt)
- Hardware-optimized update of frequency and volume to avoid audible artifacts

\subsection*{18.1.1 Description}

The following figure provides a functional block diagram of the Sound Generator.

Figure 18-1. Sound Generator Block Diagram


Note The Sound Generator's input clock frequency fsgoclk is fclk or fcle/2. Refer the table below.
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ fcLk } & \multicolumn{2}{|c|}{ fsgoclk } \\
\hline 32 MHz & fcLk/2 & 16 MHz \\
\hline 24 MHz & fcLk & 24 MHz \\
\hline 16 MHz & fcLk & 16 MHz \\
\hline 8 MHz & fcLk & 8 MHz \\
\hline 4 MHz & fcLk & 4 MHz \\
\hline
\end{tabular}

\section*{Tone generator}

The tone generator consists of two up-counters with compare registers. The values written to the frequency registers are automatically copied to compare buffers. The counters are reset to zero when their values match the contents of the associated compare buffers.

The 9-bit counter SOGFL generates a clock with a frequency between 32 kHz and 64 kHz . This clock constitutes the PWM frequency.

It is also the input of the second 9-bit counter SOGFH. The resulting tone signal behind the by-two-divider has a frequency between 250 Hz and 6 kHz and a \(50 \%\) duty cycle.

\section*{PWM generator}

The PWM generator modulates the duty cycle according to the desired volume. It is controlled by the volume register SGOPWM. The value written to this register is automatically copied to the associated volume compare buffer.

The PWM generator continually compares the value of the counter SOGFL with the contents of its volume compare buffer.

The RS flipflop of the PWM generator is set by the pulses generated by the counter SOGFL. It is reset when the SGOFL counter value matches the contents of the volume buffer. Thus, the PWM output signal can have a duty cycle between \(0 \%\) (null volume) and \(100 \%\) (maximum volume).

The PWM frequency is above 32 kHz and hence outside the audible range.

\section*{Outputs}

The Sound Generator is connected to the pins SGO and SGOA. By default, pin SGO provides the tone signal SG0OF and pin SGOA the PWM signal SGOOA that holds the volume ("amplitude") information.

If bit SGOCTL.OS is set, pin SGO provides the composite signal SGOO that can directly control a speaker circuit.
These signal is output to one of the pin below.
<R>
\begin{tabular}{|l|c|c|c|c|c|}
\hline & 48-pin products & 64-pin products & 80-pin products & 100-pin products & 128-pin products \\
\hline SGO/SGOF & P93/P73 & P93/P73 & P93/P73 & P93/P73/P135 & P93/P73/P135 \\
\hline SGOA & P92/P72 & P92/P72 & P92/P72 & P92/P72/P134 & P92/P72/P134 \\
\hline
\end{tabular}

\subsection*{18.1.2 Principle of operation}

The software-controlled registers SGOFL, SGOFH, and SGOPWM are equipped with hardware buffers. The Sound Generator operates on these buffers.

This approach eliminates audible artifacts, because the buffers are only updated in synchronization with the generated tone waveform.

Remark This section provides an overview. For details please refer to 18.3 Sound Generator Operation.

\section*{(1) Generation of the tone frequency}

The tone frequency is determined by two counters and their associated compare register values. Two counters are necessary to keep the tone pulse and the PWM signal synchronized.
The first counter (SOGFL) provides the input to the tone generator and also to the PWM generator. It is used to keep the PWM frequency outside the audio range (above 30 kHz ) and within the signal bandwidth of the external sound system (usually below 64 kHz ). Its match value defines also the \(100 \%\) volume level.
The second counter (SOGFH) generates the tone frequency ( 250 Hz to 6 kHz ).

Remark If the target values of the counters SOGFL/SOGFH are changed to generate a different tone frequency, the volume register SGOPWM has to be adjusted to keep the same volume.

\section*{(2) Generation of the volume information}

The volume information (the "amplitude" of the audible signal) is provided as a high-frequency PWM signal. In composite mode, the PWM signal is ANDed with the tone signal, as illustrated in the following figure.

Figure 18-2. Generation of the Composite Output Signal


After low-pass filtering, the analog signal amplitude corresponds to the duty cycle of the PWM signal. Low-pass filtering (averaging) is an inherent characteristic of a loudspeaker system.
The duty cycle can vary between \(0 \%\) and \(100 \%\). Its generation is controlled by the counter register SGOFL and the volume register SGOPWM.
When the volume register SGOPWM is cleared, the sound stops immediately.

\subsection*{18.2 Sound Generator Registers}

The Sound Generator is controlled by means of the following registers:

Table 18-1. Sound Generator Registers Overview
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Register name } & \multicolumn{1}{c|}{ Shortcut } & \multicolumn{1}{c|}{ Address } \\
\hline Control register & SG0CTL & F0287H \\
\hline Frequency register SG0FL & SG0FL & F0280H \\
\hline Frequency register SG0FH & SG0FH & F0282H \\
\hline Amplitude register & SG0PWM & F0284H \\
\hline Duration factor register & SG0SDF & F0286H \\
\hline Interrupt threshold register & SG0ITH & F0288H \\
\hline \begin{tabular}{l} 
Sound generator and PCL pin \\
select register
\end{tabular} & SGSEL & FFF3FH \\
\hline
\end{tabular}

\section*{(1) Peripheral enable register (PER1) and peripheral clock select register (PCKSEL)}

Peripheral enable register (PER1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: & 1H A & t: & R/W & & & & & \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline PER1 & ADCEN & 0 & MTRCEN & SGEN & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

Peripheral clock select register (PCKSEL)
\begin{tabular}{l} 
Address: F00F2H \\
Symbol \\
Ster reset: 00H \\
PCKSEL \\
\cline { 2 - 11 }
\end{tabular} R/W

SG clock source selection
\begin{tabular}{|c|c|l|l|}
\hline SGEN & SGCLKSEL & \multicolumn{1}{|c|}{ Selection of operation clock } & \multicolumn{1}{|c|}{ Bus clock supply } \\
\hline 0 & X & Clock supply stopped & \begin{tabular}{l} 
Clock supply stopped \\
(SFR write is impossible)
\end{tabular} \\
\hline 1 & 0 & FcLK is supplied & \begin{tabular}{l} 
FcLK is supplied \\
(SFR R/W is possible)
\end{tabular} \\
\hline 1 & 1 & FcLK/2 is supplied & \begin{tabular}{l} 
FcLK is supplied \\
(SFR R/W is possible)
\end{tabular} \\
\hline
\end{tabular}

\section*{(2) Control register (SG0CTL)}

The 8-bit SGOCTL register controls the operation of the Sound Generator.
This register can be read/written in 8-bit or 1-bit units.
This register is cleared by any reset.

Figure 18-3. Format of Control Register (SGOCTL)

Address: F0287H After reset: 00 H R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SGOCTL & 0 & 0 & 0 & SGOPWR & 0 & 0 & sG00s & SGOALDS \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline SGOPWR & \multicolumn{1}{c|}{ Power save mode selection } \\
\hline 0 & Clock input switched off (the Sound Generator is disabled and does not operate). \\
\hline 1 & Clock input switched on (the Sound Generator is enabled and ready to use). \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline SG0OS & \multicolumn{1}{|c|}{ SG0 output mode selection } \\
\hline 0 & Selects frequency output at SGO/SGOF. \\
\hline 1 & Selects frequency and amplitude mixed output at SGO/SGOF. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline SGOALDS & \multicolumn{1}{c|}{ Automatic logarithmic decrement of amplitude } \\
\hline 0 & Automatic logarithmic decrement deactivated. \\
\hline 1 & Automatic logarithmic decrement activated. \\
\hline
\end{tabular}

Caution Change the contents of this register only when the sound is stopped (register SGOPWM cleared).

\section*{(3) Frequency register SG0FL (SG0FL)}

The 16 -bit SGOFL register is used to specify the target value for the PWM frequency. It holds the target value for the 9-bit counter SGOFL.
This register can be read/written in 16 -bit units. It cannot be written if bit SGOCTL.PWR \(=0\).
This register is cleared by any reset.
\begin{tabular}{ccccccccccccccc} 
Address: FO 280 H & \multicolumn{9}{l}{ After reset: \(0000 \mathrm{H} / \mathrm{W}\)} \\
Symbol & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 \\
1 & 0 \\
\hline SGOFL & 0 & 0 & 0 & 0 & 0 & 0 & 0 & & & Counter SGOFL target value & \\
\hline
\end{tabular}

For the calculation of the resulting PWM frequency refer to 18.3.2 (2) PWM calculations.
The value written to SGOFL defines also the reference value for the maximum sound amplitude ( \(100 \%\) PWM duty cycle). A \(100 \%\) duty cycle (continually high) will be generated if the SGOPWM value is higher than the SGOFL value. For details see 18.3.2 (2) PWM calculations.

Remarks 1. The bits SG0FL[15:9] are not used.
2. The maximum value to be written is 510 (01FEH). This yields a PWM frequency of 19.7 kHz in case of the sound generator input clock SGOCLK 10 MHz . The minimum value to be written depends on the capability of the external circuit. A value of \(408(198 \mathrm{H})\) would yield a PWM frequency of 39.1 kHz in case of the sound generator input clock SGOCLK 16 MHz .
3. The value read from this register does not necessarily reflect the current PWM frequency, because this frequency is determined by the frequency compare buffer value. The buffer might not be updated yet.
For details see 18.3.1 (1) Updating the frequency buffer values.

\section*{(4) Frequency register SG0FH (SG0FH)}

The 16 -bit SGOFH register is used to specify the final tone frequency. It holds the target value for the 9 -bit counter SOGFH.
This register can be read/written in 16-bit units. It cannot be written if bit SG0CTL.PWR \(=0\).
This register is cleared by any reset.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Address: & H & & ese & 000 & & & & & & & & & & & & \\
\hline Symbol & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SGOFH & 0 & 0 & 0 & 0 & 0 & 0 & 0 & & & \multicolumn{7}{|l|}{Counter SGOFH target value} \\
\hline
\end{tabular}

For the calculation of the resulting tone frequency refer to 18.3.1 (2) Tone frequency calculation.

Remarks 1. The bits SGOFH[15:9] are not used.
2. Legal values depend on the contents of register SGOFL which defines the frequency of the input pulse. For example: If the counter SOGFL generates a frequency of 32.4 kHz , a value of 63 would generate a tone frequency of 253 Hz .
3. The value read from this register does not necessarily reflect the current tone frequency, because this frequency is determined by the frequency compare buffer value. The buffer might not be updated yet. For details see 18.3.1 (1) Updating the frequency buffer values.

\section*{(5) Amplitude register (SGOPWM)}

The 16-bit register SGOPWM is used to specify the sound volume. It holds the target value for the sound amplitude that is given by the duty cycle of the PWM signal.
This register can be read/written in 16 -bit units. It cannot be written if bit SGOCTL.PWR \(=0\).
This register is cleared by any reset.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Address: & & & ese & 000 & & & & & & & & & & & & \\
\hline Symbol & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SGOPWM & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \multicolumn{9}{|c|}{Sound volume target value} \\
\hline
\end{tabular}

The value written to this register must be considered in conjunction with the contents of register SGOFL. The register SGOFL specifies the maximum value of the counter SOGFL.
For the calculation of the resulting duty cycle refer to 18.3.2 (2) PWM calculations.
The setting takes effect after the SGOPWM buffer has been updated (see 18.3.2 (1) Updating the volume buffer value).

Remarks 1. The bits SGOPWM[15:9] are not used.
2. The value read from this register does not necessarily reflect the current volume, because the value of counter SGOFL is compared with the contents of the volume buffer. The buffer might not be updated yet.
3. The sound stops immediately when this register is cleared.
(6) Duration factor register (SGOSDF)


The amplitude is decremented every \(x\) output frequency pulses at falling edge of sound frequency. In other words, the amplitude will last for \(x\) output frequency pulses.
\begin{tabular}{lr} 
SG0SDF value & \(x\) \\
00000000 & 1 \\
00000001 & 2 \\
\(\ldots\) & \(\ldots\) \\
11111111 & 256
\end{tabular}
(7) Interrupt threshold register (SGOITH)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Address: & 88 & \multicolumn{3}{|l|}{After reset: 0000 H} & \multicolumn{3}{|c|}{R/W} & & & & & & & & & \\
\hline Symbol & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SGOITH & 0 & 0 & 0 & 0 & 0 & 0 & 0 & & & & & & & & & \\
\hline
\end{tabular}

The interrupt SGTIO is generated when the amplitude buffer reaches the value stored in SGOITH register at next falling edge of sound frequency.

\section*{(8) Sound generator and PCL pin select register (SGSEL)}

This register is used for alternate switch of sound generator and PCL output pins.
SGOA output can be stopped when it is not used if SGSEL_2 is set to " 1 ".

Figure 18-4. Format of SGSEL Register
Address: FFF3F After reset: 00 H R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline SGSEL & 0 & 0 & 0 & 0 & PCLSEL & SGSEL2 & SGSEL1 & SGSELO \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|l|l|}
\hline \multirow{2}{*}{ SGSEL2 } & \multirow{2}{*}{ SGSEL1 } & \multirow{2}{*}{ SGSELO } & \multicolumn{2}{|c|}{ Pin select of sound generator outputs } \\
\cline { 4 - 5 } & & & \multicolumn{1}{|c|}{ SGO/SGOF } & \multicolumn{1}{|c|}{ SGOA } \\
\hline 0 & 0 & 0 & P73 & P72 \\
\hline 0 & 0 & 1 & P93 & P92 \\
\hline 0 & 1 & 0 & P135 & P134 \\
\hline 0 & 1 & 1 & Setting prohibit & \\
\hline 1 & 0 & 0 & P73 & No port is selected \\
\hline 1 & 0 & 1 & P93 & (output disabled) \\
\hline 1 & 1 & 0 & P135 & \\
\hline 1 & 1 & 1 & Setting prohibit & \\
\hline
\end{tabular}

\subsection*{18.3 Sound Generator Operation}

This section explains the details of the Sound Generator.

\subsection*{18.3.1 Generating the tone}

The tone signal is generated by the compare match signal of the SGOFH counter value with the value of the SGOFH buffer, followed by a by-two-divider. At each compare match, the counter is reset to zero.

Remember that the SGOFH counter is clocked by the output of the SGOFL counter.

\section*{(1) Updating the frequency buffer values}

The values of the frequency buffers can be changed by writing to the associated frequency registers SGOFL and SGOFH.

Changing the value of the SGOFL (equivalent to SGOF[15:0]) register would also yield a change of the PWM frequency, i.e. the sound volume. Therefore it is obligatory to write the correct PWM value to SGOPWM before a new SGOFL value is copied to the frequency buffers.
The following figure shows an example (not to scale).

Figure 18-5. Update Timing of the Frequency Buffers


If SGOFL is set to 01AEH and a 193 Hz tone is generated, as in the above example, the time span between writing to the SGOPWM register and updating the buffer can be up to 5.17 ms .

\section*{(2) Tone frequency calculation}

The tone frequency can be calculated as:
\[
\text { ftone }=\text { fsGocLk } /(([\text { SGOFL buffer] }+1) \times([\text { SGOFH buffer }]+1) \times 2)
\]
where:
fsgoclk : Frequency of Sound Generator's input clock
fsgoclk = fclk \(/ 2\)
[SGOFL buffer] : Contents of the SGOFL buffer
[SGOFH buffer] : Contents of the SGOFH buffer

\section*{Example}

If:
- \(\quad\) fclk \(=20 \mathrm{MHz}\)
- fsgoclk \(=\) fcLk \(/ 2=10 \mathrm{MHz}\)
- [SGOFL buffer] = 255 (00FFH) (this yields a PWM frequency of 39.01 kHz )
- \(\quad\) [SGOFH buffer] \(=32(0020 H)\)
then:
- \(\quad f_{\text {tone }}=592 \mathrm{~Hz}\)

Remark Note that the buffer contents can differ from the contents of the associated register until the next compare match.

\subsection*{18.3.2 Generating the volume information}

The sound volume information is generated by comparing the SGOFL counter value with the contents of the SGOPWM volume buffer. An RS flipflop is set when the counter matches the SGOFL buffer and reset when the counter reaches the value of the volume buffer SGOPWM.

Figure 18-6. PWM Signal Generation


The duty cycle of the PWM signal is determined by the difference between the contents of the SGOFL counter buffer and the contents of the SGOPWM volume buffer. The larger the difference, the smaller the duty cycle.

The PWM signal is continually high when the value of the volume buffer is higher than the value of the frequency compare buffer.

Remark To achieve 100 \% duty cycle for all PWM frequencies, SGOFL must not be set to a value above 1FEH.

The PWM signal is continually low when the value of the volume buffer is zero-the sound has stopped.

\section*{(1) Updating the volume buffer value}

The value of the volume compare buffer can be changed by writing to the volume register SGOPWM.
- If the register is cleared by writing 0000 H , the register value is copied to the volume compare buffer with the next rising edge of SGOCLK.
- As a result, the sound stops at the latest after one period of SGOCLK.
- If a non-zero value is written to the register, the buffer is updated with the next falling or rising edge of the tone frequency (match between SGOFH counter value and SGOFH buffer value).

\section*{(2) PWM calculations}

\section*{PWM frequency}

The PWM frequency is generated by the counter SGOFL. It can be calculated as:
fpwm = fsgoclk / ([[SGOFL buffer] + 1)
where:
fsgoclk : Frequency of Sound Generator's input clock
fsgoclk \(=\) fclk \(/ 2\)
[SGOFL buffer] : Contents of the SGOFL buffer

\section*{Duty cycle}

The duty cycle of the PWM signal is calculated as follows:
- If [SGOPWM buffer] > [SGOFL buffer]:

Duty cycle = 100 \%
- If \(0 \leq[S G O P W M\) buffer] \(\leq\) [SGOFL buffer]:

Duty cycle \(=[\) SGOPWM buffer \(] /([S G 0 F L\) buffer] +1\()\)
where:
[SGOPWM buffer] : Contents of SGOPWM buffer
[SGOFL buffer] : Contents of SGOFL buffer

\section*{Example}

If [SGOFL] is set to \(240(00 \mathrm{FOH})\), the following table applies:

Table 18-2. Duty Cycle Calculation Example
\begin{tabular}{|c|c|c|}
\hline [SGOPWM] & Calculation & Duty cycle [\%] \\
\hline \(01 F F H\) & & 100 \\
\hline\(\ldots\) & \(241 / 241\) & 100 \\
\hline \(00 F 1 H\) & \(240 / 241\) & 100 \\
\hline \(00 F 0 \mathrm{H}\) & \(239 / 241\) & 99.6 \\
\hline 00 EFH & \(\ldots\) & 99.2 \\
\hline\(\ldots\) & \(1 / 241\) & \(\ldots\) \\
\hline 0001 H & \(0 / 241\) & 0.41 \\
\hline 0000 H & & 0 \\
\hline
\end{tabular}

The table shows, how the contents of register SGOFL affects the achievable volume resolution.

\subsection*{18.4 Sound Generator Application Hints}

This section provides supplementary programming information.

\subsection*{18.4.1 Initialization}

To enable the Sound Generator, set SG0CTL.PWR to 1. This connects the SG0 to the clock SG0CLK.
Check bit SGOCTL.OS.
When SGOCTL.OS is 0 , the signal at pin SGO is a symmetrical square waveform with the frequency fone. When SGOCTL.OS is 1 , the signal at pin SGO is composed of the tone signal and PWM pulses.

The frequency data registers SGOFL and SGOFH provide the buffer values for the counters. The combined value represents the frequency of the tone.

\subsection*{18.4.2 Start and stop sound}

The sound is started by writing a non-zero value to the volume register SGOPWM.
Before starting the sound, all other register settings must be made.
The sound is stopped by writing 0000 H to the volume register SGOPWM. The sound is stopped regardless of the current value of amplitude output or frequency output. Thus, the sound can be stopped quickly, even if a very low sound frequency is chosen.

\subsection*{18.4.3 Change sound volume}

The sound volume is changed by writing a new value to register SGOPWM.
The new volume takes effect with the next edge of the tone pulse (rising or falling).

\subsection*{18.4.4 Generate special sounds}

To generate special sounds (like blinker clicks etc.), frequency and volume can be changed simultaneously.
To change the frequency of a sound that has already started:
1. Write to the frequency registers SGOFL and SGOFH separately in 16-bit mode.
2. Write to the volume register SGOPWM.

\section*{CHAPTER 19 MULTIPLIER AND DIVIDER/MULTIPLY-ACCUMULATOR}

\subsection*{19.1 Functions of Multiplier and Divider/Multiply-Accumulator}

The multiplier and divider/multiply-accumulator has the following functions.
- 16 bits \(\times 16\) bits \(=32\) bits (Unsigned)
- 16 bits \(\times 16\) bits \(=32\) bits (Signed)
- 16 bits \(\times 16\) bits +32 bits \(=32\) bits (Unsigned)
- 16 bits \(\times 16\) bits +32 bits \(=32\) bits (Signed)
- 32 bits \(\div 32\) bits \(=32\) bits, 32 -bits remainder (Unsigned)

\subsection*{19.2 Configuration of Multiplier and Divider/Multiply-Accumulator}

The multiplier and divider/multiply-accumulator consists of the following hardware.

Table 19-1. Configuration of Multiplier and Divider/Multiply-Accumulator
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Item } & \\
\hline Registers & \begin{tabular}{l} 
Multiplication/division data register A (L) (MDAL) \\
\\
\\
\\
\\
\\
\\
\\
\\
\\
\\
\\
\\
\\
Multiplication/division data register A (H) (MDAH) \\
Multiplication/division data register B (L) (MDBL) \\
Multication/division data register B (H) (MDBH) \\
Mulication/division data register C (L) (MDCL) (MDCH)
\end{tabular} \\
\hline Control register & Multiplication/division control register (MDUC) \\
\hline
\end{tabular}

Figure 19-1 shows a block diagram of the multiplier and divider/multiply-accumulator.

Figure 19-1. Block Diagram of Multiplier and Divider/Multiply-Accumulator

(1) Multiplication/division data register A (MDAH, MDAL)

The MDAH and MDAL registers set the values that are used for a multiplication or division operation and store the operation result. They set the multiplier and multiplicand data in the multiplication mode or multiply-accumulator mode, and set the dividend data in the division mode. Furthermore, the operation result (quotient) is stored in the MDAH and MDAL registers in the division mode.
The MDAH and MDAL registers can be set by a 16 -bit manipulation instruction.
Reset signal generation clears these registers to 0000 H .

Figure 19-2. Format of Multiplication/Division Data Register A (MDAH, MDAL)


Cautions 1. Do not rewrite the MDAH and MDAL registers values during division operation processing (when the multiplication/division control register (MDUC) value is \(\mathbf{8 1 H}\) or \(\mathbf{C 1 H}\) ). The operation will be executed in this case, but the operation result will be an undefined value.
2. The MDAH and MDAL registers values read during division operation processing (when the MDUC register value is \(\mathbf{8 1 H}\) or \(\mathbf{C 1 H}\) ) will not be guaranteed.
3. The data is in the two's complement format in either the multiplication mode (signed) or multiply-accumulator mode (signed).

The following table shows the functions of the MDAH and MDAL registers during operation execution.

Table 19-2. Functions of MDAH and MDAL Registers During Operation Execution
\begin{tabular}{|c|c|c|}
\hline Operation Mode & Setting & Operation Result \\
\hline \begin{tabular}{l}
Multiplication mode (unsigned) \\
Multiply-accumulator mode (unsigned)
\end{tabular} & \begin{tabular}{l}
MDAH: Multiplier (unsigned) \\
MDAL: Multiplicand (unsigned)
\end{tabular} & - \\
\hline \begin{tabular}{l}
Multiplication mode (signed) \\
Multiply-accumulator mode (signed)
\end{tabular} & \begin{tabular}{l}
MDAH: Multiplier (signed) \\
MDAL: Multiplicand (signed)
\end{tabular} & - \\
\hline Division mode (unsigned) & \begin{tabular}{ll} 
MDAH: & Dividend (unsigned) \\
& Higher 16 bits \\
MDAL: & Dividend (unsigned) \\
& Lower 16 bits
\end{tabular} & \begin{tabular}{ll} 
MDAH: & Division result (unsigned) \\
& Higher 16 bits \\
MDAL: & Division result (unsigned) \\
& Lower 16 bits
\end{tabular} \\
\hline
\end{tabular}
(2) Multiplication/division data register B (MDBL, MDBH)

The MDBH and MDBL registers set the values that are used for multiplication or division operation and store the operation result. They store the operation result (product) in the multiplication mode and multiply-accumulator mode, and set the divisor data in the division mode.
The MDBH and MDBL registers can be set by a 16 -bit manipulation instruction.
Reset signal generation clears these registers to 0000H.

Figure 19-3. Format of Multiplication/Division Data Register B (MDBH, MDBL)


Cautions 1. Do not rewrite the MDBH and MDBL registers values during division operation processing (when the multiplication/division control register (MDUC) value is \(\mathbf{8 1 H}\) or C 1 H ) or multiplyaccumulation operation processing. The operation result will be an undefined value.
2. Do not set the MDBH and MDBL registers to 0000 H in the division mode. If they are set, the operation result will be an undefined value.
3. The data is in the two's complement format in either the multiplication mode (signed) or multiply-accumulator mode (signed).

The following table shows the functions of the MDBH and MDBL registers during operation execution.

Table 19-3. Functions of MDBH and MDBL Registers During Operation Execution
\begin{tabular}{|c|c|c|}
\hline Operation Mode & Setting & Operation Result \\
\hline \begin{tabular}{l}
Multiplication mode (unsigned) \\
Multiply-accumulator mode (unsigned)
\end{tabular} & - & \begin{tabular}{l}
MDBH: Multiplication result (product) (unsigned) Higher 16 bits \\
MDBL: Multiplication result (product) (unsigned) Lower 16 bits
\end{tabular} \\
\hline \begin{tabular}{l}
Multiplication mode (signed) \\
Multiply-accumulator mode (signed)
\end{tabular} & - & \begin{tabular}{l}
MDBH: Multiplication result (product) (signed) Higher 16 bits \\
MDBL: Multiplication result (product) (signed) Lower 16 bits
\end{tabular} \\
\hline Division mode (unsigned) & \begin{tabular}{l}
MDBH: Divisor (unsigned) \\
Higher 16 bits \\
MDBL: Divisor (unsigned) \\
Lower 16 bits
\end{tabular} & - \\
\hline
\end{tabular}
(3) Multiplication/division data register C (MDCL, MDCH)

The MDCH and MDCL registers are used to store the accumulated result while in the multiply-accumulator mode or the remainder of the operation result while in the division mode. These registers are not used while in the multiplication mode.
The MDCH and MDCL registers can be set by a 16 -bit manipulation instruction.
Reset signal generation clears these registers to 0000H.

Figure 19-4. Format of Multiplication/Division Data Register C (MDCH, MDCL)


Cautions 1. The MDCH and MDCL registers values read during division operation processing (when the multiplication/division control register (MDUC) value is \(\mathbf{8 1 H}\) or C 1 H ) will not be guaranteed.
2. During multiply-accumulator processing, do not use software to rewrite the values of the MDCH and MDCL registers. If this is done, the operation result will be undefined.
3. The data is in the two's complement format in the multiply-accumulator mode (signed).

Table 19-4. Functions of MDCH and MDCL Registers During Operation Execution
\begin{tabular}{|c|c|c|}
\hline Operation Mode & Setting & Operation Result \\
\hline Multiplication mode (unsigned or signed) & - & - \\
\hline Multiply-accumulator mode (unsigned) & \begin{tabular}{l}
MDCH: Initial accumulated value (unsigned) higher 16 bits \\
MDCL: Initial accumulated value (unsigned) lower 16 bits
\end{tabular} & \begin{tabular}{l}
MDCH: accumulated value (unsigned) higher 16 bits \\
MDCL: accumulated value (unsigned) lower 16 bits
\end{tabular} \\
\hline Multiply-accumulator mode (signed) & \begin{tabular}{l}
MDCH: Initial accumulated value (signed) higher 16 bits \\
MDCL: Initial accumulated value (signed) lower 16 bits
\end{tabular} & \begin{tabular}{l}
MDCH: accumulated value (signed) higher 16 bits \\
MDCL: accumulated value (signed) lower 16 bits
\end{tabular} \\
\hline Division mode (unsigned) & - & \begin{tabular}{l}
MDCH: Remainder (unsigned) higher 16 bits \\
MDCL: Remainder (unsigned) lower 16 bits
\end{tabular} \\
\hline
\end{tabular}

The register configuration differs between when multiplication is executed and when division is executed, as follows.
- Register configuration during multiplication
<Multiplier A> <Multiplier B> <Product>

MDAL (bits 15 to 0\() \times\) MDAH (bits 15 to 0\()=[\mathrm{MDBH}\) (bits 15 to 0 ), MDBL (bits 15 to 0 )]
- Register configuration during multiply-accumulation
<Multiplier A> <Multiplier B> <accumulated value > <accumulated result > MDAL (bits 15 to 0 ) \(\times\) MDAH (bits 15 to 0 ) + MDC (bits 31 to 0 ) \(=\) [MDCH (bits 15 to 0), MDCL (bits 15 to 0 )] (The multiplication result is stored in the MDBH (bits 15 to 0 ) and MDBL (bits 15 to 0 ).)
- Register configuration during division
<Dividend>
<Divisor>
[MDAH (bits 15 to 0 ), MDAL (bits 15 to 0 )] \(\div\) [MDBH (bits 15 to 0 ), MDBL (bits 15 to 0 )] \(=\) <Quotient> <Remainder>
[MDAH (bits 15 to 0 ), MDAL (bits 15 to 0)] \(\ldots\) [MDCH (bits 15 to 0), MDCL (bits 15 to 0)]

\subsection*{19.3 Register Controlling Multiplier and Divider/Multiply-Accumulator}

The multiplier and divider/multiply-accumulator is controlled by using the multiplication/division control register (MDUC).

\section*{(1) Multiplication/division control register (MDUC)}

The MDUC register is an 8-bit register that controls the operation of the multiplier and divider/multiply-accumulator. The MDUC register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 19-5. Format of Multiplication/Division Control Register (MDUC)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: & E8H Af & reset: 00 H & R/W & & & & & \\
\hline Symbol & <7> & <6> & 5 & 4 & <3> & <2> & <1> & <0> \\
\hline MDUC & DIVMODE & MACMODE & 0 & 0 & MDSM & MACOF & MACSF & DIVST \\
\hline & DIVMODE & MACMODE & MDSM & & & on mode s & tion & \\
\hline & 0 & 0 & 0 & Multip & de (u & d) (defa & & \\
\hline & 0 & 0 & 1 & Multipl & ode (sig & & & \\
\hline & 0 & 1 & 0 & Multipl & ulator mod & unsigned) & & \\
\hline & 0 & 1 & 1 & Multipl & ulator mod & signed) & & \\
\hline & 1 & 0 & 0 & Division division & unsigne tion inte & eneration (INTMD) & t genera & \\
\hline & 1 & 1 & 0 & Division interrup & \begin{tabular}{l}
unsigne \\
D)
\end{tabular} & ot genera & a divis & mpletion \\
\hline & & r than the ab & & Setting & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline MACOF & \multicolumn{1}{|c|}{ Overflow flag of multiply-accumulation result (accumulated value) } \\
\hline 0 & No overflow \\
\hline 1 & With over flow \\
\hline <Set condition> \\
- For the multiply-accumulator mode (unsigned) \\
The bit is set when the accumulated value goes outside the range from 00000000h to FFFFFFFFh. \\
- For the multiply-accumulator mode (signed) \\
The bit is set when the result of adding a positive product to a positive accumulated value exceeds \\
7FFFFFFh and is negative, or when the result of adding a negative product to a negative accumulated \\
value exceeds 80000000h and is positive. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline MACSF & \multicolumn{1}{|c|}{ Sign flag of multiply-accumulation result (accumulated value) } \\
\hline 0 & The accumulated value is positive. \\
\hline 1 & The accumulated value is negative. \\
\hline \begin{tabular}{lll|} 
Multiply-accumulator mode (unsigned): & The bit is always 0. \\
Multiply-accumulator mode (signed): & The bit indicates the sign bit of the accumulated value. \\
\hline
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline DIVST \(^{\text {Note }}\) & \multicolumn{1}{|c|}{ Division operation start/stop } \\
\hline 0 & Division operation processing complete \\
\hline 1 & Starts division operation/division operation processing in progress \\
\hline
\end{tabular}

Note The DIVST bit can only be set (1) in the division mode. In the division mode, division operation is started by setting (1) the DIVST bit. The DIVST bit is automatically cleared (0) when the operation ends. In the multiplication mode, operation is automatically started by setting the multiplier and multiplicand to multiplication/division data register A (MDAH, MDAL), respectively.

Cautions 1. Do not rewrite the DIVMODE, MDSM bits during operation processing (while the DIVST bit is 1). If it is rewritten, the operation result will be an undefined value.
2. The DIVST bit cannot be cleared (0) by using software during division operation processing (while the DIVST bit is 1 ).

\subsection*{19.4 Operations of Multiplier and Divider/Multiply-Accumulator}

\subsection*{19.4.1 Multiplication (unsigned) operation}
- Initial setting
\(<1>\) Set the multiplication/division control register (MDUC) to 00H.
<2> Set the multiplicand to multiplication/division data register A(L) (MDAL).
\(<3>\) Set the multiplier to multiplication/division data register A (H) (MDAH).
(There is no preference in the order of executing steps \(<2>\) and \(<3>\). Multiplication operation is automatically started when the multiplier and multiplicand are set to the MDAH and MDAL registers, respectively.)
- During operation processing
<4> Wait for at least one clock. The operation will end when one clock has been issued.
- Operation end
\(<5>\) Read the product (lower 16 bits) from multiplication/division data register B (L) (MDBL).
<6> Read the product (higher 16 bits) from multiplication/division data register B (H) (MDBH).
(There is no preference in the order of executing steps \(<5>\) and \(<6>\).)
- Next operation
<7> The next time multiplication, division or multiply-accumulation is performed, start with the initial settings of each step.

Remark Steps \(<1>\) to \(<7>\) correspond to \(<1>\) to \(<7>\) in Figure 18-6.

Figure 19-6. Timing Diagram of Multiplication (Unsigned) Operation (2×3=6)


\subsection*{19.4.2 Multiplication (signed) operation}
- Initial setting
<1> Set the multiplication/division control register (MDUC) to 08H.
<2> Set the multiplicand to multiplication/division data register \(A(L)\) (MDAL).
\(<3>\) Set the multiplier to multiplication/division data register \(A(H)\) (MDAH).
(There is no preference in the order of executing steps <2> and <3>. Multiplication operation is automatically started when the multiplier and multiplicand are set to the MDAH and MDAL registers, respectively.)
- During operation processing
<4> Wait for at least one clock. The operation will end when one clock has been issued.
- Operation end
\(<5>\) Read the product (lower 16 bits) from multiplication/division data register B (L) (MDBL).
<6> Read the product (higher 16 bits) from multiplication/division data register B (H) (MDBH).
(There is no preference in the order of executing steps \(<5>\) and \(<6>\).)
- Next operation
<7> The next time multiplication, division, or multiply-accumulation is performed, start with the initial settings of each step.

Caution The data is in the two's complement format in multiplication mode (signed).

Remark Steps \(<1>\) to \(<7>\) correspond to \(<1>\) to \(<7>\) in Figure 19-7.

Figure 19-7. Timing Diagram of Multiplication (Signed) Operation ( \(-2 \times 32767=-65534\) )


\subsection*{19.4.3 Multiply-accumulation (unsigned) operation}
- Initial setting
\(<1>\) Set the multiplication/division control register (MDUC) to 40H.
<2> Set the initial accumulated value of higher 16 bits to multiplication/division data register \(C\) (L) (MDCL).
\(<3>\) Set the initial accumulated value of lower 16 bits to multiplication/division data register \(\mathrm{C}(\mathrm{H})(\mathrm{MDCH})\).
<4> Set the multiplicand to multiplication/division data register A (L) (MDAL).
<5> Set the multiplier to multiplication/division data register A (H) (MDAH).
(There is no preference in the order of executing steps <2>, <3>, and <4>. Multiplication operation is automatically started when the multiplier is set to the MDAH register, respectively.)
- During operation processing
<6> The multiplication operation finishes in one clock cycle.
(The multiplication result is stored in multiplication/division data register \(B(L)\) (MDBL) and multiplication/division data register B (H) (MDBH).)
\(<7>\) After <6>, the multiply-accumulation operation finishes in one additional clock cycle. (There is a wait of at least two clock cycles after specifying the initial settings is finished ( \(<5>\) ).)
- Operation end
<8> Read the accumulated value (lower 16 bits) from the MDCL register.
<9> Read the accumulated value (higher 16 bits) from the MDCH register.
(There is no preference in the order of executing steps <8> and <9>.)
(<10> If the result of the multiply-accumulation operation causes an overflow, the MACOF bit is set to 1 , INTMD signal is occurred.)
- Next operation
<11> The next time multiplication, division or multiply-accumulation is performed, start with the initial settings of each step.

Remark Steps <1> to <10> correspond to <1> to <10> in Figure 19-8.

Figure 19-8. Timing Diagram of Multiply-Accumulation (Unsigned) Operation ( \(2 \times 3+3=9 \rightarrow 32767 \times 2+4294901762=0\) (over flow generated))


\subsection*{19.4.4 Multiply-accumulation (signed) operation}
- Initial setting
\(<1>\) Set the multiplication/division control register (MDUC) to 48H.
\(<2>\) Set the initial accumulated value of higher 16 bits to multiplication/division data register \(\mathrm{C}(\mathrm{H})(\mathrm{MDCH})\).
(<3> If the accumulated value in the MDCH register is negative, the MACSF bit is set to 1.)
\(<4>\) Set the initial accumulated value of lower 16 bits to multiplication/division data register \(C\) (L) (MDCL).
\(<5>\) Set the multiplicand to multiplication/division data register A (L) (MDAL).
<6> Set the multiplier to multiplication/division data register A (H) (MDAH).
(There is no preference in the order of executing steps \(\langle 2\rangle,<4\rangle\), and \(<5>\). Multiplication operation is automatically started when the multiplier is set to the MDAH register, respectively.)
- During operation processing
\(<7>\) The multiplication operation finishes in one clock cycle.
(The multiplication result is stored in multiplication/division data register \(B(L)\) (MDBL) and multiplication/division data register B (H) (MDBH).)
<8> After <7>, the multiply-accumulation operation finishes in one additional clock cycle. (There is a wait of at least two clock cycles after specifying the initial settings is finished (<6>).)
- Operation end
<9> If the accumulated value stored in the MDCL and MDCH registers is positive, the MACSF bit is cleared to 0 .
<10> Read the accumulated value (lower 16 bits) from the MDCL register.
\(<11>\) Read the accumulated value (higher 16 bits) from the MDCH register.
(There is no preference in the order of executing steps \(<10>\) and \(<11>\).)
(<12> If the result of the multiply-accumulation operation causes an overflow, the MACOF bit is set to 1 , INTMD signal is occurred.)
- Next operation
<13> The next time multiplication, division or multiply-accumulation is performed, start with the initial settings of each step.

\section*{Caution The data is in the two's complement format in multiply-accumulation (signed) operation.}

Remark Steps <1> to <11> correspond to <1> to <11> in Figure 19-9.

Figure 19-9. Timing Diagram of Multiply-Accumulation (signed) Operation \((2 \times 3+(-4)=2 \rightarrow 32767 \times(-1)+(-2147483647)=-2147450882\) (overflow occurs.) \()\)


\subsection*{19.4.5 Division operation}
- Initial setting
<1> Set the multiplication/division control register (MDUC) to 80H.
<2> Set the dividend (higher 16 bits) to multiplication/division data register A (H) (MDAH).
\(<3>\) Set the dividend (lower 16 bits) to multiplication/division data register A (L) (MDAL).
<4> Set the divisor (higher 16 bits) to multiplication/division data register B (H) (MDBH).
<5> Set the divisor (lower 16 bits) to multiplication/division data register B (L) (MDBL).
<6> Set bit 0 (DIVST) of the MDUC register to 1.
(There is no preference in the order of executing steps <2> to <5>.)
- During operation processing
\(<7>\) The operation will end when one of the following processing is completed.
- A wait of at least 16 clocks (The operation will end when 16 clocks have been issued.)
- A check whether the DIVST bit has been cleared
(The read values of the MDBL, MDBH, MDCL, and MDCH registers during operation processing are not guaranteed.)
- Operation end
<8> The DIVST bit is cleared and the operation ends. At this time, an interrupt request signal (INTMD) is generated if the operation was performed with MACMODE \(=0\).
\(<9>\) Read the quotient (lower 16 bits) from the MDAL register.
\(<10>\) Read the quotient (higher 16 bits) from the MDAH register.
\(<11>\) Read the remainder (lower 16 bits) from multiplication/division data register C (L) (MDCL).
\(<12>\) Read the remainder (higher 16 bits) from multiplication/division data register \(\mathrm{C}(\mathrm{H})\) (MDCH).
(There is no preference in the order of executing steps <9> to <12>.)
- Next operation
<13> The next time multiplication division or multiply-accumulation is performed, start with the initial settings of each step.

Remark Steps <1> to <12> correspond to <1> to <12> in Figure 19-10.


MDUC
DIVST
Counter

MDAH
MDAL

MDBH
MDBL
MDCH
MDCL
INTMD

\section*{CHAPTER 20 DMA CONTROLLER}
<R>
\begin{tabular}{|l|l|l|l|l|c|}
\hline & 48-pin & 64-pin & 80-pin & 100-pin & 128-pin \\
\cline { 2 - 6 } & R5F10CGx/ & R5F10CLx/ & R5F10CMx/ & R5F10TPx/ & R5F10DSx \\
R5F10DGx & R5F10DLx & R5F10DMx & R5F10DPx & \\
\hline DMA & 2 channels & 4 channels \\
\hline
\end{tabular}

The RL78/D1A has an internal DMA (Direct Memory Access) controller.
Data can be automatically transferred between the peripheral hardware supporting DMA, SFRs, and internal RAM without via CPU.

As a result, the normal internal operation of the CPU and data transfer can be executed in parallel with transfer between the SFR and internal RAM, and therefore, a large capacity of data can be processed. In addition, real-time control using communication, timer, and A/D can also be realized.

\subsection*{20.1 Functions of DMA Controller}

O Number of DMA channels: 2 channels ( 48,64 or 80 -pin products)
4 channels (100 or 128-pin products)
O Transfer unit: 8 or 16 bits
O Maximum transfer unit: 1024 times
O Transfer type: 2-cycle transfer (One transfer is processed in 2 clocks and the CPU stops during that processing.)
O Transfer mode: Single-transfer mode
O Transfer request: Selectable from the following peripheral hardware interrupts
- A/D converter
- Serial interface (CSI00, CSI01, CSI10, UART0, and UART1)
- Timer (channel 0, 1, 3, 5, 7, 10 to 15, 17, 20, 21, 23, 25, 27)
- \(I^{2} \mathrm{C}\)

O Transfer target: Between SFR and internal RAM

Here are examples of functions using DMA.
- Successive transfer of serial interface
- Batch transfer of analog data
- Capturing A/D conversion result at fixed interval
- Capturing port value at fixed interval

\subsection*{20.2 Configuration of DMA Controller}

The DMA controller includes the following hardware.

Table 20-1. Configuration of DMA Controller
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Item } & \multicolumn{1}{c|}{ Configuration } \\
\hline Address registers & - DMA SFR address registers 0 to 3 (DSA0 to DSA3) \\
- DMA RAM address registers 0 to 3 (DRA0 to DRA3)
\end{tabular}

Note 128-pin products only.
Remark Channels 2 and 3 are incorporated in 100 and 128-pin products.

\section*{(1) DMA SFR address register n (DSAn)}

This is an 8-bit register that is used to set an SFR address that is the transfer source or destination of DMA channel n .
Set the lower 8 bits of the SFR addresses FFFOOH to FFFFFH.
This register is not automatically incremented but fixed to a specific value.
In the 16-bit transfer mode, the least significant bit is ignored and is treated as an even address.
The DSAn register can be read or written in 8-bit units. However, it cannot be written during DMA transfer.
Reset signal generation clears this register to 00 H .

Figure 20-1. Format of DMA SFR Address Register n (DSAn)

Address: FFFB0H (DSA0), FFFB1H (DSA1), F0170H (DSA2), F0171H (DSA3) After reset: 00H R/W


Remark n : DMA channel number ( \(\mathrm{n}=0\) to 3 )

\section*{(2) DMA RAM address register n (DRAn)}

This is a 16-bit register that is used to set a RAM address that is the transfer source or destination of DMA channel n .

Addresses of the internal RAM area other than the general-purpose registers can be set to this register.
Set the lower 16 bits of the RAM address.
This register is automatically incremented when DMA transfer has been started. It is incremented by +1 in the \(8-\) bit transfer mode and by +2 in the 16 -bit transfer mode. DMA transfer is started from the address set to this DRAn register. When the data of the last address has been transferred, the DRAn register stops with the value of the last address +1 in the 8 -bit transfer mode, and the last address +2 in the 16-bit transfer mode. In the 16-bit transfer mode, the least significant bit is ignored and is treated as an even address.
The DRAn register can be read or written in 8 -bit or 16 -bit units. However, it cannot be written during DMA transfer.
Reset signal generation clears this register to 0000 H .

Figure 20-2. Format of DMA RAM Address Register \(\mathbf{n}\) (DRAn)

Address: FFFB2H, FFFB3H (DRA0), FFFB4H, FFFB5H (DRA1), After reset: 0000 H R/W
F0172H, F0173H (DRA2), F0174H, F0175H (DRA3)
\begin{tabular}{ll} 
DRA0H: FFFB3H & DRA0L: FFFB2H \\
DRA1H: FFFB5H & DRA1L: FFFB4H \\
DRA2H: F0173H & DRA2L: F0172H \\
DRA3H: F0175H & DRA3L: F0174H
\end{tabular}


Remark n : DMA channel number ( \(\mathrm{n}=0\) to 3 )
(3) DMA byte count register n (DBCn)

This is a 10-bit register that is used to set the number of times DMA channel \(n\) executes transfer. Be sure to set the number of times of transfer to this DBCn register before executing DMA transfer (up to 1024 times).
Each time DMA transfer has been executed, this register is automatically decremented. By reading this DBCn register during DMA transfer, the remaining number of times of transfer can be learned.
The DBCn register can be read or written in 8 -bit or 16 -bit units. However, it cannot be written during DMA transfer.

Reset signal generation clears this register to 0000 H .

Figure 20-3. Format of DMA Byte Count Register n (DBCn)
Address: FFFB6H, FFFB7H (DBC0), FFFB8H, FFFB9H (DBC1) After reset: 0000H R/W

\begin{tabular}{|c|c|c|}
\hline DBCn[9:0] & \begin{tabular}{c} 
Number of Times of Transfer \\
(When DBCn is Written)
\end{tabular} & \begin{tabular}{c} 
Remaining Number of Times of Transfer \\
(When DBCn is Read)
\end{tabular} \\
\hline 000 H & 1024 & Completion of transfer or waiting for 1024 times of DMA transfer
\end{tabular}\(|\)\begin{tabular}{c} 
Waiting for remaining one time of DMA transfer \\
\hline 001 H
\end{tabular}

Cautions 1. Be sure to clear bits 15 to 10 to " 0 ".
2. If the general-purpose register is specified or the internal RAM space is exceeded as a result of continuous transfer, the general-purpose register or SFR space are written or read, resulting in loss of data in these spaces. Be sure to set the number of times of transfer that is within the internal RAM space.

Remark n : DMA channel number ( \(\mathrm{n}=0\) to 3 )

\subsection*{20.3 Registers Controlling DMA Controller}

DMA controller is controlled by the following registers.
- DMA mode control register n (DMCn)
- DMA operation control register \(n\) (DRCn)
- DMA all-channel forced wait register (DWAITALL)

Remark n : DMA channel number ( \(\mathrm{n}=0\) to 3 )
(1) DMA mode control register n (DMCn)

The DMCn register is a register that is used to set a transfer mode of DMA channel n . It is used to select a transfer direction, data size, setting of pending, and start source. Bit 7 (STGn) is a software trigger that starts DMA.
Rewriting bits 6,5 , and 3 to 0 of the DMCn register is prohibited during operation (when DSTn \(=1\) ).
The DMCn register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 20-4. Format of DMA Mode Control Register n (DMCn) (1/3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{Address: FFFBAH (DMC0), FFFBBH (DMC1), F017AH (DMC2), F017BH (DMC3)} & \multicolumn{3}{|l|}{After reset: 00 H R/W} \\
\hline Symbol & <7> & <6> & <5> & <4> & 3 & 2 & 1 & 0 \\
\hline DMCn & STGn & DRSn & DSn & DWAITn & IFCn3 & IFCn2 & IFCn1 & IFCn0 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline STGn \(^{\text {Note } 1}\) & \multicolumn{1}{c|}{ DMA transfer start software trigger } \\
\hline 0 & No trigger operation \\
\hline 1 & DMA transfer is started when DMA operation is enabled (DENn \(=1\) ). \\
\hline \begin{tabular}{l} 
DMA transfer is performed once by writing 1 to the STGn bit when DMA operation is enabled (DENn \(=1\) ). \\
When this bit is read, 0 is always read.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|ll|}
\hline DRSn & & Selection of DMA transfer direction \\
\hline 0 & SFR to internal RAM & \\
\hline 1 & Internal RAM to SFR & \\
\hline
\end{tabular}
\begin{tabular}{|c|ll|}
\hline DSn & \multicolumn{1}{c|}{ Specification of transfer data size for DMA transfer } \\
\hline 0 & 8 bits \\
\hline 1 & 16 bits & \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline DWAITn \({ }^{\text {Note } 2}\) & \multicolumn{1}{c|}{ Pending of DMA transfer } \\
\hline 0 & Executes DMA transfer upon DMA start request (not held pending). \\
\hline 1 & Holds DMA start request pending if any. \\
\hline \begin{tabular}{l} 
DMA transfer that has been held pending can be started by clearing the value of the DWAITn bit to 0. \\
It takes 2 clocks to actually hold DMA transfer pending when the value of the DWAITn bit is set to 1.
\end{tabular} \\
\hline
\end{tabular}

Notes 1. The software trigger (STGn) can be used regardless of the IFCn0 to IFCn3 bits values.
2. When DMA transfer is held pending while using two or more DMA channels, be sure to hold the DMA transfer pending for all channels (by setting the DWAIT0, DWAIT1, DWAIT2, and DWAIT3 bits to 1 ).

Remark n : DMA channel number ( \(\mathrm{n}=0\) to 3 )

Figure 20-4. Format of DMA Mode Control Register n (DMCn) (2/3)
```

Address: FFFBAH (DMC0), FFFBBH (DMC1) After reset: 00H R/W

```
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & <7> & <6> & <5> & <4> & 3 & 2 & 1 & 0 \\
\hline DMCn & STGn & DRSn & DSn & DWAITn & IFCn3 & IFCn2 & IFCn1 & IFCn0 \\
\hline
\end{tabular}
(When \(\mathrm{n}=0\) or 1 )
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{array}{|c}
\text { IFCn } \\
3
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { IFCn } \\
2
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { IFCn } \\
1
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { IFCn } \\
0
\end{gathered}
\]} & \multicolumn{2}{|c|}{Selection of DMA start source \({ }^{\text {Note } 1}\)} \\
\hline & & & & Trigger signal & Trigger contents \\
\hline 0 & 0 & 0 & 0 & - & Disables DMA transfer by interrupt. (Only software trigger is enabled.) \\
\hline 0 & 0 & 0 & 1 & INTTM00 & End of timer channel 0 count or capture end interrupt \\
\hline 0 & 0 & 1 & 0 & INTTM01 & End of timer channel 1 count or capture end interrupt \\
\hline 0 & 0 & 1 & 1 & INTTM03 & End of timer channel 3 count or capture end interrupt \\
\hline 0 & 1 & 0 & 0 & INTTM05 & End of timer channel 5 count or capture end interrupt \\
\hline 0 & 1 & 0 & 1 & INTTM07 & End of timer channel 7 count or capture end interrupt \\
\hline 0 & 1 & 1 & 0 & INTTM10 & End of timer channel 10 count or capture end interrupt \\
\hline 0 & 1 & 1 & 1 & INTTM11 & End of timer channel 11 count or capture end interrupt \\
\hline 1 & 0 & 0 & 0 & INTTM12 & End of timer channel 12 count or capture end interrupt \\
\hline 1 & 0 & 0 & 1 & INTIIC11 & IIC11 end of transfer interrupt \\
\hline 1 & 0 & 1 & 0 & INTLTO & LIN UARTO (UARTFO) transmission interrupt \\
\hline 1 & 0 & 1 & 1 & INTLR0 & LIN UARTO (UARTFO) reception interrupt \\
\hline 1 & 1 & 0 & 0 & INTCSIOO/INTLCDB \({ }^{\text {Note } 2}\) & CSIOO end of transfer interrupt \\
\hline 1 & 1 & 0 & 1 & INTCSI01 & CSI01 end of transfer interrupt \\
\hline 1 & 1 & 1 & 0 & INTAD & A/D conversion end interrupt \\
\hline 1 & 1 & 1 & 1 & \multicolumn{2}{|l|}{Setting prohibited} \\
\hline
\end{tabular}

Notes 1. The software trigger (STGn) can be used regardless of the IFCn0 to IFCn3 bits values.
2. 128-pin products only. For details, see \(\mathbf{2 0 . 3}\) (2) DMA trigger selection register (DMATSEL).

Remark \(n\) : DMA channel number \((\mathrm{n}=0,1)\)

Figure 20-4. Format of DMA Mode Control Register n (DMCn) (3/3)

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & <7> & <6> & <5> & <4> & 3 & 2 & 1 & 0 \\
\hline DMCn & STGn & DRSn & DSn & DWAITn & IFCn3 & IFCn2 & IFCn1 & IFCn0 \\
\hline
\end{tabular}
(When \(\mathrm{n}=2\) or 3 )
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{gathered}
\text { IFCn } \\
3
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\hline \text { IFCn } \\
2
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|c}
\hline \text { IFCn } \\
1
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { IFCn } \\
0
\end{gathered}
\]} & \multicolumn{2}{|c|}{Selection of DMA start source \({ }^{\text {Note } 1}\)} \\
\hline & & & & Trigger signal & Trigger contents \\
\hline 0 & 0 & 0 & 0 & - & Disables DMA transfer by interrupt. (Only software trigger is enabled.) \\
\hline 0 & 0 & 0 & 1 & INTTM13 & End of timer channel 13 count or capture end interrupt \\
\hline 0 & 0 & 1 & 0 & INTTM14 & End of timer channel 14 count or capture end interrupt \\
\hline 0 & 0 & 1 & 1 & INTTM15 & End of timer channel 15 count or capture end interrupt \\
\hline 0 & 1 & 0 & 0 & INTTM17 & End of timer channel 17 count or capture end interrupt \\
\hline 0 & 1 & 0 & 1 & INTTM20 & End of timer channel 20 count or capture end interrupt \\
\hline 0 & 1 & 1 & 0 & INTTM21 & End of timer channel 21 count or capture end interrupt \\
\hline 0 & 1 & 1 & 1 & INTTM23 & End of timer channel 23 count or capture end interrupt \\
\hline 1 & 0 & 0 & 0 & INTTM25 & End of timer channel 25 count or capture end interrupt \\
\hline 1 & 0 & 0 & 1 & INTTM27 & End of timer channel 27 count or capture end interrupt \\
\hline 1 & 0 & 1 & 0 & INTLT1 & LIN UART1 (UARTF1) transmission interrupt \\
\hline 1 & 0 & 1 & 1 & INTLR1 & LIN UART1 (UARTF1) reception interrupt \\
\hline 1 & 1 & 0 & 0 & INTCSIOO & CSIOO end of transfer interrupt \\
\hline 1 & 1 & 0 & 1 & INTCSI01 & CSI01 end of transfer interrupt \\
\hline 1 & 1 & 1 & 0 & INTAD & A/D conversion end interrupt \\
\hline 1 & 1 & 1 & 1 & INTCSI10/INTLCDB \({ }^{\text {Note } 2}\) & CSI10 end of transfer interrupt \\
\hline
\end{tabular}

Notes 1. The software trigger (STGn) can be used regardless of the IFCn0 to IFCn3 bits values.
<R>
2. 128-pin products only. For details, see 20.3 (2) DMA trigger selection register (DMATSEL).

Remark n : DMA channel number \((\mathrm{n}=2,3)\)
(2) DMA trigger selection register (DMATSEL) (128-pin products only)

The LCD BUS I/F interrupt signal (INTLCDB) is treated as a DMA trigger source. This trigger source shares with INTCSIOO/INTCSI10 as one DMA trigger source. This register is used to switch the DMA trigger source.
The DMATSEL register can be set by a 1 -bit or 8 -bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 20-5. Format of DMA trigger selection register (DMATSEL))

\begin{tabular}{|c|ll|}
\hline DMATSL23 & & DMA2/3 trigger (IFCn3 to IFCn0=1111) seletion ( \(\mathrm{n}=2\) or 3 ) \\
\hline 0 & INTCSI10 & \\
\hline 1 & INTLCDB & \\
\hline
\end{tabular}
\begin{tabular}{|c|ll|}
\hline DMATSL01 & \multicolumn{1}{|c|}{ DMA0/1 trigger (IFCn3 to IFCn0=1100) seletion ( \(\mathrm{n}=0\) or 1 ) } \\
\hline 0 & INTCSI00 & \\
\hline 1 & INTLCDB & \\
\hline
\end{tabular}
(3) DMA operation control register n (DRCn)

The DRCn register is a register that is used to enable or disable transfer of DMA channel \(n\).
Rewriting bit 7 (DENn) of this register is prohibited during operation (when DSTn = 1).
The DRCn register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 20-6. Format of DMA Operation Control Register n (DRCn)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{Address: FFFBCH (DRC0), FFFBDH (DRC1), F017CH (DRC2), F017DH (DRC3)} & \multicolumn{3}{|l|}{After reset: 00 H R/W} \\
\hline Symbol & <7> & 6 & 5 & 4 & 3 & 2 & 1 & <0> \\
\hline \multirow[t]{9}{*}{DRCn} & DENn & 0 & 0 & 0 & 0 & 0 & 0 & DSTn \\
\hline & DENn & \multicolumn{7}{|c|}{DMA operation enable flag} \\
\hline & 0 & \multicolumn{7}{|l|}{Disables operation of DMA channel n (stops operating cock of DMA).} \\
\hline & 1 & \multicolumn{7}{|l|}{Enables operation of DMA channel \(n\).} \\
\hline & \multicolumn{8}{|l|}{DMAC waits for a DMA trigger when DSTn = 1 after DMA operation is enabled ( \(\mathrm{DENn}=1\) ).} \\
\hline & DSTn & \multicolumn{7}{|c|}{DMA transfer mode flag} \\
\hline & 0 & \multicolumn{7}{|l|}{DMA transfer of DMA channel \(n\) is completed.} \\
\hline & 1 & \multicolumn{7}{|l|}{DMA transfer of DMA channel n is not completed (still under execution).} \\
\hline & \multicolumn{8}{|l|}{\begin{tabular}{l}
DMAC waits for a DMA trigger when DSTn = 1 after DMA operation is enabled (DENn =1). \\
When a software trigger (STGn) or the start source trigger set by the IFCn3 to IFCn0 bits is input, DMA transfer is started. \\
When DMA transfer is completed after that, this bit is automatically cleared to 0 . \\
Write 0 to this bit to forcibly terminate DMA transfer under execution.
\end{tabular}} \\
\hline
\end{tabular}

Caution The DSTn flag is automatically cleared to 0 when a DMA transfer is completed. Writing the DENn flag is enabled only when DSTn \(=0\). When a DMA transfer is terminated without waiting for generation of the interrupt (INTDMAn) of DMAn, therefore, set the DSTn bit to 0 and then the DENn bit to 0 (for details, refer to 20.5.5 Forced termination by software).

Remark \(n\) : DMA channel number ( \(\mathrm{n}=0\) to 3 )
(4) DMA all-channel forced wait register (DWAITALL)

This register is used to force DMA transfer on all channels to wait.
This register can also be used to change the priority order of the transfer channels.
Bit 7 (PRVARI) of DWAITALL can be rewritten while DMA transfer is in progress without affecting the current transfer.

Figure 20-7. Format of DMA all-channel forced wait register (DWAITALL)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: F017 & \multicolumn{2}{|l|}{After reset: 00 H} & \multicolumn{6}{|l|}{R/W} \\
\hline Symbol & <7> & 6 & 5 & 4 & 3 & 2 & 1 & <0> \\
\hline DWAITALL & PRVARI & 0 & 0 & 0 & 0 & 0 & 0 & DWAITALL0 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline PRVARI & \multicolumn{1}{|c|}{ Transfer channel priority order } \\
\hline 0 & Priority order fixed \((\mathrm{CH} 0 \rightarrow \mathrm{CH} 1 \rightarrow \mathrm{CH} 2 \rightarrow \mathrm{CH} 3)\) \\
\hline 1 & Priority order can be changed. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline DWAITALLO & \\
\hline 0 & All channels are operating normally. \\
\hline 1 & All channels are being forced to wait. \\
\hline
\end{tabular}

Remark If the order of priority is changed, the channel for which the number is equal to the current highest priority channel +1 becomes the highest priority channel whenever a DMA transfer for which a request is received finishes, which results in constant rotation of the order of priority.

Regardless of whether there is a DMA request conflict, and regardless of which channel the request is for, the order of priority rotates each time a DMA transfer finishes. The initial value for the channel order of priority is CHO .

Example: If CH 0 has the highest priority and a CH 2 request is received, CH 1 has the highest priority next.

If CH 1 has the highest priority and a CH 0 request is received, CH 2 has the highest priority next.


\subsection*{20.4 Operation of DMA Controller}

\subsection*{20.4.1 Operation procedure}
\(<1>\) The DMA controller is enabled to operate when \(D E N n=1\). Before writing the other registers, be sure to set the DENn bit to 1 . Use 80 H to write with an 8 -bit manipulation instruction.
<2> Set an SFR address, a RAM address, the number of times of transfer, and a transfer mode of DMA transfer to DMA SFR address register \(n\) (DSAn), DMA RAM address register \(n\) (DRAn), DMA byte count register \(n\) (DBCn), and DMA mode control register \(n\) (DMCn).
<3> The DMA controller waits for a DMA trigger when DSTn \(=1\). Use 81 H to write with an 8 -bit manipulation instruction.
<4> When a software trigger (STGn) or a start source trigger specified by the IFCn3 to IFCn0 bits is input, a DMA transfer is started.
<5> Transfer is completed when the number of times of transfer set by the DBCn register reaches 0 , and transfer is automatically terminated by occurrence of an interrupt (INTDMAn).
<6> Stop the operation of the DMA controller by clearing the DENn bit to 0 when the DMA controller is not used.

Figure 20-7. Operation Procedure


Remark n : DMA channel number ( \(\mathrm{n}=0\) to 3 )

\subsection*{20.4.2 Transfer mode}

The following four modes can be selected for DMA transfer by using bits 6 and 5 (DRSn and DSn) of DMA mode control register n (DMCn).
\begin{tabular}{|c|c|l|}
\hline DRSn & DSn & \multicolumn{1}{|c|}{ DMA Transfer Mode } \\
\hline 0 & 0 & Transfer from SFR of 1-byte data (fixed address) to RAM (address is incremented by +1) \\
\hline 0 & 1 & Transfer from SFR of 2-byte data (fixed address) to RAM (address is incremented by +2) \\
\hline 1 & 0 & Transfer from RAM of 1-byte data (address is incremented by +1) to SFR (fixed address) \\
\hline 1 & 1 & Transfer from RAM of 2-byte data (address is incremented by +2) to SFR (fixed address) \\
\hline
\end{tabular}

By using these transfer modes, up to 1024 bytes of data can be consecutively transferred by using the serial interface, data resulting from \(A / D\) conversion can be consecutively transferred, and port data can be scanned at fixed time intervals by using a timer.

\subsection*{20.4.3 Termination of DMA transfer}

When \(\mathrm{DBCn}=00 \mathrm{H}\) and DMA transfer is completed, the DSTn bit is automatically cleared to 0 . An interrupt request (INTDMAn) is generated and transfer is terminated.

When the DSTn bit is cleared to 0 to forcibly terminate DMA transfer, DMA byte count register \(n\) (DBCn) and DMA RAM address register \(n\) (DRAn) hold the value when transfer is terminated.

The interrupt request (INTDMAn) is not generated if transfer is forcibly terminated.

Remark n : DMA channel number ( \(\mathrm{n}=0\) to 3 )

\subsection*{20.5 Example of Setting of DMA Controller}

\subsection*{20.5.1 CSI consecutive transmission}

A flowchart showing an example of setting for CSI consecutive transmission is shown below.
- Consecutive transmission of CSI00 or CSI01 (256 bytes)
- DMA channel 0 is used for DMA transfer.
- DMA start source: INTCSI00 or INTCSI01 (software trigger (STG0) only for the first start source)
- Interrupt of CSI00 is specified by IFC03 to IFC00 = 1100B and DMATSL01 = OB. In case of CSI01, interrupt of CSI01 is specified by IFC03 to IFC00 \(=1101 \mathrm{~B}\).
- When INTCSI00 is specified as a DMA start source, transfers FFB00H to FFBFFH (256 bytes) of RAM to FFF10H of the serial data register (SDROOL) of CSI. When INTCSI01 is specified, transfers FFB00H to FFBFFH ( 256 bytes) of RAM to FFF10H of the serial data register (SDR01L) of CSI.
\(\begin{array}{cl}\text { Remark } & \text { IFC03 to IFC00: Bits } 3 \text { to } 0 \text { of DMA mode control registers } 0 \text { (DMC0) } \\ & \text { DMATSL01 }: \text { : Bit } 0 \text { of DMA trigger selection register (DMATSEL) }\end{array}\)

Figure 20-8. Example of Setting for CSI Consecutive Transmission


Note. The DST0 flag is automatically cleared to 0 when a DMA transfer is completed. Writing the DENO flag is enabled only when DSTO \(=0\). To terminate a DMA transfer without waiting for occurrence of the interrupt of DMAO (INTDMAO), set the DSTO bit to 0 and then the DENO bit to 0 (for details, refer to 20.5.5 Forced termination by software).

The fist trigger for consecutive transmission is not started by the interrupt of CSI. In this example, it start by a software trigger.

CSI transmission of the second time and onward is automatically executed.
A DMA interrupt (INTDMA0) occurs when the last transmit data has been written to the data register.

\subsection*{20.5.2 Consecutive capturing of A/D conversion results}

A flowchart of an example of setting for consecutively capturing A/D conversion results is shown below.
- Consecutive capturing of A/D conversion results.
- DMA channel 1 is used for DMA transfer.
- DMA start source: INTAD
- Interrupt of \(A / D\) is specified by IFC13 to IFC10 = 1110B.
- Transfers FFF1EH and FFF1FH (2 bytes) of the 10-bit A/D conversion result register (ADCR) to 512 bytes of FFCEOH to FFEDFH of RAM.

Remark IFC13 to IFC10: Bits 3 to 0 of DMA mode control registers 1 (DMC1)

Figure 20-9. Example of Setting of Consecutively Capturing A/D Conversion Results


Note The DST1 flag is automatically cleared to 0 when a DMA transfer is completed.
Writing the DEN1 flag is enabled only when DST1 = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMA1 (INTDMA1), set the DST1 bit to 0 and then the DEN1 bit to 0 (for details, refer to 20.5.5 Forced termination by software).

\subsection*{20.5.3 UART consecutive reception + ACK transmission}

A flowchart illustrating an example of setting for UART consecutive reception + ACK transmission is shown below.
- Consecutively receives data from UARTF0 and outputs ACK to P10 on completion of reception.
- DMA channel 0 is used for DMA transfer.
- DMA start source: Software trigger (DMA transfer on occurrence of an interrupt is disabled.)
- Transfers FFF4AH of UART receive data register 0 (UFORX) to 64 bytes of FFEOOH to FFE3FH of RAM.

Figure 20-10. Example of Setting for UART Consecutive Reception + ACK Transmission


Note The DSTO flag is automatically cleared to 0 when a DMA transfer is completed.
Writing the DENO flag is enabled only when DSTO \(=0\). To terminate a DMA transfer without waiting for occurrence of the interrupt of DMAO (INTDMAO), set the DSTO bit to 0 and then the DENO bit to 0 (for details, refer to 20.5.5 Forced termination by software).

Remark This is an example where a software trigger is used as a DMA start source.
If ACK is not transmitted and if only data is consecutively received from UART, the UART reception end interrupt (INTLRO) can be used to start DMA for data reception.

\subsection*{20.5.4 Holding DMA transfer pending by DWAITn bit}

When DMA transfer is started, transfer is performed while an instruction is executed. At this time, the operation of the CPU is stopped and delayed for the duration of 2 clocks. If this poses a problem to the operation of the set system, a DMA transfer can be held pending by setting the DWAITn bit to 1 . The DMA transfer for a transfer trigger that occurred while DMA transfer was held pending is executed after the pending status is canceled. However, because only one transfer trigger can be held pending for each channel, even if multiple transfer triggers occur for one channel during the pending status, only one DMA transfer is executed after the pending status is canceled.

To output a pulse with a width of 10 clocks of the operating frequency from the P 10 pin , for example, the clock width increases to 12 if a DMA transfer is started midway. In this case, the DMA transfer can be held pending by setting the DWAITn bit to 1 .

After setting the DWAITn bit to 1 , it takes two clocks until a DMA transfer is held pending.

Figure 20-11. Example of Setting for Holding DMA Transfer Pending by DWAITn Bit


Caution
When DMA transfer is held pending while using two or more DMA channels, be sure to held the DMA transfer pending for all channels (by setting DWAITO, DWAIT1, DWAIT2, and DWAIT3 to 1). If the DMA transfer of one channel is executed while that of the other channel is held pending, DMA transfer might not be held pending for the latter channel.

Remarks 1. n: DMA channel number ( \(\mathrm{n}=0\) to 3 )
2. 1 clock: 1 /fclk (fclk: CPU clock)

\subsection*{20.5.5 Forced termination by software}

After the DSTn bit is set to 0 by software, it takes up to 2 clocks until a DMA transfer is actually stopped and the DSTn bit is set to 0 . To forcibly terminate a DMA transfer by software without waiting for occurrence of the interrupt (INTDMAn) of DMAn, therefore, perform either of the following processes.
<When using one DMA channel>
- Set the DSTn bit to 0 (use \(\mathrm{DRCn}=80 \mathrm{H}\) to write with an 8 -bit manipulation instruction) by software, confirm by polling that the DSTn bit has actually been cleared to 0 , and then set the DENn bit to 0 (use \(\mathrm{DRCn}=00 \mathrm{H}\) to write with an 8bit manipulation instruction).
- Set the DSTn bit to 0 (use DRCn \(=80 \mathrm{H}\) to write with an 8 -bit manipulation instruction) by software and then set the DENn bit to 0 (use DRCn \(=00 \mathrm{H}\) to write with an 8-bit manipulation instruction) two or more clocks after.
<When using two or more DMA channels>
- To forcibly terminate DMA transfer by software when using two or more DMA channels (by setting DSTn to 0), clear the DSTn bit to 0 after the DMA transfer is held pending by setting the DWAITn bits of all using channels to 1 . Next, clear the DWAITn bits of all using channels to 0 to cancel the pending status, and then clear the DENn bit to 0 .

Figure 20-12. Forced Termination of DMA Transfer (1/2)

Example 1


Example 2


Remarks 1. n : DMA channel number ( \(\mathrm{n}=0\) to 3 )
2. 1 clock: 1 /fclk (fclk: CPU clock)

Figure 20-12. Forced Termination of DMA Transfer (2/2)

\section*{Example 3}
- Procedure for forcibly terminating the DMA transfer for one channel if both channels are used
- Procedure for forcibly terminating the DMA transfer for both channels if both channels are used


Caution In example 3, the system is not required to wait two clock cycles after the DWAITn bit is set to \(\mathbf{1}\). In addition, the system does not have to wait two clock cycles after clearing the DSTn bit to 0 , because more than two clock cycles elapse from when the DSTn bit is cleared to 0 to when the DENn bit is cleared to 0 .

Remarks 1. n : DMA channel number \((\mathrm{n}=0,1)\)
2. 1 clock: \(1 / f\) flk (fclk: CPU clock)

\subsection*{20.6 Cautions on Using DMA Controller}

\section*{(1) Priority of DMA}

During DMA transfer, a request from the other DMA channel is held pending even if generated. The pending DMA transfer is started after the ongoing DMA transfer is completed. If two or more DMA requests are generated at the same time, however, their priority are DMA channel \(0>\) DMA channel \(1>\) DMA channel \(2>\) DMA channel 3. If a DMA request and an interrupt request are generated at the same time, the DMA transfer takes precedence, and then interrupt servicing is executed.

\section*{(2) DMA response time}

The response time of DMA transfer is as follows.

Table 20-2. Response Time of DMA Transfer
\begin{tabular}{|l|l|l|}
\hline & \multicolumn{1}{|c|}{ Minimum Time } & \multicolumn{1}{c|}{ Maximum Time } \\
\hline Response time & 3 clocks & 10 clocks \(^{\text {Note }}\) \\
\hline
\end{tabular}

Note The maximum time necessary to execute an instruction from internal RAM is 16 clock cycles.

Cautions 1. The above response time does not include the two clock cycles required for a DMA transfer.
2. When executing a DMA pending instruction (see 20.6 (4)), the maximum response time is extended by the execution time of that instruction to be held pending.
3. Do not specify successive transfer triggers for a channel within a period equal to the maximum response time plus one clock cycle, because they might be ignored.

Remark 1 clock: 1 /fclk (fclk: CPU clock)
(3) Operation in standby mode

The DMA controller operates as follows in the standby mode.

Table 20-3. DMA Operation in Standby Mode
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Status } & \multicolumn{1}{c|}{ DMA Operation } \\
\hline HALT mode & Normal operation \\
\hline STOP mode & \begin{tabular}{l} 
Stops operation. \\
If DMA transfer and STOP instruction execution contend, DMA transfer may be \\
damaged. Therefore, stop DMA before executing the STOP instruction.
\end{tabular} \\
\hline
\end{tabular}
(4) DMA pending instruction

Even if a DMA request is generated, DMA transfer is held pending immediately after the following instructions.
- CALL !addr16
- CALL \$!addr20
- CALL !!addr20
- CALL rp
- CALLT [addr5]
- BRK
- MOV PSW, \#byte
- MOV PSW, A
- MOV1 PSW. bit, CY
- SET1 PSW. bit
- CLR1 PSW. bit
- POP PSW
- BTCLR PSW. bit, \$addr20
- El
- DI
- Write instructions for registers IF0L, IFOH, IF1L, IF1H, IF2L, IF2H, IF3L, MKOL, MK0H, MK1L, MK1H, MK2L,MK2H, MK3L, PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR10L, PR10H, PR11L, PR11H,PR12L, PR12H, and PR13L each.
- Instruction for accessing the data flash memory
(5) Operation if address in general-purpose register area or other than those of internal RAM area is specified The address indicated by DMA RAM address register \(n\) (DRAn) is incremented during DMA transfer. If the address is incremented to an address in the general-purpose register area or exceeds the area of the internal RAM, the following operation is performed.
- In mode of transfer from SFR to RAM

The data of that address is lost.
- In mode of transfer from RAM to SFR

Undefined data is transferred to SFR.

In either case, malfunctioning may occur or damage may be done to the system. Therefore, make sure that the address is within the internal RAM area other than the general-purpose register area.


\section*{(6) Operation if instructions for accessing the data flash area}
- Because DMA transfer is suspended to access to the data flash area, be sure to add the DMA pending instruction
If the data flash area is accessed after an next instruction execution from start of DMA transfer, a 3-clock wait will be inserted to the next instruction.

Instruction 1
DMA transfer
Instruction \(2 \quad \leftarrow\) The wait of three clock cycles occurs.
MOV A, ! DataFlash area
- The data flash should be read in either of following ways.
- Use the flash library provided by Renesas (EEL (Pack01) version V1.13 or later).
- Stop the DMA transfer before reading.

\section*{CHAPTER 21 INTERRUPT FUNCTIONS}

The interrupt function switches the program execution to other processing. When the branch processing is finished, the program returns to the interrupted processing.

The number of interrupt sources differs, depending on the product.
\begin{tabular}{|l|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & R5F10CGx & R5F10DGx & R5F10CLx & R5F10DLx & R5F10CMx & R5F10CMx & R5F10TPx & R5F10DPJ & R5F10DSx \\
\hline R5F10DPx
\end{tabular}

\subsection*{21.1 Interrupt Function Types}

The following two types of interrupt functions are used.

\section*{(1) Maskable interrupts}

These interrupts undergo mask control. Maskable interrupts can be divided into four priority groups by setting the priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H).
Multiple interrupt servicing can be applied to low-priority interrupts when high-priority interrupts are generated. If two or more interrupt requests, each having the same priority, are simultaneously generated, then they are processed according to the priority of vectored interrupt servicing. For the priority order, see Table 21-1.
A standby release signal is generated and STOP, HALT, and SNOOZE modes are released.
External interrupt requests and internal interrupt requests are provided as maskable interrupts.

\section*{(2) Software interrupt}

This is a vectored interrupt generated by executing the BRK instruction. It is acknowledged even when interrupts are disabled. The software interrupt does not undergo interrupt priority control.

\subsection*{21.2 Interrupt Sources and Configuration}

Interrupt sources include maskable interrupts and software interrupts. In addition, they also have up to eight reset sources (see Table 21-1). The vector codes that store the program start address when branching due to the generation of a reset or various interrupt requests are two bytes each, so interrupts jump to a 64 K address of 00000H to 0FFFFH.

Table 21-1. Interrupt Source List (1/2)


Notes 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 60 indicates the lowest priority.
2. When bit 7 (WDTINT) of the option byte \((000 \mathrm{COH})\) is set to 1 .

3 When bit 7 (LVIMD) of the voltage detection level register (LVIS) is cleared to 0.

Table 21-1. Interrupt Source List (2/2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Type} & \multirow[t]{2}{*}{Default priority Note1} & \multicolumn{2}{|r|}{Interrupt Source} & \multirow[t]{2}{*}{\begin{tabular}{l}
Internal/ \\
External
\end{tabular}} & \multirow[t]{2}{*}{\begin{tabular}{l}
Vector \\
table \\
address
\end{tabular}} & \multirow[b]{2}{*}{} & \multirow[b]{2}{*}{} & \multirow[b]{2}{*}{\[
\begin{aligned}
& \times \\
& \text { © } \\
& \stackrel{\rightharpoonup}{7} \\
& \stackrel{1}{4} \\
& \widetilde{\sim}
\end{aligned}
\]} & \multirow[b]{2}{*}{\[
\begin{aligned}
& \times \\
& \underset{U}{0} \\
& 0 \\
& \underset{\sim}{4} \\
& \underset{\sim}{n}
\end{aligned}
\]} & \multirow[b]{2}{*}{\[
\begin{aligned}
& \times \\
& \stackrel{x}{\partial} \\
& \text { O} \\
& \text { H} \\
& \stackrel{1}{\sim}
\end{aligned}
\]} & \multirow[b]{2}{*}{\[
\begin{aligned}
& \sum_{0}^{x} \\
& 0 \\
& \underset{\sim}{4} \\
& \stackrel{\sim}{2}
\end{aligned}
\]} & \multirow[b]{2}{*}{\[
\begin{aligned}
& \sum_{0}^{x} \\
& \dot{0} \\
& \stackrel{1}{u} \\
& \stackrel{\sim}{\sim}
\end{aligned}
\]} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[b]{2}{*}{会} \\
\hline & & Name & Trigger & & & & & & & & & & & & \\
\hline \multirow[t]{26}{*}{Maskable} & 35 & INTC1ERR & CAN1 error interrupt & Internal & 0004AH & \multirow[t]{26}{*}{(A)} & - & - & - & - & - & - & - & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & 36 & INTC1WUP & CAN1 wakeup & Internal & 0004CH & & - & - & - & - & - & - & - & \(\checkmark\) & \(\checkmark\) \\
\hline & 37 & INTCOERR & CANO error interrupt & Internal & 0004EH & & - & \(\sqrt{ }\) & - & \(\sqrt{ }\) & - & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) \\
\hline & 38 & INTCOWUP & CANO wakeup & Internal & 00050H & & - & \(\sqrt{ }\) & - & \(\checkmark\) & - & \(\checkmark\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & 39 & INTCOREC & CANO reception completion & Internal & 00052H & & - & \(\sqrt{ }\) & - & \(\sqrt{ }\) & - & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & 40 & INTCOTRX & CANO transmission completion & Internal & 00054H & & - & \(\sqrt{ }\) & - & \(\sqrt{ }\) & - & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & 41 & INTTM10 & End of TAU 10 count or capture interrupt & Internal & 00056H & & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & 42 & INTTM11 & End of TAU 11 count or capture interrupt & Internal & 00058H & & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) \\
\hline & 43 & INTTM12 & End of TAU 12 count or capture interrupt & Internal & 0005AH & & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) \\
\hline & 44 & INTTM13 & End of TAU 13 count or capture interrupt & Internal & 0005CH & & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & 45 & INTMD & End of division operation/Overflow occur & Internal & 0005EH & & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & 46 & INTC1REC & CAN1 reception completion & Internal & 00060H & & - & - & - & - & - & - & - & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & 47 & INTFL & End of sequencer interrupt(Flash programming) & Internal & 00062H & & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & 48 & INTC1TRX & CAN1 transmission completion & Internal & 00064H & & - & - & - & - & - & - & - & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & 49 & INTTM14 & End of TAU 14 count or capture interrupt & Internal & 00066H & & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & 50 & INTTM15 & End of TAU 15 count or capture interrupt & Internal & 00068H & & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) \\
\hline & 51 & INTTM16 & End of TAU 16 count or capture interrupt & Internal & 0006AH & & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) \\
\hline & 52 & INTTM17 & End of TAU 17 count or capture interrupt & Internal & 0006CH & & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & 53 & INTTM20 & End of TAU 20 count or capture interrupt & Internal & 0006EH & & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & 54 & INTTM21 & End of TAU 21 count or capture interrupt & Internal & 00070H & & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & 55 & INTTM22 & End of TAU 22 count or capture interrupt & Internal & 00072H & & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) \\
\hline & 56 & INTTM23 & End of TAU 23 count or capture interrupt & Internal & 0074H & & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & 57 & INTTM24 & End of TAU 24 count or capture interrupt & Internal & 0076H & & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\sqrt{ }\) \\
\hline & 58 & INTTM26 & End of TAU 26 count or capture interrupt & Internal & 0078H & & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) \\
\hline & 59 & INTDMA2 & End of DMA2 transfer & Internal & 007AH & & - & - & - & - & - & - & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) \\
\hline & 60 & INTDMA3 & End of DMA3 transfer & Internal & 007CH & & - & - & - & - & - & - & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) \\
\hline Software & - & BRK & Execution of BRK instruction & - & 007EH & (C) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) \\
\hline \multirow[t]{7}{*}{Reset} & \multirow[t]{7}{*}{-} & RESET & RESET pin input & \multirow[t]{7}{*}{-} & \multirow[t]{7}{*}{0000H} & \multirow[t]{7}{*}{-} & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\sqrt{ }\) \\
\hline & & POR & Power-on-reset & & & & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) \\
\hline & & LVD & Voltage detection \({ }^{\text {Note }}\) & & & & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) \\
\hline & & WDT & Overflow of watchdog timer & & & & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) \\
\hline & & TRAP & Execution of illegal instruction & & & & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & & IAW & Illegal-memory access & & & & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & & RPE & RAM parity error & & & & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) \\
\hline
\end{tabular}

Note The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 60 indicates the lowest priority.

Figure 21-1. Basic Configuration of Interrupt Function (1/2)
(A) Internal maskable interrupt

(B) External maskable interrupt (INTPn)


IF: Interrupt request flag
IE: Interrupt enable flag
ISPO: In-service priority flag 0
ISP1: In-service priority flag 1
MK: Interrupt mask flag
PRO: Priority specification flag 0
PR1: Priority specification flag 1
INTPn = INTP0 to INTP5, INTPLR0, INTPLR1

Figure 21-1. Basic Configuration of Interrupt Function (2/2)
(C) Software interrupt


IF: Interrupt request flag
IE: Interrupt enable flag
ISPO: In-service priority flag 0
ISP1: In-service priority flag 1
MK: Interrupt mask flag
PRO: Priority specification flag 0
PR1: Priority specification flag 1

\subsection*{21.3 Registers Controlling Interrupt Functions}

The following 6 types of registers are used to control the interrupt functions.
- Interrupt request flag registers (IFOL, IFOH, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)
- Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)
- Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)
- External interrupt rising edge enable register 0 (EGPO)
- External interrupt falling edge enable register 0 (EGNO)
- Program status word (PSW)

Table 21-2 shows a list of interrupt request flags, interrupt mask flags, and priority specification flags corresponding to interrupt request sources.

Table 21-2. Flags Corresponding to Interrupt Request Sources
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Name} & \multicolumn{4}{|l|}{Interrupt Request Flag} & \multicolumn{4}{|l|}{Interrupt Mask Flag} & \multicolumn{4}{|l|}{Priority Specification Flag0} & \multicolumn{4}{|l|}{Priority Specification Flag1} \\
\hline & & \multicolumn{2}{|l|}{Register} & Bit & & \multicolumn{2}{|l|}{Register} & Bit & & \multicolumn{2}{|l|}{Register} & Bit & & \multicolumn{2}{|l|}{Register} & Bit \\
\hline INTWDTI & WDTIIF & IF0 & IFOL & 0 & WDTIMK & MKO & MKOL & 0 & WDTIPR0 & PR00 & PR00L & 0 & WDTIPR1 & PR10 & PR10L & 0 \\
\hline INTLVI & LVIIF & & & 1 & LVIMK & & & 1 & LVIPR0 & & & 1 & LVIPR1 & & & 1 \\
\hline INTP0 & PIFO & & & 2 & PMK0 & & & 2 & PPR00 & & & 2 & PPR10 & & & 2 \\
\hline INTP1 & PIF1 & & & 3 & PMK1 & & & 3 & PPR01 & & & 3 & PPR11 & & & 3 \\
\hline INTP2 & PIF2 & & & 4 & PMK2 & & & 4 & PPR02 & & & 4 & PPR12 & & & 4 \\
\hline INTP3 & PIF3 & & & 5 & PMK3 & & & 5 & PPR03 & & & 5 & PPR13 & & & 5 \\
\hline INTP4 & PIF4 & & & 6 & PMK4 & & & 6 & PPR04 & & & 6 & PPR14 & & & 6 \\
\hline INTP5 & PIF5 & & & 7 & PMK5 & & & 7 & PPR05 & & & 7 & PPR15 & & & 7 \\
\hline INTCLM & CLMIF & & IFOH & 0 & CLMMK & & MKOH & 0 & CLMPR0 & & PR00H & 0 & CLMPR1 & & PR10H & 0 \\
\hline INTCSIOO & CSIIFOO & & & 1 & CSIMKOO & & & 1 & CSIPR000 & & & 1 & CSIPR100 & & & 1 \\
\hline INTST0 & STIFO & & & & STMK0 & & & & STPR00 & & & & STPR10 & & & \\
\hline INTCSIO1 & CSIIF01 & & & 2 & CSIMK01 & & & 2 & CSIPR001 & & & 2 & CSIPR101 & & & 2 \\
\hline INTSR0 & SRIF0 & & & & SRMK0 & & & & SRPR00 & & & & SRPR10 & & & \\
\hline INTDMA0 & DMAIFO & & & 3 & DMAMK0 & & & 3 & DMAPR00 & & & 3 & DMAPR10 & & & 3 \\
\hline INTDMA1 & DMAIF1 & & & 4 & DMAMK1 & & & 4 & DMAPR01 & & & 4 & DMAPR11 & & & 4 \\
\hline INTRTC & RTCIF & & & 5 & RTCMK & & & 5 & RTCPR0 & & & 5 & RTCPR1 & & & 5 \\
\hline INTIT & ITIF & & & 6 & ITMK & & & 6 & ITPR0 & & & 6 & ITPR1 & & & 6 \\
\hline InTLTO & LTIFO & & & 7 & LTMK0 & & & 7 & LTPR00 & & & 7 & LTPR10 & & & 7 \\
\hline INTLR0 & LRIF0 & IF1 & IF1L & 0 & LRMK0 & MK1 & MK1L & 0 & LRPR00 & PR01 & PR01L & 0 & LRPR10 & PR11 & PR11L & 0 \\
\hline INTLS0 & LSIFO & & & 1 & LSMK0 & & & 1 & LSPR00 & & & 1 & LSPR10 & & & 1 \\
\hline INTPLR0 & PIFLR0 & & & 2 & PMKLR0 & & & 2 & PPROLR0 & & & 2 & PPR1LR0 & & & 2 \\
\hline INTSG & SGIF & & & 3 & SGMK & & & 3 & SGPR0 & & & 3 & SGPR1 & & & 3 \\
\hline INTTM00 & TMIF00 & & & 4 & TMMK00 & & & 4 & TMPR000 & & & 4 & TMPR100 & & & 4 \\
\hline INTTM01 & TMIF01 & & & 5 & TMMK01 & & & 5 & TMPR001 & & & 5 & TMPR101 & & & 5 \\
\hline INTTM02 & TMIF02 & & & 6 & TMMK02 & & & 6 & TMPR002 & & & 6 & TMPR102 & & & 6 \\
\hline INTTM03 & TMIF03 & & & 7 & TMMK03 & & & 7 & TMPR003 & & & 7 & TMPR103 & & & 7 \\
\hline INTAD & ADIF & & IF1H & 0 & ADMK & & MK1H & 0 & ADPR0 & & PR01H & 0 & ADPR1 & & PR11H & 0 \\
\hline INTLT1 & LTIF1 & & & 1 & LTMK1 & & & 1 & LTPR01 & & & 1 & LTPR11 & & & 1 \\
\hline INTLR1 & LRIF1 & & & 2 & LRMK1 & & & 2 & LRPR01 & & & 2 & LRPR11 & & & 2 \\
\hline INTLS1 & LSIF1 & & & 3 & LSMK1 & & & 3 & LSPR01 & & & 3 & LSPR11 & & & 3 \\
\hline INTPLR1 & PIFLR1 & & & 4 & PMKLR1 & & & 4 & PPR0LR1 & & & 4 & PPR1LR1 & & & 4 \\
\hline INTCSI10 & CSIIF10 & & & 5 & CSIMK10 & & & 5 & CSIPR010 & & & 5 & CSIPR110 & & & 5 \\
\hline INTIIC11 & IICIF11 & & & 6 & IICMK11 & & & 6 & IICPR011 & & & 6 & IICPR111 & & & 6 \\
\hline INTTM04 & TMIF04 & & & 7 & TMMK04 & & & 7 & TMPR004 & & & 7 & TMPR104 & & & 7 \\
\hline INTTM05 & TMIF05 & IF2 & IF2L & 0 & TMMK05 & MK2 & MK2L & 0 & TMPR005 & PR02 & PR02L & 0 & TMPR105 & PR12 & PR12L & 0 \\
\hline INTTM06 & TMIF06 & & & 1 & TMMK06 & & & 1 & TMPR006 & & & 1 & TMPR106 & & & 1 \\
\hline INTTM07 & TMIF07 & & & 2 & TMMK07 & & & 2 & TMPR007 & & & 2 & TMPR107 & & & 2 \\
\hline INTC1ERR & C1ERRIF & & & 3 & C1ERRMK & & & 3 & C1ERRPR0 & & & 3 & C1ERRPR1 & & & 3 \\
\hline INTC1WUP & C1WUPIF & & & 4 & C1WUPMK & & & 4 & C1WUPPR0 & & & 4 & C1WUPPR1 & & & 4 \\
\hline INTCOERR & COERRIF & & & 5 & COERRMK & & & 5 & COERRPRO & & & 5 & C0ERRPR1 & & & 5 \\
\hline INTCOWUP & COWUPIF & & & 6 & COWUPMK & & & 6 & COWUPPR0 & & & 6 & C0WUPPR1 & & & 6 \\
\hline INTCOREC & CORECIF & & & 7 & CORECMK & & & 7 & CORECPR0 & & & 7 & C0RECPR1 & & & 7 \\
\hline INTCOTRX & COTRXIF & & IF2H & 0 & COTRXMK & & MK2H & 0 & COTRXPR0 & & PR02H & 0 & C0TRXPR1 & & PR12H & 0 \\
\hline INTTM10 & TMIF10 & & & 1 & TMMK10 & & & 1 & TMPR010 & & & 1 & TMPR110 & & & 1 \\
\hline INTTM11 & TMIF11 & & & 2 & TMMK11 & & & 2 & TMPR011 & & & 2 & TMPR111 & & & 2 \\
\hline INTTM12 & TMIF12 & & & 3 & TMMK12 & & & 3 & TMPR012 & & & 3 & TMPR112 & & & 3 \\
\hline INTTM13 & TMIF13 & & & 4 & TMMK13 & & & 4 & TMPR013 & & & 4 & TMPR113 & & & 4 \\
\hline INTMD & MDIF & & & 5 & MDMK & & & 5 & MDPR0 & & & 5 & MDPR1 & & & 5 \\
\hline INTC1REC & C1RECIF & & & 6 & C1RECMK & & & 6 & C1RECPR0 & & & 6 & C1RECPR1 & & & 6 \\
\hline INTFL & FLIF & & & 7 & FLMK & & & 7 & FLPR0 & & & 7 & FLPR1 & & & 7 \\
\hline INTC1TRX & C1TRXIF & IF3 & IF3L & 0 & C1TRXMK & MK3 & MK3L & 0 & C1TRXPR0 & PR03 & PR03L & 0 & C1TRXPR1 & PR13 & PR13L & 0 \\
\hline INTTM14 & TMIF14 & & & 1 & TMMK14 & & & 1 & TMPR014 & & & 1 & TMPR114 & & & 1 \\
\hline INTTM15 & TMIF15 & & & 2 & TMMK15 & & & 2 & TMPR015 & & & 2 & TMPR115 & & & 2 \\
\hline INTTM16 & TMIF16 & & & 3 & TMMK16 & & & 3 & TMPR016 & & & 3 & TMPR116 & & & 3 \\
\hline INTTM17 & TMIF17 & & & 4 & TMMK17 & & & 4 & TMPR017 & & & 4 & TMPR117 & & & 4 \\
\hline INTTM20 & TMIF20 & & & 5 & TMMK20 & & & 5 & TMPR020 & & & 5 & TMPR120 & & & 5 \\
\hline INTTM21 & TMIF21 & & & 6 & TMMK21 & & & 6 & TMPR021 & & & 6 & TMPR121 & & & 6 \\
\hline INTTM22 & TMIF22 & & & 7 & TMMK22 & & & 7 & TMPR022 & & & 7 & TMPR122 & & & 7 \\
\hline INTTM23 & TMIF23 & & IF3H & 0 & TMMK23 & & MK3H & 0 & TMPR023 & & PR03H & 0 & TMPR123 & & PR13H & 0 \\
\hline INTTM24 & TMIF24 & & & 1 & TMMK24 & & & 1 & TMPR024 & & & 1 & TMPR124 & & & 1 \\
\hline INTTM26 & TMIF26 & & & 2 & TMMK26 & & & 2 & TMPR026 & & & 2 & TMPR126 & & & 2 \\
\hline INTDMA2 & DMAIF2 & & & 3 & DMAMK2 & & & 3 & DMAPR02 & & & 3 & DMAPR12 & & & 3 \\
\hline INTDMA3 & DMAIF3 & & & 4 & DMAMK3 & & & 4 & DMAPR03 & & & 4 & DMAPR13 & & & 4 \\
\hline - & 0 & & & 5 & 1 & & & 5 & 1 & & & 5 & 1 & & & 5 \\
\hline - & 0 & & & 6 & 1 & & & 6 & 1 & & & 6 & 1 & & & 6 \\
\hline - & 0 & & & 7 & 1 & & & 7 & 1 & & & 7 & 1 & & & 7 \\
\hline
\end{tabular}

\section*{(1) Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)}

The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is executed. They are cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or upon reset signal generation.
When an interrupt is acknowledged, the interrupt request flag is automatically cleared and then the interrupt routine is entered.
The IFOL, IFOH, IF1L, IF1H, IF2L, IF2H, IF3L, and IF3H registers can be set by a 1-bit or 8-bit memory manipulation instruction. When the IFOL and IFOH registers, the IF1L and IF1H registers, the IF2L and IF2H registers, and the IF3L and IF3H registers are combined to form 16-bit registers IF0, IF1, IF2, and IF3, they can be set by a 16 -bit memory manipulation instruction.
Reset signal generation clears these registers to 00 H .

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 21-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H) (R5F10DSx) (1/2)


Address: FFFE1H After reset: 00 H R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & <7> & <6> & <5> & <4> & <3> & <2> & <1> & <0> \\
\hline IFOH & LTIFO & ITIF & RTCIF & DMAIF1 & DMAIFO & \[
\begin{gathered}
\text { CSIIFO1 } \\
\text { SRIFO }
\end{gathered}
\] & \[
\begin{gathered}
\text { CSIIFOO } \\
\text { STIFO }
\end{gathered}
\] & CLMIF \\
\hline
\end{tabular}

Address: FFFE2H After reset: 00 H R/W
\begin{tabular}{cc|c|c|c|cc|c|c|c|}
\hline \multirow{2}{c}{\begin{tabular}{c} 
Symbol \\
IF1L
\end{tabular}} & \(<7>\) & \(<6>\) & \(<5>\) & \(<4>\) & \(<3>\) & \(<2>\) & \(<1>\) & \(<0>\) \\
\cline { 2 - 10 } & TMIF03 & TMIF02 & TMIF01 & TMIF00 & SGIF & PIFLR0 & LSIF0 & LRIF0 \\
\hline
\end{tabular}

Address: FFFE3H After reset: 00 H R/W


Address: FFFDOH After reset: 00 H R/W


Figure 21-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)

Address: FFFD2H After reset: 00 H R/W

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: F & & After reset: 00 H & \multicolumn{6}{|c|}{R/W} \\
\hline Symbol & 7 & 6 & 5 & <4> & <3> & <2> & <1> & <0> \\
\hline IF3H & 0 & 0 & 0 & DMAIF3 & DMAIF2 & TMIF26 & TMIF24 & TMIF23 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline xxIFx & \\
\hline 0 & No interrupt request signal is generated \\
\hline 1 & Interrupt request is generated, interrupt request status \\
\hline
\end{tabular}

Cautions 1. The above is the bit layout for the R5F10DSx. The available bits differ depending on the product. For details about the bits available for each product, see Table 21-1 and 21-2. Be sure to clear bits that are not available to 0 .
2. When manipulating a flag of the interrupt request flag register, use a 1-bit memory manipulation instruction (CLR1). When describing in C language, use a bit manipulation instruction such as "IFOL. \(0=0\);" or "_asm("clr1 IFOL, 0 ");" because the compiled assembler must be a 1-bit memory manipulation instruction (CLR1).
If a program is described in \(C\) language using an 8-bit memory manipulation instruction such as "IFOL \& \(=0 x f e ;\) " and compiled, it becomes the assembler of three instructions.
mova, IFOL
and a, \#OFEH
mov IFOL, a

In this case, even if the request flag of the another bit of the same interrupt request flag register (IFOL) is set to 1 at the timing between "mov a, IFOL" and "mov IFOL, a", the flag is cleared to 0 at "mov IFOL, a". Therefore, care must be exercised when using an 8-bit memory manipulation instruction in \(C\) language.
(2) Interrupt mask flag registers (MKOL, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)

The interrupt mask flags are used to enable/disable the corresponding maskable interrupt servicing.
The MKOL, MKOH, MK1L, MK1H, MK2L, MK2H, MK3L, and MK3H registers can be set by a 1-bit or 8-bit memory manipulation instruction. When the MKOL and MKOH registers, the MK1L and MK1H registers, the MK2L and MK2H registers, and the MK3L and MK3H registers are combined to form 16-bit registers MK0, MK1, MK2, and MK3, they can be set by a 16 -bit memory manipulation instruction.
Reset signal generation sets these registers to FFH.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 21-3. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L,
Address: FFFE7H After reset: FFH R/W

Address: FFFD5H After reset: FFH R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & <7> & <6> & <5> & <4> & <3> & <2> & <1> & <0> \\
\hline MK2H & FLMK & C1RECMK & MDMK & TMMK13 & TMMK12 & TMMK11 & TMMK10 & COTRXMK \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: F & 6H After & set: FFH & R/W & & & & & \\
\hline Symbol & <7> & <6> & <5> & <4> & <3> & <2> & <1> & <0> \\
\hline MK3L & TMMK22 & TMMK21 & TMMK20 & TMMK17 & TMMK16 & TMMK15 & TMMK14 & C1TRXMK \\
\hline
\end{tabular}
Address: FFFD7H After reset: FFH R/W

\begin{tabular}{|c|ll|}
\hline xxMKx & & Interrupt servicing control \\
\hline 0 & Interrupt servicing enabled & \\
\hline 1 & Interrupt servicing disabled & \\
\hline
\end{tabular}

Caution The above is the bit layout for the R5F10DSx. The available bits differ depending on the product. For details about the bits available for each product, see Table 21-1 and 21-2. Be sure to set bits that are not available to 1 .
(3) Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)
The priority specification flag registers are used to set the corresponding maskable interrupt priority level.
A priority level is set by using the PROxy and PR1xy registers in combination ( \(x y=0 \mathrm{~L}, 0 \mathrm{H}, 1 \mathrm{~L}, 1 \mathrm{H}, 2 \mathrm{~L}\), or 2 H ).
The PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, and PR13H registers can be set by a 1-bit or 8-bit memory manipulation instruction. If the PR00L and PR00H registers, the PR01L and PR01H registers, the PR02L and PR02H registers, the PR10L and PR10H registers, the PR11L and PR11H registers, the PR12L and PR12H registers, and the PR13L and PR13H registers are combined to form 16-bit registers PR00, PR01, PR02, PR10, PR11, PR12, and PR13, they can be set by a 16-bit memory manipulation instruction.
Reset signal generation sets these registers to FFH.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 21-4. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H) (R5F10DSx) (1/3)


Address: FFFECH After reset: FFH R/W
\begin{tabular}{lc|c|c|c|cc|c|c|c|} 
Symbol & \(<7>\) & \(<6>\) & \(<5>\) & \(<4>\) & \(<3>\) & \(<2>\) & \(<1>\) & \(<0>\) \\
\cline { 2 - 10 } & PR10L & PPR15 & PPR14 & PPR13 & PPR12 & PPR11 & PPR10 & LVIPR1 & WDTIPR1 \\
\cline { 2 - 10 } &
\end{tabular}

Address: FFFE9H After reset: FFH R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & <7> & <6> & <5> & <4> & <3> & <2> & <1> & <0> \\
\hline PR00H & LTPR00 & ITPR0 & RTCPR0 & DMAPR01 & DMAPR00 & CSIPR001 & CSIPR000 & CLMPR0 \\
\hline
\end{tabular}

Address: FFFEDH After reset: FFH R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & <7> & <6> & <5> & <4> & <3> & <2> & <1> & <0> \\
\hline PR10H & LTPR10 & ITPR1 & RTCPR1 & DMAPR11 & DMAPR10 & \begin{tabular}{l}
CSIPR101 \\
SRPR10
\end{tabular} & CSIPR100 STPR10 & CLMPR1 \\
\hline
\end{tabular}


Address: FFFEEEH After reset: FFH R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & <7> & <6> & <5> & <4> & <3> & <2> & <1> & <0> \\
\hline PR11L & TMPR103 & TMPR102 & TMPR101 & TMPR100 & SGPR1 & PPR1LR0 & LSPR10 & LRPR10 \\
\hline
\end{tabular}

Figure 21-4. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H) (R5F10DSx) (2/3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & <7> & <6> & <5> & <4> & <3> & <2> & <1> & <0> \\
\hline PR01H & TMPR004 & IICPR011 & CSIPR010 & PPROLR1 & LSPR01 & LRPR01 & LTPR01 & ADPR0 \\
\hline
\end{tabular}

Address: FFFEFH After reset: FFH R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & <7> & <6> & <5> & <4> & <3> & <2> & <1> & <0> \\
\hline PR11H & TMPR104 & IICPR111 & CSIPR110 & PPR1LR1 & LSPR11 & LRPR11 & LTPR11 & ADPR1 \\
\hline
\end{tabular}

Address: FFFD8H After reset: FFH R/W


Address: FFFDCH After reset: FFH R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & <7> & <6> & <5> & <4> & <3> & <2> & <1> & <0> \\
\hline PR12L & CORECPR1 & C0WUPPR1 & COERRPR1 & C1WUPPR1 & C1ERRPR1 & TMPR107 & TMPR106 & TMPR105 \\
\hline
\end{tabular}

Address: FFFD9H After reset: FFH R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & <7> & <6> & <5> & <4> & <3> & <2> & <1> & <0> \\
\hline PRO2H & FLPR0 & C1RECPR0 & MDPR0 & TMPR013 & TMPR012 & TMPR011 & TMPR010 & COTRXPRO \\
\hline
\end{tabular}

Address: FFFDDH After reset: FFH R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & <7> & <6> & <5> & <4> & <3> & <2> & <1> & <0> \\
\hline PR12H & FLPR1 & C1RECPR1 & MDPR1 & TMPR113 & TMPR112 & TMPR111 & TMPR110 & COTRXPR1 \\
\hline
\end{tabular}

Figure 21-4. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H) (R5F10DSx) (3/3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: F & \multicolumn{2}{|l|}{AH After reset: FFH} & \multicolumn{2}{|l|}{R/W} & \multirow[b]{2}{*}{<3>} & \multirow[b]{2}{*}{<2>} & \multirow[b]{2}{*}{<1>} & \multirow[b]{2}{*}{<0>} \\
\hline Symbol & 7 & 6 & <5> & <4> & & & & \\
\hline PR03L & TMPR022 & TMPR021 & TMPR020 & TMPR017 & TMPR016 & TMPR015 & TMPR014 & C1TRXPR0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: & H Af & set: FFH & R/W & & & & & \\
\hline Symbol & 7 & 6 & <5> & <4> & <3> & <2> & <1> & <0> \\
\hline PR13L & TMPR122 & TMPR121 & TMPR120 & TMPR117 & TMPR116 & TMPR115 & TMPR114 & C1TRXPR1 \\
\hline
\end{tabular}

Address: FFFDBH After reset: FFH R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & 7 & 6 & 5 & <4> & <3> & <2> & <1> & <0> \\
\hline PR03H & 1 & 1 & 1 & DMAPR03 & DMAPR02 & TMPR026 & TMPR024 & TMPR023 \\
\hline
\end{tabular}

Address: FFFDFH After reset: FFH R/W

\begin{tabular}{|c|c|l|}
\hline xxPR1x & xxPR0x & \multicolumn{1}{|c|}{ Priority level selection } \\
\hline 0 & 0 & Specify level 0 (high priority level) \\
\hline 0 & 1 & Specify level 1 \\
\hline 1 & 0 & Specify level 2 \\
\hline 1 & 1 & Specify level 3 (low priority level) \\
\hline
\end{tabular}

Caution The above is the bit layout for the R5F10DSx. The available bits differ depending on the product. For details about the bits available for each product, see Table 20-1 and 20-2. Be sure to set bits that are not available to 1 .
<R> (4) External interrupt rising edge enable register 0 (EGPO) and external interrupt falling edge enable register 0 (EGNO)
These registers specify the valid edge for external interrupt, INTP0 to INTP5, INTPLR0, and INTPLR1.
The registers can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears these registers to 00 H .

Figure 21-5. Format of External Interrupt Rising Edge Enable Register 0 (EGPO) and External Interrupt Falling Edge Enable Register 0 (EGNO)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: & Af & et: 00 H & & & & & & \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline EGPO & EGP7 & EGP6 & EGP5 & EGP4 & EGP3 & EGP2 & EGP1 & EGPO \\
\hline
\end{tabular}

Address: FFF39H After reset: 00 H R/W
Symbol
EGNO
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline EGN7 & EGN6 & EGN5 & EGN4 & EGN3 & EGN2 & EGN1 & EGN0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline EGPn & EGNn & \multicolumn{1}{|c|}{ Valid edge selection of external interrupt } \\
\hline 0 & 0 & Edge detection disabled \\
\hline 0 & 1 & Falling edge \\
\hline 1 & 0 & Rising edge \\
\hline 1 & 1 & Both rising and falling edges \\
\hline
\end{tabular}

Table 20-3 shows the ports corresponding to the EGPn and EGNn bits.
Table 21-3. Ports Corresponding to EGPn and EGNn bits
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Register name & Bit & External interrupt name & Edge detection port & 128-pin & 100-pin & 80-pin & 64-pin & 48-pin \\
\hline \multirow[t]{10}{*}{EGPO, EGN0} & 0 & INTPO & P17 & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & - \\
\hline & 1 & INTP1 & P60 & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & 2 & INTP2 & P12 & \(\sqrt{ }\) & \(\checkmark\) & \(\sqrt{ }\) & \(\sqrt{ }\) & \(\checkmark\) \\
\hline & 3 & INTP3 & P61 & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) \\
\hline & 4 & INTP4 & P10 & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) \\
\hline & 5 & INTP5 & P137 & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) \\
\hline & \multirow[t]{2}{*}{6} & \multirow[t]{2}{*}{INTPLR0} & P70 & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & - \\
\hline & & & P70 or P14 & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & - \\
\hline & \multirow[t]{2}{*}{7} & \multirow[t]{2}{*}{INTPLR1} & P11 & \(\checkmark\) & \(\checkmark\) & \(\sqrt{ }\) & \(\checkmark\) & \(\checkmark\) \\
\hline & & & P11 or P132 & \(\checkmark\) & \(\checkmark\) & - & - & - \\
\hline
\end{tabular}

Caution Select the port mode by clearing the EGPn and EGNn bits to 0 because an edge may be detected when the external interrupt function is switched to the port function.

\section*{(5) Program status word (PSW)}

The program status word is a register used to hold the instruction execution result and the current status for an interrupt request. The IE flag that sets maskable interrupt enable/disable and the ISP0 and ISP1 flags that controls multiple interrupt servicing are mapped to the PSW.
Besides 8-bit read/write, this register can carry out operations using bit manipulation instructions and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, if the BRK instruction is executed, the contents of the PSW are automatically saved into a stack and the IE flag is reset to 0 . If a maskable interrupt request is acknowledged, the contents of the priority specification flag of the acknowledged interrupt are transferred to the ISP0 and ISP1 flags. The PSW contents are also saved into the stack with the PUSH PSW instruction. They are restored from the stack with the RETI, RETB, and POP PSW instructions.
Reset signal generation sets PSW to 06H.

Figure 21-6. Configuration of Program Status Word


\subsection*{21.4 Interrupt Servicing Operations}

\subsection*{21.4.1 Maskable interrupt request acknowledgment}

A maskable interrupt request becomes acknowledgeable when the interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0 . A vectored interrupt request is acknowledged if interrupts are in the interrupt enabled state (when the IE flag is set to 1 ). However, a low-priority interrupt request is not acknowledged during servicing of a higher priority interrupt request.

The times from generation of a maskable interrupt request until vectored interrupt servicing is performed are listed in Table 20-4 below.

For the interrupt request acknowledgment timing, see Figures 21-8 and 21-9

Table 21-4. Time from Generation of Maskable Interrupt Until Servicing
\begin{tabular}{|l|l|l|}
\hline & \multicolumn{1}{|c|}{ Minimum Time } & \multicolumn{1}{|c|}{ Maximum Time \(^{\text {Note }}\)} \\
\hline Servicing time & 9 clocks & 16 clocks \\
\hline
\end{tabular}

Note Maximum time does not apply when an instruction from the internal RAM area is executed.

Remark 1 clock: 1/fclk (fclk: CPU clock)

If two or more maskable interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specification flag is acknowledged first. If two or more interrupts requests have the same priority level, the request with the highest default priority is acknowledged first.

An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.
Figure 20-7shows the interrupt request acknowledgment algorithm.
If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specification flag corresponding to the acknowledged interrupt are transferred to the ISP1 and ISP0 flags. The vector table data determined for each interrupt request is the loaded into the PC and branched.

Restoring from an interrupt is possible by using the RETI instruction.

Figure 21-7. Interrupt Request Acknowledgment Processing Algorithm

\(x \times I F: \quad\) Interrupt request flag
\(\times \times\) MK: Interrupt mask flag
\(x \times\) PRO: Priority specification flag 0
\(\times \times\) PR1: \(\quad\) Priority specification flag 1
IE: \(\quad\) Flag that controls acknowledgment of maskable interrupt request ( \(1=\) Enable, \(0=\) Disable)
ISP0, ISP1: Flag that indicates the priority level of the interrupt currently being serviced (see Figure 21-6)

Note For the default priority, refer to Table 21-1 Interrupt Source List.

Figure 21-8. Interrupt Request Acknowledgment Timing (Minimum Time)


Remark 1 clock: 1/fclk (fclk: CPU clock)

Figure 21-9. Interrupt Request Acknowledgment Timing (Maximum Time)


Remark 1 clock: 1/fclk (fcık: CPU clock)

\subsection*{21.4.2 Software interrupt request acknowledgment}

A software interrupt request is acknowledged by BRK instruction execution. Software interrupts cannot be disabled.
If a software interrupt request is acknowledged, the contents are saved into the stacks in the order of the program status word (PSW), then program counter (PC), the IE flag is reset (0), and the contents of the vector table (0007EH, 0007 FH ) are loaded into the PC and branched.

Restoring from a software interrupt is possible by using the RETB instruction.

\section*{Caution Can not use the RETI instruction for restoring from the software interrupt.}

\subsection*{21.4.3 Multiple interrupt servicing}

Multiple interrupt servicing occurs when another interrupt request is acknowledged during execution of an interrupt.
Multiple interrupt servicing does not occur unless the interrupt request acknowledgment enabled state is selected (IE =
1). When an interrupt request is acknowledged, interrupt request acknowledgment becomes disabled ( \(\mathrm{IE}=0\) ). Therefore, to enable multiple interrupt servicing, it is necessary to set (1) the IE flag with the El instruction during interrupt servicing to enable interrupt acknowledgment.

Moreover, even if interrupts are enabled, multiple interrupt servicing may not be enabled, this being subject to interrupt priority control. Two types of priority control are available: default priority control and programmable priority control. Programmable priority control is used for multiple interrupt servicing.

In the interrupt enabled state, if an interrupt request with a priority equal to or higher than that of the interrupt currently being serviced is generated, it is acknowledged for multiple interrupt servicing. If an interrupt with a priority lower than that of the interrupt currently being serviced is generated during interrupt servicing, it is not acknowledged for multiple interrupt servicing. Interrupt requests that are not enabled because interrupts are in the interrupt disabled state or because they have a lower priority are held pending. When servicing of the current interrupt ends, the pending interrupt request is acknowledged following execution of at least one main processing instruction execution.

Table 20-5 shows relationship between interrupt requests enabled for multiple interrupt servicing and Figure 20-10 shows multiple interrupt servicing examples.

Table 21-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{}} & \multicolumn{8}{|c|}{Maskable Interrupt Request} & \multirow[t]{3}{*}{\begin{tabular}{l}
Software Interrupt \\
Request
\end{tabular}} \\
\hline & & \multicolumn{2}{|l|}{Priority Level 0
\[
(\mathrm{PR}=00)
\]} & \multicolumn{2}{|l|}{Priority Level 1
\[
(\mathrm{PR}=01)
\]} & \multicolumn{2}{|l|}{Priority Level 2
\[
(\mathrm{PR}=10)
\]} & \multicolumn{2}{|l|}{Priority Level 3
\[
(\mathrm{PR}=11)
\]} & \\
\hline & & IE = 1 & IE = 0 & \(\mathrm{IE}=1\) & IE = 0 & \(\mathrm{IE}=1\) & IE = 0 & \(\mathrm{IE}=1\) & IE = 0 & \\
\hline Maskable interrupt & \[
\begin{aligned}
& \text { ISP1 }=0 \\
& \text { ISP0 }=0
\end{aligned}
\] & \(\checkmark\) & - & - & - & - & - & - & - & \(\checkmark\) \\
\hline & \[
\begin{aligned}
& \text { ISP1 }=0 \\
& \text { ISP0 }=1
\end{aligned}
\] & \(\checkmark\) & - & \(\checkmark\) & - & \(\times\) & - & - & - & \(\checkmark\) \\
\hline & \[
\begin{aligned}
& \text { ISP1 }=1 \\
& \text { ISP0 }=0
\end{aligned}
\] & \(\checkmark\) & - & \(\checkmark\) & - & \(\checkmark\) & - & - & - & \(\checkmark\) \\
\hline \multicolumn{2}{|l|}{Software interrupt} & \(\checkmark\) & - & \(\checkmark\) & - & \(\checkmark\) & - & \(\checkmark\) & - & \(\checkmark\) \\
\hline
\end{tabular}

Remarks 1. \(\sqrt{ }\) : Multiple interrupt servicing enabled
2. -: Multiple interrupt servicing disabled
3. ISPO, ISP1, and IE are flags contained in the PSW.

ISP1 \(=0\), ISP0 \(=0\) : An interrupt of level 1 or level 0 is being serviced.
ISP1 \(=0, I S P 0=1\) : An interrupt of level 2 is being serviced.
ISP1 = 1, ISP0 = 0: An interrupt of level 3 is being serviced.
ISP1 = 1, ISP0 = 1: Wait for An interrupt acknowledgment.
\(\mathrm{IE}=0\) : Interrupt request acknowledgment is disabled.
IE = 1: Interrupt request acknowledgment is enabled.
4. PR is a flag contained in the PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, and PR12H registers.
\(P R=00\) : Specify level 0 with \(\times \times P R 1 \times=0, x \times P R 0 \times=0\) (higher priority level)
\(P R=01\) : Specify level 1 with \(x \times P R 1 \times=0, x \times P R 0 x=1\)
\(P R=10\) : Specify level 2 with \(\times x P R 1 \times=1, x \times P R 0 \times=0\)
\(P R=11\) : Specify level 3 with \(\times \times P R 1 \times=1, x \times P R 0 \times=1\) (lower priority level)

Figure 21-10. Examples of Multiple Interrupt Servicing (1/2)

\section*{Example 1. Multiple interrupt servicing occurs twice}


During servicing of interrupt INTxx, two interrupt requests, INTyy and INTzz, are acknowledged, and multiple interrupt servicing takes place. Before each interrupt request is acknowledged, the El instruction must always be issued to enable interrupt request acknowledgment.

\section*{Example 2. Multiple interrupt servicing does not occur due to priority control}


Interrupt request INTyy issued during servicing of interrupt INTxx is not acknowledged because its priority is lower than that of INTxx, and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.
```

$P R=00$ : Specify level 0 with $\times \times P R 1 \times=0, x \times P R 0 \times=0$ (higher priority level)
$P R=01$ : Specify level 1 with $\times x$ PR1 $\times=0, x \times P R 0 x=1$
$P R=10$ : Specify level 2 with $x \times P R 1 \times=1, x \times P R 0 x=0$
$P R=11:$ Specify level 3 with $\times \times$ PR1 $\times=1, \times \times$ PR0 $\times=1$ (lower priority level)
$\mathrm{IE}=0$ : Interrupt request acknowledgment is disabled
IE = 1: Interrupt request acknowledgment is enabled

```

Figure 21-10. Examples of Multiple Interrupt Servicing (2/2)

Example 3. Multiple interrupt servicing does not occur because interrupts are not enabled


Interrupts are not enabled during servicing of interrupt INTxx (El instruction is not issued), therefore, interrupt request INTyy is not acknowledged and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.
```

$P R=00$ : Specify level 0 with $\times \times P R 1 \times=0, x \times P R 0 \times=0$ (higher priority level)
$P R=01$ : Specify level 1 with $x \times P R 1 \times=0, x \times P R 0 x=1$
$P R=10$ : Specify level 2 with $x \times P R 1 \times=1, x \times P R 0 x=0$
$P R=11$ : Specify level 3 with $\times \times P R 1 \times=1, \times \times P R 0 \times=1$ (lower priority level)
$\mathrm{IE}=0$ : Interrupt request acknowledgment is disabled
IE = 1: Interrupt request acknowledgment is enabled.

```

\subsection*{21.4.4 Interrupt request hold}

There are instructions where, even if an interrupt request is issued while the instructions are being executed, interrupt request acknowledgment is held pending until the end of execution of the next instruction. These instructions (interrupt request hold instructions) are listed below.
- MOV PSW, \#byte
- MOV PSW, A
- MOV1 PSW. bit, CY
- SET1 PSW. bit
- CLR1 PSW. bit
- RETB
- RETI
- POP PSW
- BTCLR PSW. bit, \$addr20
- El
- DI
- SKC
- SKNC
- SKZ
- SKNZ
- SKH
- SKNH
- Write instructions for the IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, MK0L, MKOH, MK1L, MK1H, MK2L, MK2H, MK3L, PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, and PR13L registers

Figure 20-11 shows the timing at which interrupt requests are held pending.

Figure 21-11. Interrupt Request Hold


Remarks 1. Instruction N: Interrupt request hold instruction
2. Instruction M: Instruction other than interrupt request hold instruction

\section*{CHAPTER 22 STANDBY FUNCTION}

\subsection*{22.1 Standby Function and Configuration}

\subsection*{22.1.1 Standby function}

The standby function reduces the operating current of the system, and the following three modes are available.

\section*{(1) HALT mode}

HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock is stopped. If the highspeed system clock oscillator, high-speed on-chip oscillator, or subsystem clock oscillator is operating before the HALT mode is set, oscillation of each clock continues. In this mode, the operating current is not decreased as much as in the STOP mode, but the HALT mode is effective for restarting operation immediately upon interrupt request generation and carrying out intermittent operations frequently.
(2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the high-speed system clock oscillator and high-speed on-chip oscillator stop, stopping the whole system, thereby considerably reducing the CPU operating current.
Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out. However, because a wait time is required to secure the oscillation stabilization time after the STOP mode is released when the X 1 clock is selected, select the HALT mode if it is necessary to start processing immediately upon interrupt request generation.

\section*{(3) SNOOZE mode}

In the case of an A/D conversion request by the hardware trigger signal from external pin (ADTRG), the STOP mode is exited, A/D conversion is performed without operating the CPU. This can only be specified when the high-speed onchip oscillator is selected for the CPU/peripheral hardware clock (fcık).

In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The I/O port output latches and output buffer statuses are also held.

Cautions 1. The STOP mode can be used only when the CPU is operating on the main system clock. The STOP mode cannot be set while the CPU operates with the subsystem clock. The HALT mode can be used when the CPU is operating on either the main system clock or the subsystem clock.
2. When shifting to the STOP mode, be sure to stop the peripheral hardware operation operating with main system clock before executing STOP instruction.
When using the AID converter in the SNOOZE mode, set up AID converter mode register 2 (ADM2) before switching to the STOP mode. For details, see 11.3 Registers Used in AID Converter.
3. The following sequence is recommended for operating current reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) and bit 0 (ADCE) of A/D converter mode register 0 (ADMO) to 0 to stop the A/D conversion operation, and then execute the STOP instruction.
4. It can be selected by the option byte whether the low-speed on-chip oscillator continues oscillating or stops in the HALT or STOP mode. For details, see CHAPTER 28 OPTION BYTE.

\subsection*{22.1.2 Registers controlling standby function}

The standby function is controlled by the following two registers.
- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)
- STOP status output control register (STPSTC) \({ }^{\text {Note }}\)

Note 128 -pin products only.

Remark For the registers that start, stop, or select the clock, see CHAPTER 5 CLOCK GENERATOR.
(1) Oscillation stabilization time counter status register (OSTC)

This is the register that indicates the count status of the X1 clock oscillation stabilization time counter. The X1 clock oscillation stabilization time can be checked in the following case.
- If the X1 clock starts oscillation while the high-speed on-chip oscillator clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock with the X1 clock oscillating.

The OSTC register can be read by a 1-bit or 8-bit memory manipulation instruction.
When reset is released (reset by RESET input, POR, LVD, WDT, and executing an illegal instruction), the STOP instruction and MSTOP bit (bit 7 of clock operation status control register (CSC)) = 1 clear this register to 00 H .

Figure 22-1. Format of Oscillation Stabilization Time Counter Status Register (OSTC)


Cautions 1. After the above time has elapsed, the bits are set to 1 in order from the MOST8 bit and remain 1.
2. The oscillation stabilization time counter counts up to the oscillation stabilization time set by the oscillation stabilization time select register (OSTS). If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock, set the oscillation stabilization time as follows.
- Desired OSTC register oscillation stabilization time \(\leq\) Oscillation stabilization time set by OSTS register
Note, therefore, that only the status up to the oscillation stabilization time set by the OSTS register is set to the OSTC register after STOP mode is released.
3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).


Remark fx: X1 clock oscillation frequency
(2) Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization wait time when the STOP mode is released.
When the X1 clock is selected as the CPU clock, the operation waits for the time set using the OSTS register after the STOP mode is released.
When the high-speed on-chip oscillator clock is selected as the CPU clock, confirm with the oscillation stabilization time counter status register (OSTC) that the desired oscillation stabilization time has elapsed after the STOP mode is released. The oscillation stabilization time can be checked up to the time set using the OSTC register.
The OSTS register can be set by an 8-bit memory manipulation instruction.
Reset signal generation sets this register to 07H.

Figure 22-2. Format of Oscillation Stabilization Time Select Register (OSTS)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Address: FFFA3H} & After reset: 07H & \multicolumn{6}{|l|}{R/W} \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline OSTS & 0 & 0 & 0 & 0 & 0 & OSTS. 2 & OSTS. 1 & OSTS. 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{OSTS. 2} & \multirow[t]{2}{*}{OSTS. 1} & \multirow[t]{2}{*}{OSTS. 0} & \multicolumn{3}{|c|}{Oscillation stabilization time selection} \\
\hline & & & & \(\mathrm{fx}_{\mathrm{x}}=10 \mathrm{MHz}\) & \(\mathrm{fx}_{\mathrm{x}}=20 \mathrm{MHz}\) \\
\hline 0 & 0 & 0 & \(2^{8} / \mathrm{fx}\) & \(25.6 \mu \mathrm{~s}\) & Setting prohibited \\
\hline 0 & 0 & 1 & \(2^{9} / \mathrm{fx}\) & \(51.2 \mu \mathrm{~s}\) & \(25.6 \mu \mathrm{~s}\) \\
\hline 0 & 1 & 0 & \(2^{10} / \mathrm{fx}\) & \(102.4 \mu \mathrm{~s}\) & \(51.2 \mu \mathrm{~s}\) \\
\hline 0 & 1 & 1 & \(2^{11} / \mathrm{fx}\) & \(204.8 \mu \mathrm{~s}\) & \(102.4 \mu \mathrm{~s}\) \\
\hline 1 & 0 & 0 & \(2^{13} / \mathrm{fx}\) & \(819.2 \mu \mathrm{~s}\) & \(409.6 \mu \mathrm{~s}\) \\
\hline 1 & 0 & 1 & \(2^{15} / \mathrm{fx}\) & 3.27 ms & 1.64 ms \\
\hline 1 & 1 & 0 & \(2^{17} / \mathrm{fx}\) & 13.11 ms & 6.55 ms \\
\hline 1 & 1 & 1 & \(2^{18} / \mathrm{fx}_{\mathrm{x}}\) & 26.21 ms & 13.11 ms \\
\hline
\end{tabular}

Cautions 1. To set the STOP mode when the X1 clock is used as the CPU clock, set the OSTS register before executing the STOP instruction.
2. Setting the oscillation stabilization time to \(20 \mu\) s or less is prohibited.
3. Before changing the setting of the OSTS register, confirm that the count operation of the OSTC register is completed.
4. Do not change the value of the OSTS register during the X1 clock oscillation stabilization time.
5. The oscillation stabilization time counter counts up to the oscillation stabilization time set by the OSTS register. If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock, set the oscillation stabilization time as follows.
- Desired OSTC register oscillation stabilization time \(\leq\) Oscillation stabilization time set by OSTS register
Note, therefore, that only the status up to the oscillation stabilization time set by the OSTS register is set to the OSTC register after STOP mode is released.
6. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).


Remark fx: X1 clock oscillation frequency
<R> (3) STOP status output control register (STPSTC) (128-pin products only)
This register controls the output of STOP status.
Once STOP release triggers occurs, or SNOOZE released to normal mode occurs, P41 pin level is inverted. This function is incorporated to only 128 -pin products.

When a STOP released or SNOOZE released to normal mode, this register can enable to output the inverted signal STOPST from P41.

The STPSTC register can be set by 1- or 8-bit memory manipulation instruction.
Reset signal generation sets this register to 00 H .

\section*{Caution When using STOPST output, P41 should be set to output mode and the port latch of P41 should be set to " 0 " in advance.}

Figure 22-3. Format of STOP status output control register (STPSTC)
\begin{tabular}{l} 
Address: F0016H After reset: 00 H R/W \\
Symbol \\
S \\
STPSTC \\
STP \\
\cline { 2 - 11 }
\end{tabular} STPOEN
\begin{tabular}{|c|l|}
\hline STPOEN & \multicolumn{1}{|c|}{ Operation when STOP released } \\
\hline 0 & \begin{tabular}{l} 
P41/STOPST performs no operation when STOP released or SNOOZE released to normal \\
mode
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
STPLV can be output as STOPST from P41 when STOP released or SNOOZE released to \\
normal mode.
\end{tabular} \\
\hline \multicolumn{2}{|c|}{ The STPOEN bit controls output of the STPLV from P41. } \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline STPLV & \multicolumn{1}{|c|}{ Data control when STOP released or SNOOZE released to normal mode } \\
\hline 0 & Low output (will invert to high at next STOP released or SNOOZE released to normal mode ) \\
\hline 1 & High output (will invert to low at next STOP released or SNOOZE released to normal mode ) \\
\hline
\end{tabular}

Figure 22-4. Timings of STPLV, P41/STOPST


\subsection*{22.2 Standby Function Operation}

\subsection*{22.2.1 HALT mode}

\section*{(1) HALT mode}

The HALT mode is set by executing the HALT instruction. HALT mode can be set regardless of whether the CPU clock before the setting was the high-speed system clock, high-speed on-chip oscillator clock, or subsystem clock. The operating statuses in the HALT mode are shown below.

Table 22-1. Operating Statuses in HALT Mode (1/3)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
HALT Mode Setting \\
Item
\end{tabular}}} & \multicolumn{3}{|l|}{When HALT Instruction Is Executed While CPU Is Operating on Main System Clock} \\
\hline & & & When CPU Is Operating on High-speed on-chip oscillator Clock ( \(\mathrm{f}_{\mathrm{IH}}\) ) or \(\mathrm{fiH}_{\mathrm{I}}+\mathrm{PLL}\) & When CPU Is Operating on X1 Clock ( fx ) or \(\mathrm{fx}+\mathrm{PLL}\) & When CPU Is Operating on External Main System Clock (fEx) or fex +PLL \\
\hline \multicolumn{3}{|l|}{System clock} & \multicolumn{3}{|l|}{Clock supply to the CPU is stopped} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{Main system clock}} & \(\mathrm{fiH}^{\prime}\) & Operation continues (cannot be stopped) & \multicolumn{2}{|l|}{Operation disabled} \\
\hline & & \(\mathrm{fx}_{\mathrm{x}}\) & \multirow[t]{2}{*}{Operation disabled} & Operation continues (cannot be stopped) & Cannot operate \\
\hline & & fex & & Cannot operate & Operation continues (cannot be stopped) \\
\hline \multicolumn{3}{|l|}{Subsystem clock \(\mathrm{f}_{\text {xT }}\)} & \multicolumn{3}{|l|}{Status before HALT mode was set is retained} \\
\hline \multicolumn{3}{|l|}{fil} & \multicolumn{3}{|l|}{\begin{tabular}{l}
Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte ( 000 COH ), and WUTMMCKO bit of operation speed mode control register (OSMC) \\
- WUTMMCK0 = 1: Oscillates \\
- WUTMMCKO = 1 and WDTON = 0: Stops \\
- WUTMMCKO = 1, WDTON = 1, and WDSTBYON = 1: Oscillates \\
- WUTMMCKO = 1, WDTON = 1, and WDSTBYON = 0: Stops
\end{tabular}} \\
\hline \multicolumn{3}{|c|}{PLL} & \multicolumn{3}{|l|}{Status before HALT mode was set is retained} \\
\hline \multicolumn{3}{|c|}{CPU} & \multicolumn{3}{|l|}{\multirow[t]{3}{*}{Operation stopped}} \\
\hline \multicolumn{3}{|l|}{Code flash memory} & & & \\
\hline \multicolumn{3}{|l|}{Data flash memory} & & & \\
\hline \multicolumn{3}{|c|}{RAM} & \multicolumn{3}{|l|}{Operation stopped (however, operable when DMA is executed)} \\
\hline \multicolumn{3}{|c|}{CREG} & \multicolumn{3}{|l|}{Status before HALT mode was set is retained} \\
\hline \multicolumn{3}{|l|}{Port (latch)} & \multicolumn{3}{|l|}{Status before HALT mode was set is retained} \\
\hline \multicolumn{3}{|l|}{Timer array unit} & \multicolumn{3}{|l|}{\multirow[t]{3}{*}{Operable}} \\
\hline \multicolumn{3}{|l|}{Real-time clock (RTC)} & & & \\
\hline \multicolumn{3}{|l|}{Interval timer} & & & \\
\hline \multicolumn{3}{|l|}{Watchdog timer} & \multicolumn{3}{|l|}{See CHAPTER 10 WATCHDOG TIMER} \\
\hline \multicolumn{3}{|c|}{CLM} & \multicolumn{3}{|l|}{Operable if fil is not stopped} \\
\hline \multicolumn{3}{|c|}{PCL} & \multicolumn{3}{|l|}{Operable} \\
\hline \multicolumn{3}{|l|}{A/D converter} & & & \\
\hline \multicolumn{3}{|l|}{SAU (CSI, I \({ }^{2} \mathrm{C}, \mathrm{UART}\) )} & & & \\
\hline \multicolumn{3}{|l|}{Serial interface LIN-UART (UARTF)} & & & \\
\hline \multicolumn{3}{|l|}{CAN controller} & & & \\
\hline \multicolumn{3}{|l|}{LCD controller/driver} & & & \\
\hline \multicolumn{3}{|l|}{LCD Bus interface} & & & \\
\hline \multicolumn{3}{|l|}{Sound generator} & & & \\
\hline \multicolumn{3}{|l|}{Stepper motor controller/driver (with ZPD)} & & & \\
\hline \multicolumn{3}{|l|}{Multiplier and divider/multiplyaccumulator} & & & \\
\hline \multicolumn{3}{|l|}{DMA controller} & & & \\
\hline \multicolumn{3}{|l|}{Power-on-reset function} & & & \\
\hline \multicolumn{3}{|l|}{Voltage detection function} & & & \\
\hline \multicolumn{3}{|l|}{External interrupt} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Acceptable}} \\
\hline \multicolumn{3}{|l|}{Internal interrupt} & & & \\
\hline \multirow[t]{2}{*}{CRC operation function} & High-speed & d CRC & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Operable}} \\
\hline & General-p CRC & urpose & & & \\
\hline
\end{tabular}

Table 22-1. Operating Statuses in HALT Mode (2/3)
\begin{tabular}{|c|c|c|c|}
\hline HALT Mode Setting & \multicolumn{3}{|l|}{When HALT Instruction Is Executed While CPU Is Operating on Main System Clock} \\
\hline Item & When CPU Is Operating on High-speed on-chip oscillator Clock ( \(\mathrm{f}_{\mathrm{IH}}\) ) or \(\mathrm{f}_{\mathrm{I}}+\mathrm{P}\) PL & When CPU Is Operating on X1 Clock ( fx ) or \(\mathrm{fx}+\mathrm{PLL}\) & When CPU Is Operating on External Main System Clock (fex) or fex +PLL \\
\hline Illegal access detection function & \multicolumn{3}{|l|}{\multirow[t]{4}{*}{Operation stopped (however, it is possible when DMA is executed)}} \\
\hline RAM parity check function & & & \\
\hline RAM guard function & & & \\
\hline SFR guard function & & & \\
\hline BCD & Operation stopped & & \\
\hline
\end{tabular}

Remark Operation stopped: Operation is automatically stopped before switching to the HALT mode.
Operation disabled: Operation must be stopped before switching to the HALT mode.


Table 22-1. Operating Statuses in HALT Mode (3/3)


\section*{(2) HALT mode release}

The HALT mode can be released by the following two sources.
(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

Figure 22-5. HALT Mode Release by Interrupt Request Generation


Remark The broken lines indicate the case when the interrupt request which has released the standby mode is acknowledged.
(b) Release by reset signal generation

When the reset signal is generated, HALT mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 22-6 HALT Mode Release by Reset
(1) When high-speed system clock is used as CPU clock


When high-speed on-chip oscillator clock is used as CPU clock

(3) When subsystem clock is used as CPU clock


Remark fx: X1 clock oscillation frequency

\subsection*{22.2.2 STOP mode}
(1) STOP mode setting and operating statuses

The STOP mode is set by executing the STOP instruction, and it can be set only when the CPU clock before the setting was the main system clock.

Cautions 1. Because the interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately cleared if set. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction and the system returns to the operating mode as soon as the wait time set using the oscillation stabilization time select register (OSTS) has elapsed.
2. When using the AID converter in the SNOOZE mode, set up A/D converter mode register 2 (ADM2) before switching to the STOP mode. For details, see 11.3 Registers Used in A/D Converter.

The operating statuses in the STOP mode are shown below.

Table 22-2. Operating Statuses in STOP Mode (1/2)
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{3}{|l|}{When STOP Instruction Is Executed While CPU Is Operating on Main System Clock} \\
\hline & & When CPU Is Operating on High-speed on-chip oscillator Clock (fiн) or fir+PLL & When CPU Is Operating on X1 Clock ( fx ) or \(\mathrm{fx}+\mathrm{PLL}\) & When CPU Is Operating on External Main System Clock (fex) or \(\mathrm{f}_{\mathrm{Ex}}+\mathrm{PLL}\) \\
\hline \multicolumn{2}{|l|}{System clock} & \multicolumn{3}{|l|}{Clock supply to the CPU is stopped} \\
\hline \multirow[t]{3}{*}{Main system clock} & \(\mathrm{fiH}^{\text {I }}\) & \multicolumn{3}{|l|}{\multirow[t]{3}{*}{Stopped}} \\
\hline & fx & & & \\
\hline & fex & & & \\
\hline Subsystem clock & fxt & \multicolumn{3}{|l|}{Status before STOP mode was set is retained} \\
\hline fil & & \multicolumn{3}{|l|}{\begin{tabular}{l}
Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte ( 000 COH ), and WUTMMCKO bit of operation speed mode control register (OSMC) \\
- WUTMMCKO = 1: Oscillates \\
- WUTMMCKO = 1 and WDTON = 0: Stops \\
- WUTMMCKO = 1, WDTON = 1, and WDSTBYON = 1: Oscillates \\
- \(W\) WTMMCKO = 1, WDTON = 1, and WDSTBYON = 0 : Stops
\end{tabular}} \\
\hline \multicolumn{2}{|c|}{PLL} & \multicolumn{3}{|l|}{Operation disabled} \\
\hline \multicolumn{2}{|c|}{CPU} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Operation stopped}} \\
\hline \multicolumn{2}{|l|}{Code flash memory} & & & \\
\hline \multicolumn{2}{|l|}{Data flash memory} & \multicolumn{3}{|l|}{Operation stopped (Executing the STOP instruction is disabled during data flash programming)} \\
\hline \multicolumn{2}{|c|}{RAM} & \multicolumn{3}{|l|}{Operation stopped} \\
\hline \multicolumn{2}{|l|}{CREG} & \multicolumn{3}{|l|}{Low power mode} \\
\hline \multicolumn{2}{|l|}{Port (latch)} & \multicolumn{3}{|l|}{Status before STOP mode was set is retained} \\
\hline \multicolumn{2}{|l|}{Timer array unit} & \multicolumn{3}{|l|}{Operation disabled} \\
\hline \multicolumn{2}{|l|}{Real-time clock (RTC)} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Operable by fxt or fil}} \\
\hline \multicolumn{2}{|l|}{Interval timer} & & & \\
\hline \multicolumn{2}{|l|}{Watchdog timer} & \multicolumn{3}{|l|}{See CHAPTER 10 WATCHDOG TIMER} \\
\hline \multicolumn{2}{|c|}{CLM} & \multicolumn{3}{|l|}{Operation stopped} \\
\hline \multicolumn{2}{|c|}{PCL} & \multicolumn{3}{|l|}{Operable only when fxt clock is selected} \\
\hline \multicolumn{2}{|l|}{A/D converter} & \multicolumn{3}{|l|}{Wakeup operation is enabled (switching to the SNOOZE mode)} \\
\hline \multicolumn{2}{|l|}{SAU (CSI, I²C, UART)} & \multicolumn{3}{|l|}{Operation stopped} \\
\hline \multicolumn{2}{|l|}{Serial interface LIN-UART (UARTF)} & \multicolumn{3}{|l|}{Operation disabled (STOP release by INTPLRx is possible)} \\
\hline \multicolumn{2}{|l|}{CAN controller} & \multicolumn{3}{|l|}{Operation disabled (STOP release by INTCxWUP during CAN sleep mode is possible)} \\
\hline \multicolumn{2}{|l|}{LCD controller/driver} & \multicolumn{3}{|l|}{Operable by fxt or fil} \\
\hline \multicolumn{2}{|l|}{LCD bus interface} & \multicolumn{3}{|l|}{\multirow[t]{3}{*}{Operation stopped}} \\
\hline \multicolumn{2}{|l|}{Sound generator} & & & \\
\hline \multicolumn{2}{|l|}{Stepper motor controller/driver (with ZPD)} & & & \\
\hline \multicolumn{2}{|l|}{Multiplier and divider/multiplyaccumulator} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Operation disabled}} \\
\hline \multicolumn{2}{|l|}{DMA controller} & & & \\
\hline \multicolumn{2}{|l|}{Power-on-reset function} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Operable}} \\
\hline \multicolumn{2}{|l|}{Voltage detection function} & & & \\
\hline \multicolumn{2}{|l|}{External interrupt} & \multicolumn{3}{|l|}{Acceptable} \\
\hline \multicolumn{2}{|l|}{Internal interrupt} & \multicolumn{3}{|l|}{Interrupts from operable peripherals are acceptable} \\
\hline
\end{tabular}

Table 22-2. Operating Statuses in STOP Mode (2/2)
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{3}{|l|}{When STOP Instruction Is Executed While CPU Is Operating on Main System Clock} \\
\hline & & When CPU Is Operating on High-speed on-chip oscillator Clock (fiн) or fiн+PLL & When CPU Is Operating on X1 Clock ( f x ) or \(\mathrm{f}_{\mathrm{x}}+\mathrm{PLL}\) & When CPU Is Operating on External Main System Clock ( \(f_{E x}\) ) or \(f_{E x}+P L L\) \\
\hline \multirow[t]{2}{*}{CRC operation function} & High-speed CRC & \multicolumn{2}{|l|}{\multirow[t]{7}{*}{Operation stopped}} & \\
\hline & General-purpose CRC & & & \\
\hline \multicolumn{2}{|l|}{Illegal access detection function} & & & \\
\hline \multicolumn{2}{|l|}{RAM parity check function} & & & \\
\hline \multicolumn{2}{|l|}{RAM guard function} & & & \\
\hline \multicolumn{2}{|l|}{SFR guard function} & & & \\
\hline \multicolumn{2}{|l|}{BCD} & & & \\
\hline Remark & \multicolumn{4}{|l|}{} \\
\hline
\end{tabular}

Cautions 1. To use the peripheral hardware that stops operation in the STOP mode, and the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware.
2. To stop the low-speed on-chip oscillator clock in the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WDSTBYON) of \(000 \mathrm{COH}=0\) ), and then execute the STOP instruction.
3. To shorten oscillation stabilization time after the STOP mode is released when the CPU operates with the high-speed system clock (X1 oscillation), temporarily switch the CPU clock to the highspeed on-chip oscillator clock before the execution of the STOP instruction. Before changing the CPU clock from the high-speed on-chip oscillator clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC).

\section*{(2) STOP mode release}

The STOP mode can be released by the following two sources.

\section*{(a) Release by unmasked interrupt request}

When an unmasked interrupt request is generated, the STOP mode is released. After the oscillation stabilization time has elapsed, if interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

Figure 22-7. STOP Mode Release by Interrupt Request Generation (1/2)
(1) When high-speed system clock (X1 oscillation) is used as CPU clock


Notes 1. For details of the standby release signal, see Figure 21-1.
2. STOP mode release time

Supply of the clock is stopped: \(18 \mu \mathrm{~s}\) to whichever is longer \(65 \mu \mathrm{~s}\) and the oscillation stabilization time (set by OSTS) (additional wait cycles are required when using a PLL.)

Wait
- When vectored interrupt servicing is carried out: 10 to 11 clocks
- When vectored interrupt servicing is not carried out: 4 to 5 clocks

Remarks 1. The clock supply stop time varies depending on the temperature conditions and STOP mode period.
2. The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

Figure 22-7. STOP Mode Release by Interrupt Request Generation (2/2)
(2) When high-speed system clock (external clock input) is used as CPU clock

(3) When high-speed on-chip oscillator clock is used as CPU clock


Notes 1. For details of the standby release signal, see Figure 21-1.
2. STOP mode release time

Supply of the clock is stopped: \(18 \mu \mathrm{~s}\) to \(65 \mu \mathrm{~s}\)
Wait
- When vectored interrupt servicing is carried out: 7 clocks
- When vectored interrupt servicing is not carried out: 1 clock

Remarks 1. The clock supply stop time varies depending on the temperature conditions and STOP mode period.
2. The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.
(b) Release by reset signal generation

When the reset signal is generated, STOP mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 22-8. STOP Mode Release by Reset
(1) When high-speed system clock is used as CPU clock

(2) When high-speed on-chip oscillator clock is used as CPU clock


Remark fx: X1 clock oscillation frequency

\subsection*{22.2.3 SNOOZE mode}

\section*{(1) SNOOZE mode setting and operating statuses}

The SNOOZE mode can only be specified for the A/D converter. Note that this mode can only be specified if the CPU clock is the high-speed on-chip oscillator clock.

When using the A/D converter in the SNOOZE mode, set up A/D converter mode register 2 (ADM2) before switching to the STOP mode. For details, see 11.3 Registers Used in A/D Converter.

The transition time of going into and getting out from SNOOZE mode is as following.

Transition time from STOP mode to SNOOZE mode 18 to \(65 \mu \mathrm{~s}\)

Remark Transition time from STOP mode to SNOOZE mode varies depending on the temperature conditions and the STOP mode period.

Transition time from SNOOZE mode to normal operation
- When vectored interrupt servicing is carried out: 4.99 to \(9.44 \mu \mathrm{~s}+7\) clocks
- When vectored interrupt servicing is not carried out: 4.99 to \(9.44 \mu \mathrm{~s}+1\) clock

The operating statuses in the SNOOZE mode are shown below.

Table 22-3. Operating Statuses in SNOOZE Mode (1/2)


Table 22-3. Operating Statuses in SNOOZE Mode (2/2)
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
SNOOZE Mode Setting \\
Item
\end{tabular}}} & When Inpu \\
\hline & & When \\
\hline \multirow[t]{2}{*}{CRC operation function} & High-speed CRC & \multirow[t]{7}{*}{Operation disabled} \\
\hline & General-purpose
CRC & \\
\hline \multicolumn{2}{|l|}{Illegal access detection function} & \\
\hline \multicolumn{2}{|l|}{RAM parity check function} & \\
\hline \multicolumn{2}{|l|}{RAM guard function} & \\
\hline \multicolumn{2}{|l|}{SFR guard function} & \\
\hline \multicolumn{2}{|l|}{BCD} & \\
\hline
\end{tabular}

Remark Operation stopped: Operation is automatically stopped before switching to the SNOOZE mode. Operation disabled: Operation must be stopped before switching to the SNOOZE mode.
fiн: High-speed on-chip oscillator clock fil: Low-speed on-chip oscillator clock
fx: X1 clock fex: External main system clock
fxt: XT1 clock

\section*{CHAPTER 23 RESET FUNCTION}

The following eight operations are available to generate a reset signal.
(1) External reset input via \(\overline{\text { RESET }}\) pin
(2) Internal reset by watchdog timer program loop detection
(3) Internal reset by comparison of supply voltage and detection voltage of power-on-reset (POR) circuit
(4) Internal reset by comparison of supply voltage of the voltage detector (LVD) and detection voltage
(5) Internal reset by execution of illegal instruction \({ }^{\text {Note }}\)
(6) Internal reset by RAM parity error
(7) Internal reset by detection of main clock oscillation stop via clock monitoring
(8) Internal reset by illegal-memory access

External and internal resets start program execution from the address at 0000 H and 0001 H when the reset signal is generated.

A reset is effected when a low level is input to the \(\overline{\text { RESET }}\) pin, the watchdog timer overflows, or by POR and LVD circuit voltage detection, execution of illegal instruction \({ }^{\text {Note }}\), RAM parity error, detection of main clock oscillation stop via clock monitoring, or illegal-memory access, and each item of hardware is set to the status shown in Tables 22-1.

When a low level is input to the RESET pin, the device is reset. It is released from the reset status when a high level is input to the RESET pin and program execution is started with the high-speed on-chip oscillator clock after reset processing. A reset by the watchdog timer is automatically released, and program execution starts using the high-speed on-chip oscillator clock (see Figures \(\mathbf{2 3 - 2}\) to \(\mathbf{2 3 - 4}\) ) after reset processing. Reset by POR and LVD circuit supply voltage detection is automatically released when \(V_{D D} \geq V_{P O R}\) or \(V_{D D} \geq V_{L V D}\) after the reset, and program execution starts using the high-speed on-chip oscillator clock (see CHAPTER 24 POWER-ON-RESET CIRCUIT and CHAPTER 25 VOLTAGE DETECTOR) after reset processing.

Note The illegal instruction is generated when instruction code FFH is executed.
Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

Cautions 1. For an external reset, input a low level for \(10 \mu \mathrm{~s}\) or more to the RESET pin.
(To perform an external reset upon power application, a low level of at least \(10 \mu \mathrm{~s}\) must be continued during the period in which the supply voltage is within the operating range (VDd \(\geq 2.7\) V).)
2. During reset input, the X1 clock, XT1 clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock stop oscillating. External main system clock input becomes invalid.
3. When reset is effected, port pin P130 is set to low-level output and other port pins become highimpedance, because each SFR and 2nd SFR are initialized.

Remark Vpor: POR power supply rise detection voltage
Figure 23-1. Block Diagram of Reset Function
\begin{tabular}{|l|l|l|l|l|l|}
\hline \multicolumn{5}{|c|}{\begin{tabular}{l} 
CLM reset control \\
register (RESFCLM)
\end{tabular}} \\
\hline CLKRF \\
\hline TRAP & WDTRF & RPERF & IAWRF & LVIRF \\
\hline
\end{tabular} Watchdog timer reset signa
Clock monitor reset signa
Reset signal by execution of illegal instruction Reset signal by RAM parity error
Reset signal by illegal-memory access
RESFCLM register read sign
RESF register read signal

Caution An LVD circuit internal reset does not reset the LVD circuit.
Remarks 1. LVIM: Voltage detection register
2. LVIS: Voltage detection level register

Figure 23-2. Timing of Reset by RESET Input


Figure 23-3. Timing of Reset Due to Execution of Illegal Instruction or Watchdog Timer Overflow


Notes 1. Segment output pin is pull-downed while POR reset or RESET input is stay active.
2. When P130 is set to high-level output before reset is effected, the output signal of P130 can be dummyoutput as a reset signal to an external device, because P130 outputs a low level when reset is effected. To release a reset signal to an external device, set P130 to high-level output by software.

\section*{Caution A watchdog timer internal reset resets the watchdog timer.}

Figure 23-4. Timing of Reset in STOP Mode by RESET Input


Notes 1. Segment output pin is pull-downed while POR reset or RESET input is stay active.
2. When P 130 is set to high-level output before reset is effected, the output signal of P 130 can be dummyoutput as a reset signal to an external device, because P130 outputs a low level when reset is effected. To release a reset signal to an external device, set P130 to high-level output by software.

Remark For the reset timing of the power-on-reset circuit and voltage detector, see CHAPTER 24 POWER-ONRESET CIRCUIT and CHAPTER 25 VOLTAGE DETECTOR.

Table 23-1. Operation Statuses During Reset Period
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Item} & During Reset Period \\
\hline \multicolumn{3}{|l|}{System clock} & Clock supply to the CPU is stopped. \\
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{Main system clock}} & \(\mathrm{fiH}_{1}\) & Operation stopped \\
\hline & & fx & Operation stopped \\
\hline & & fex & Operation stopped \\
\hline \multicolumn{2}{|l|}{Subsystem clock} & \(\mathrm{fx}_{\mathrm{X}}\) & Operation stopped \\
\hline \multicolumn{3}{|l|}{fil} & \multirow[t]{3}{*}{Operation stopped} \\
\hline \multicolumn{3}{|l|}{PLL} & \\
\hline \multicolumn{3}{|l|}{CPU} & \\
\hline \multicolumn{3}{|l|}{Code flash memory} & Operation stopped (The system operates in the LV (low voltage main) mode after reading the option byte) \\
\hline \multicolumn{3}{|l|}{Data flash memory} & Operation stopped \\
\hline \multicolumn{3}{|l|}{RAM} & Operation stopped (The value, however, is retained when the voltage is at least the power-onreset detection voltage.) \\
\hline \multicolumn{3}{|l|}{Port (latch)} & See CHAPTER 2 PIN FUNCTIONS \\
\hline \multicolumn{3}{|l|}{Timer array unit} & Operation stopped \\
\hline \multicolumn{3}{|l|}{Real-time clock (RTC)} & \\
\hline \multicolumn{3}{|l|}{Interval timer} & \\
\hline \multicolumn{3}{|l|}{Watchdog timer} & \\
\hline \multicolumn{3}{|l|}{Clock output/buzzer output} & \\
\hline \multicolumn{3}{|l|}{A/D converter} & \\
\hline \multicolumn{3}{|l|}{Serial array unit (SAU)} & \\
\hline \multicolumn{3}{|l|}{Serial interface LIN-UART (UARTF)} & \\
\hline \multicolumn{3}{|l|}{CAN controller} & \\
\hline \multicolumn{3}{|l|}{LCD controller/driver} & \\
\hline \multicolumn{3}{|l|}{LCD Bus I/F} & \\
\hline \multicolumn{3}{|l|}{Sound generator} & \\
\hline \multicolumn{3}{|l|}{Stepper motor controller/driver (with ZPD)} & \\
\hline \multicolumn{3}{|l|}{Multiplier \& divider, multiplyaccumulator} & \\
\hline \multicolumn{3}{|l|}{DMA controller} & \\
\hline \multicolumn{3}{|l|}{Power-on-reset function} & Detection operation possible \\
\hline \multicolumn{3}{|l|}{Voltage detection function} & Operation stopped (LVD detection is possible after reading the option byte) \\
\hline \multicolumn{3}{|l|}{External interrupt} & Operation stopped \\
\hline \multirow[t]{2}{*}{CRC operation function} & High-speed & & \\
\hline & General-pu & CRC & \\
\hline \multicolumn{3}{|l|}{Illegal access detection function} & \\
\hline \multicolumn{3}{|l|}{RAM parity check function} & \\
\hline \multicolumn{3}{|l|}{RAM guard function} & \\
\hline \multicolumn{3}{|l|}{SFR guard function} & \\
\hline
\end{tabular}

Remark fiн: High-speed on-chip oscillator clock
fx: X1 oscillation clock
fex: External main system clock
fxt: XT1 oscillation clock
fiL: Low-speed on-chip oscillator clock

Table 23-2. Hardware Statuses After Reset Acknowledgment (1/7)
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|r|}{Hardware} & \begin{tabular}{l}
After Reset \\
Acknowledgment \({ }^{\text {Note } 1}\)
\end{tabular} \\
\hline \multicolumn{2}{|l|}{Program counter (PC)} & The contents of the reset vector table ( \(0000 \mathrm{H}, 0001 \mathrm{H}\) ) are set. \\
\hline \multicolumn{2}{|l|}{Stack pointer (SP)} & Undefined \\
\hline \multicolumn{2}{|l|}{Program status word (PSW)} & 06H \\
\hline \multirow[t]{2}{*}{RAM} & Data memory & Undefined \({ }^{\text {Note } 2}\) \\
\hline & General-purpose registers & Undefined \({ }^{\text {Note } 2}\) \\
\hline \multicolumn{2}{|l|}{Port registers (P0 to P9, P13 to P15) (output latches)} & OOH \\
\hline \multicolumn{2}{|l|}{Port mode registers 0 to 9, 13 to 15 (PM0 to PM9, PM13 to PM15)} & FFH \({ }^{\text {Note3 }}\) \\
\hline \multicolumn{2}{|l|}{Port input mode registers 0, 1, 3, 5 to 7, 13 (PIM0, PIM1, PIM3, PIM5 to PIM7, PIM13)} & OOH \\
\hline \multicolumn{2}{|l|}{Port output mode registers (POM)} & OOH \\
\hline \multicolumn{2}{|l|}{Pull-up resistor option registers 0, 1, 3 to 9, 13, 14 (PU0, PU1, PU3 to PU9, PU13, PU14)} & \(00 \mathrm{H}(\mathrm{PU4}\) is 01 H\()\) \\
\hline \multicolumn{2}{|l|}{Clock operation mode control register (CMC)} & 00H \\
\hline \multicolumn{2}{|l|}{Clock operation status control register (CSC)} & COH \\
\hline \multicolumn{2}{|l|}{STOP status output control register (STPSTC)} & OOH \\
\hline \multicolumn{2}{|l|}{System clock control register (CKC)} & OOH \\
\hline \multicolumn{2}{|l|}{Oscillation stabilization time counter status register (OSTC)} & 00H \\
\hline \multicolumn{2}{|l|}{Oscillation stabilization time select register (OSTS)} & 07H \\
\hline \multicolumn{2}{|l|}{Peripheral enable registers 0, 1 (PER0, PER1)} & 00H \\
\hline \multicolumn{2}{|l|}{High-speed on-chip oscillator trimming register (HIOTRM)} & Undefined \\
\hline \multicolumn{2}{|l|}{PLL control register (PLLCTL)} & OOH \\
\hline \multicolumn{2}{|l|}{PLL status register (PLLSTS)} & OOH \\
\hline \multicolumn{2}{|l|}{Peripheral clock select register (PCKSEL)} & OOH \\
\hline \multicolumn{2}{|l|}{FMP clock division selection register (MDIV)} & OOH \\
\hline \multicolumn{2}{|l|}{Timer input select registers 00, 01, 10, 11, 20, 21 (TIS00, TIS01, TIS10, TIS11, TIS20, TIS21)} & OOH \\
\hline \multirow[t]{12}{*}{Timer array unit} & Timer data registers 00 to 07, 10 to 17, 20 to 27 (TDR00 to TDR07, TDR10 to TDR17, TDR20 to TDR27) & 0000H \\
\hline & \begin{tabular}{l}
Timer mode registers 00 to 07, 10 to 17, 20 to 27 \\
(TMR00 to TMR07, TMR10 to TMR17, TMR20 to TMR27)
\end{tabular} & 0000H \\
\hline & Timer status registers 00 to 07 (TSR00 to TSR07) & 0000H \\
\hline & Timer counter registers 00 to 07,10 to 17, 20 to 27 (TCR00 to TCR07, TCR10 to TCR17, TCR20 to TCR27) & FFFFH \\
\hline & Timer channel enable status register 0 (TE0) & 0000H \\
\hline & Timer channel start register 0 (TS0) & 0000H \\
\hline & Timer channel stop register 0 (TTO) & 0000H \\
\hline & Timer clock select register 0 to 2(TPS0 to TPS2) & 0000H \\
\hline & Timer output register 0 (TO0) & 0000H \\
\hline & Timer output enable register 0 (TOEO) & 0000H \\
\hline & Timer output level register 0 (TOLO) & 0000H \\
\hline & Timer output mode registers 0 to 2 (TOM0 to TOM2) & 0000H \\
\hline
\end{tabular}

Notes 1. During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.
2. When a reset is executed in the standby mode, the pre-reset status is held even after reset.
3. Value afte reset is FEH only for PM3.

Remark The special function register (SFR) mounted depend on the product. See 3.1.4 Special function registers (SFRs) and 3.1.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

Table 23-2. Hardware Statuses After Reset Acknowledgment (2/7)
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|r|}{Hardware} & Status After Reset Acknowledgment \({ }^{\text {Note } 1}\) \\
\hline \multicolumn{2}{|l|}{Timer input select else register (TISELSE)} & 00H \\
\hline \multicolumn{2}{|l|}{Sound generator pin select register (SGSEL)} & 00H \\
\hline \multicolumn{2}{|l|}{Timer output select register 00, 01, 10, 11, 20, 21 (TOS00, TOS01, TOS10, TOS11, TOS20, TOS21)} & OOH \\
\hline \multirow[t]{3}{*}{Timer array unit} & Noise filter enable register for each channel of TAU unit0 to 2 BCD correction result register ( TNFENOBCDAJ to TNFEN2) & OOH \\
\hline & Sampling clock select of noise filter for unit0 to 2 (2 set) (TNFSMP0, TNFSMP1, TNFSMP2) & OOH \\
\hline & Noise filter clock select register for each channel of TAU unit0 to 2 (TNFCS0, TNFCS1, TNFCS2) & OOH \\
\hline \multirow[t]{15}{*}{Real-time clock} & Second count register (SEC) & OOH \\
\hline & Minute count register (MIN) & OOH \\
\hline & Hour count register (HOUR) & 12H \\
\hline & Week count register (WEEK) & OOH \\
\hline & Day count register (DAY) & 01H \\
\hline & Month count register (MONTH) & 01H \\
\hline & Year count register (YEAR) & OOH \\
\hline & Watch error correction register (SUBCUD, SUBCUDW) & 00H, 0000H \\
\hline & Alarm minute register (ALARMWM) & OOH \\
\hline & Alarm hour register (ALARMWH) & 12H \\
\hline & Alarm week register ALARMWW) & OOH \\
\hline & Control register 0 (RTCCO) & OOH \\
\hline & Control register 1 (RTCC1) & OOH \\
\hline & RTC clock selection register (RTCCL) & OOH \\
\hline & RTC1Hz pin select register (RTCSEL) & OOH \\
\hline Interval timer & Interval timer control register (ITMC) & 7FFFH \\
\hline Clock output/buzzer output controller & Clock output select register 0 (CKSO) & 00H \\
\hline Watchdog timer & Watchdog timer enable register (WDTE) & \(1 \mathrm{AH} / 9 \mathrm{AH}^{\text {Note } 2}\) \\
\hline \multirow[t]{8}{*}{A/D converter} & 10-bit A/D conversion result register (ADCR) & 0000H \\
\hline & 8-bit A/D conversion result register (ADCRH) & OOH \\
\hline & Mode registers 0 to 2 (ADM0 to ADM2) & OOH \\
\hline & Conversion result comparison upper limit setting register (ADUL) & FFH \\
\hline & Conversion result comparison lower limit setting register (ADLL) & OOH \\
\hline & A/D test register (ADTES) & OOH \\
\hline & Analog input channel specification register (ADS) & OOH \\
\hline & A/D port configuration register (ADPC) & OOH \\
\hline
\end{tabular}

Notes 1. During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.
2. The reset value of WDTE is determined by the option byte setting.

Remark The special function register (SFR) mounted depend on the product. See 3.1.4 Special function registers (SFRs) and 3.1.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

Table 23-2. Hardware Statuses After Reset Acknowledgment (3/7)
\begin{tabular}{|c|c|c|}
\hline & Hardware & Status After Reset Acknowledgment \({ }^{\text {Note } 1}\) \\
\hline \multirow[t]{13}{*}{Serial array unit (SAU)} & Serial data registers 00, 01, 10, 11 (SDR00, SDR01, SDR10, SDR11) & 0000H \\
\hline & Serial status registers 00, 01, 10, 11 (SSR00, SSR01, SSR10, SSR11) & 0000H \\
\hline & Serial flag clear trigger registers 00, 01, 10, 11 (SIR00, SIR01, SIR10, SIR11) & 0000H \\
\hline & Serial mode registers 00, 01, 10, 11 (SMR00, SMR01, SMR10, SMR11) & 0020H \\
\hline & Serial communication operation setting registers 00, 01, 10, 11 (SCR00, SCR01, SCR10, SCR11) & 0087H \\
\hline & Serial channel enable status registers 0, 1 (SE0, SE1) & 0000H \\
\hline & Serial channel start registers 0, 1 (SS0, SS1) & 0000H \\
\hline & Serial channel stop registers 0, 1 (ST0, ST1) & 0000H \\
\hline & Serial clock select registers 0, 1 (SPS0, SPS1) & 0000H \\
\hline & Serial output registers 0, 1 (SO0, SO1) & 0303H \\
\hline & Serial output enable registers 0, 1 (SOE0, SOE1) & 0000H \\
\hline & Serial output level registers 0, 1 (SOL0, SOL1) & 0000H \\
\hline & Serial communication pin select register 0, 1(STSEL0, STSEL1) & OOH \\
\hline \multirow[t]{5}{*}{DMA controller} & DMA SFR address registers 0 to 3 (DSA0 to DSA3) & OOH \\
\hline & DMA RAM address registers 0 to 3 (DRA0 to DRA3) & OOH \\
\hline & DMA byte count registers 0 to 3 (DBC0 to DBC3) & OOH \\
\hline & DMA mode control registers 0 to 3 (DMC0 to DMC3) & OOH \\
\hline & DMA operation control registers 0 to 3 (DRC0 to DRC3) & OOH \\
\hline \multirow[t]{5}{*}{Interrupt} & Request flag registers 0L, 0H, 1L, 1H, 2L, 2H, 3L, 3H (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H) & 00H \\
\hline & Mask flag registers \(0 \mathrm{~L}, \mathrm{OH}, 1 \mathrm{~L}, 1 \mathrm{H}, 2 \mathrm{~L}, 2 \mathrm{H}, 3 \mathrm{~L}, 3 \mathrm{H}\) (MKOL, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H) & FFH \\
\hline & Priority specification flag registers \(00 \mathrm{~L}, 00 \mathrm{H}, 01 \mathrm{~L}, 01 \mathrm{H}, 02 \mathrm{~L}, 02 \mathrm{H}, 03 \mathrm{~L}, 03 \mathrm{H}\), 10L, 10H, 11L, 11H, 12L, 12H, 13L, 13H (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H) & FFH \\
\hline & External interrupt rising edge enable register 0 (EGPO) & OOH \\
\hline & External interrupt falling edge enable register 0 (EGN0) & 00H \\
\hline
\end{tabular}

Note 1. During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

Remark The special function register (SFR) mounted depend on the product. See 3.1.4 Special function registers (SFRs) and 3.1.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

Table 23-2. Hardware Statuses After Reset Acknowledgment (4/7)
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|r|}{Hardware} & Status After Reset Acknowledgment \({ }^{\text {Note } 1}\) \\
\hline \multirow[t]{25}{*}{UART} & LIN-UART0 control register 0, 1 (UF0CTLO, UF0CTL1) & 10H, 0FFFH \\
\hline & LIN-UART0 option control registers 0, to 2 (UF0OPT0 to UF00PT2) & \(14 \mathrm{H}, 00 \mathrm{H}\) \\
\hline & LIN-UART0 status register (UFOSTR) & 0000H \\
\hline & LIN-UART0 status clear register (UFOSTC) & 0000H \\
\hline & LIN-UART0 wait transmit data register (UFOWTX) & 0000H \\
\hline & LIN-UART0 8-bit wait transmit data register (UFOWTXB) & OOH \\
\hline & LIN-UARTO ID setting register (UFOID) & OOH \\
\hline & LIN-UART0 buffer registers 0 to 8 (UFOBUF0 to UFOBUF8) & OOH \\
\hline & LIN-UART0 buffer control register (UFOBUCTL) & 0000H \\
\hline & LIN-UARTO transmit data register (UFOTX) & 0000H \\
\hline & LIN-UART0 8-bit transmit data register (UFOTXB) & 00H \\
\hline & LIN-UARTO receive data register (UFORX) & 0000H \\
\hline & LIN-UART0 receive data register (UFORXB) & OOH \\
\hline & LIN-UART1 control register 0 to 1 (UF1CTL0, UF1CTL1) & 10H, OFFFH \\
\hline & LIN-UART1 option control registers 0 to 2 (UF1OPT0 to UF1OPT2) & \(14 \mathrm{H}, 00 \mathrm{H}\) \\
\hline & LIN-UART1 status register (UF1STR) & 0000H \\
\hline & LIN-UART1 status clear register (UF1WTX) & 0000H \\
\hline & LIN-UART1 8-bit wait transmit data register (UF1WTXB) & 00H \\
\hline & LIN-UART1 ID setting register (UF1ID) & OOH \\
\hline & LIN-UART1 buffer registers 0 to 8 (UF1BUF0 to UF1BUF8) & 00H \\
\hline & LIN-UART1 buffer control register (UF1BUCTL) & 0000H \\
\hline & LIN-UART1 transmit data register (UF1TX) & 0000H \\
\hline & LIN-UART1 8-bit transmit data register (UF1TXB) & 00H \\
\hline & LIN-UART1 receive data register (UF1RX) & 0000H \\
\hline & LIN-UART1 receive data register (UF1RXB) & 00H \\
\hline
\end{tabular}

Note 1. During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

Remark The special function register (SFR) mounted depend on the product. See 3.1.4 Special function registers (SFRs) and 3.1.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

Table 23-2. Hardware Statuses After Reset Acknowledgment (5/7)
\begin{tabular}{|c|c|c|}
\hline & Hardware & Status After Reset Acknowledgment \({ }^{\text {Note } 1}\) \\
\hline \multirow[t]{40}{*}{CAN controller} & CANO global module control register (COGMCTRL) & 0000H \\
\hline & CANO global block transmission control register (C0GMABT) & 0000H \\
\hline & CANO global block transmission delay setting register (COGMABTD) & OOH \\
\hline & CAN0 global module clock select register (COGMCS) & OFH \\
\hline & CAN0 module mask 1 to 4 register L (C0MASK1L to COMASK4L) & Undefined \\
\hline & CAN0 module mask 1 to 4 register H (C0MASK1H to C0MASK4H) & Undefined \\
\hline & CANO module control register (COCTRL) & 0000H \\
\hline & CANO module last error information register (COLEC) & OOH \\
\hline & CANO module information register (COINFO) & 00H \\
\hline & CANO module error counter register (COERC) & 0000H \\
\hline & CANO module interrupt enable register (COIE) & 0000H \\
\hline & CAN0 module interrupt status register (COINTS) & 0000H \\
\hline & CAN0 module bit rate prescaler register (COBRP) & FFH \\
\hline & CAN0 module bit rate register (COBTR) & 370FH \\
\hline & CANO module last in-pointer register (COLIPT) & Undefined \\
\hline & CANO module receive history list register (CORGPT) & xx02H \\
\hline & CANO module last out-pointer register (COLOPT) & Undefined \\
\hline & CANO module transmit history list register (COTGPT) & xx02H \\
\hline & CAN0 module time stamp register (COTS) & 0000H \\
\hline & CAN0 message data byte 01 register 00 to 15 (C0MDB0100 to C0MDB0115) & Undefined \\
\hline & CAN0 message data byte 23 register 00 to 15 (C0MDB2300 to C0MDB2315) & Undefined \\
\hline & CAN0 message data Byte 45 register 00 to 15 (C0MDB4500 to C0MDB4515) & Undefined \\
\hline & CAN0 message data byte 67 register 00 to 15 (C0MDB6700 to C0MDB6715) & Undefined \\
\hline & CAN0 message data length register 00 to 15 (C0MDLC00 to C0MDLC15) & OxH \\
\hline & CAN0 message configuration register 00 to 15 (C0MCONF00 to COMCONF15) & Undefined \\
\hline & CAN0 message ID register 00L to 15L (C0MIDL00 to COMIDL15) & Undefined \\
\hline & CAN0 message ID register 00H to 15H (C0MIDH00 to C0MIDH15) & Undefined \\
\hline & CAN0 message control register 00 to 15 (C0MCTRL00 to COMCTRL15) & Undefined \\
\hline & CAN1 global module control register (C1GMCTRL) & 0000H \\
\hline & CAN1 global module clock select register (C1GMCS) & 0FH \\
\hline & CAN1 global block transmission control register (C1GMABT) & 0000H \\
\hline & CAN1 global block transmission delay setting register (C1GMABTD) & OOH \\
\hline & CAN1 module mask 1 to 4 register L (C1MASK1L to C1MASK4L ) & Undefined \\
\hline & CAN1 module mask 1 to 4 register H (C1MASK1H to C1MASK4H) & Undefined \\
\hline & CAN1 module control register (C1CTRL) & 0000H \\
\hline & CAN1 module last error information register (C1LEC) & OOH \\
\hline & CAN1 module information register (C1INFO) & OOH \\
\hline & CAN1 module error counter register (C1ERC) & 0000H \\
\hline & CAN1 module interrupt enable register (C1IE) & 0000H \\
\hline & CAN1 module interrupt status register (C1INTS) & 0000H \\
\hline
\end{tabular}

Note 1. During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

Remark The special function register (SFR) mounted depend on the product. See 3.1.4 Special function registers (SFRs) and 3.1.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

Table 23-2. Hardware Statuses After Reset Acknowledgment (6/7)
\begin{tabular}{|c|c|c|}
\hline & Hardware & Status After Reset Acknowledgment \({ }^{\text {Note } 1}\) \\
\hline \multirow[t]{16}{*}{CAN controller} & CAN1 module bit rate prescaler register (C1BRP) & FFH \\
\hline & CAN1 module bit rate register (C1BTR) & 370FH \\
\hline & CAN1 module last in-pointer register (C1LIPT) & Undefined \\
\hline & CAN1 module receive history list register (C1RGPT) & xx02H \\
\hline & CAN1 module last out-pointer register (C1LOPT) & Undefined \\
\hline & CAN1 module transmit history list register (C1TGPT) & xx02H \\
\hline & CAN1 module time stamp register (C1TS) & 0000H \\
\hline & CAN1 message data byte 01 register 00 to 15 (C1MDB0100 to C1MDB0115) & Undefined \\
\hline & CAN1 message data byte 23 register 00 to 15 (C1MDB2300 to C1MDB2315) & Undefined \\
\hline & CAN1 message data byte 45 register 00 to 15 (C1MDB4500 to C1MDB4515) & Undefined \\
\hline & CAN1 message data byte 67 register 00 to 15 (C1MDB6700 to C1MDB6715) & Undefined \\
\hline & CAN1 message data length register 00 to 15 (C1MDLC00 to C1MDLC15) & OxH \\
\hline & CAN1 message Configuration register 00 to 15 (C1MCONF00 to C1MCONF15) & Undefined \\
\hline & CAN1 message ID register 00L to 15L (C1MIDL00 to C1MIDL15) & Undefined \\
\hline & CAN1 message ID register 00H to 15H (C1MIDH00 to C1MIDH15) & Undefined \\
\hline & CAN1 message control register 00 to 15 (C1MCTRL00 to C1MCTRL15) & Undefined \\
\hline \multirow[t]{9}{*}{Stepper motor controller/driver} & Timer mode control register 0 (MCNTC0) & OOH \\
\hline & Combined compare registers 1HW to 4HW (MCMP1HW to MCMP4HW) & 0000H \\
\hline & Compare registers for sine side (MCMP10, MCMP20, MCMP30, MCMP40) & 00H \\
\hline & Compare registers for cosine side (MCMP11, MCMP21, MCMP31, MCMP41) & OOH \\
\hline & Compare control registers 1 to 4 (MCMPC1 to MCMPC4) & OOH \\
\hline & Stepper motor port control register (SMPC) & OOH \\
\hline & ZPD detection voltage setting registers 0, 1 (ZPDS0, ZPDS1) & OOH \\
\hline & ZPD flag detection clock setting register (CMPCTL) & OOH \\
\hline & ZPD operation control register (ZPDEN) & OOH \\
\hline \multirow[t]{5}{*}{LCD controller} & LCD display data memory 0 to 52 (SEG0 to SEG52) & OOH \\
\hline & LCD port function registers \(0,1,3,5,7\) to 9,13 (LCDPF0, LCDPF1, LCDPF3, LCDPF5, LCDPF7 to LCDPF9, LCDPF13) & OOH \\
\hline & LCD mode register (LCDMD) & OOH \\
\hline & LCD display mode register (LCDM) & OOH \\
\hline & LCD clock control register (LCDC0) & OOH \\
\hline \multirow[t]{6}{*}{Sound generator} & Control register (SG0CTL) & 0000H \\
\hline & Frequency register SGOFL (SG0FL) & 0000H \\
\hline & Frequency register SGOFH (SG0FH) & 0000H \\
\hline & Amplitude register (SGOPWM) & 0000H \\
\hline & Duration factor register (SGOSDF) & 00H \\
\hline & Interrupt threshold register (SGOITH) & 0000H \\
\hline
\end{tabular}

Note 1. During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

Remark The special function register (SFR) mounted depend on the product. See 3.1.4 Special function registers (SFRs) and 3.1.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

Table 23-2. Hardware Statuses After Reset Acknowledgment (7/7)
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|r|}{Hardware} & Status After Reset Acknowledgment \({ }^{\text {Note } 1}\) \\
\hline \multirow[t]{4}{*}{Multiplier \& divider, multiply-accumulator} & Multiplication/division data register A (MDAL, MDAH) & 0000H \\
\hline & Multiplication/division data register B (MDBL, MDBH) & 0000H \\
\hline & Multiplication/division data register C (MDCL, MDCH) & 0000H \\
\hline & Multiplication/division control register (MDUC) & OOH \\
\hline \multirow[t]{3}{*}{Reset function} & Reset control flag register (RESF) & Undefined \(^{\text {Note } 2}\) \\
\hline & CLM reset control flag register (RESFCLM) & \(00 \mathrm{H}^{\text {Note } 2}\) \\
\hline & POR reset confirm register (POCRES) & OOH \\
\hline \multirow[t]{2}{*}{Voltage detector} & Voltage detection register (LVIM) & \(00 \mathrm{H}^{\text {Note } 2}\) \\
\hline & Voltage detection level register (LVIS) & 00H/01H/81H \({ }^{\text {Notes 2, } 3}\) \\
\hline \multirow[t]{7}{*}{Safety functions} & Flash memory CRC control register (CRCOCTL) & OOH \\
\hline & Flash memory CRC operation result register (PGCRCL) & 0000H \\
\hline & CRC input register (CRCIN) & OOH \\
\hline & CRC data register (CRCD) & 0000H \\
\hline & Invalid memory access detection control register (IAWCTL) & OOH \\
\hline & RAM parity error control register (RPECTL) & OOH \\
\hline & Specific register manipulation protection register (GUARD) & OOH \\
\hline Flash memory & Data flash control register (DFLCTL) & OOH \\
\hline BCD correction circuit & BCD correction result register (BCDADJ) & Undefined \\
\hline
\end{tabular}

Notes 1. During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.
2. These values vary depending on the reset source.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Reset Source Register} & RESET Input & Reset by POR & \begin{tabular}{l}
Reset by \\
Execution of Illegal Instruction
\end{tabular} & Reset by WDT & Reset by RAM parity error & Reset by illegalmemory access & Reset by LVD & Reset by clock monitor \\
\hline \multirow[t]{5}{*}{RESF} & TRAP bit & \multirow[t]{6}{*}{Cleared (0)} & \multirow[t]{6}{*}{Cleared (0)} & Set (1) & Held & \multirow[t]{2}{*}{Held} & \multirow[t]{3}{*}{Held} & \multirow[t]{4}{*}{Held} & \multirow[t]{5}{*}{Held} \\
\hline & WDTRF bit & & & Held & Set (1) & & & & \\
\hline & RPERF bit & & & & \multirow[t]{4}{*}{Held} & Set (1) & & & \\
\hline & IAWRF bit & & & & & \multirow[t]{3}{*}{Held} & Set (1) & & \\
\hline & LVIRF bit & & & & & & \multirow[t]{2}{*}{Held} & Set (1) & \\
\hline RESFCLM & CLKRF bit & & & & & & & Held & Set (1) \\
\hline \multirow[t]{3}{*}{LVIM} & LVISEN bit & Cleared (0) & Cleared (0) & Cleared (0) & Cleared (0) & Cleared (0) & Cleared (0) & Held & Cleared (0) \\
\hline & LVIOMSK bit & \multirow[t]{2}{*}{Held} & \multirow[t]{2}{*}{Held} & \multirow[t]{2}{*}{Held} & \multirow[t]{2}{*}{Held} & \multirow[t]{2}{*}{Held} & \multirow[t]{2}{*}{Held} & \multirow[t]{2}{*}{Held} & \multirow[t]{2}{*}{Held} \\
\hline & LVIF bit & & & & & & & & \\
\hline \multicolumn{2}{|l|}{LVIS} & Cleared
\[
\begin{gathered}
(00 \mathrm{H} / 01 \mathrm{H} / \\
81 \mathrm{H})
\end{gathered}
\] & Cleared
\[
\begin{gathered}
(00 \mathrm{H} / 01 \mathrm{H} / \\
81 \mathrm{H})
\end{gathered}
\] & \[
\begin{gathered}
\text { Cleared } \\
(00 \mathrm{H} / 01 \mathrm{H} / \\
81 \mathrm{H})
\end{gathered}
\] & Cleared
\[
\begin{gathered}
(00 \mathrm{H} / 01 \mathrm{H} / \\
81 \mathrm{H})
\end{gathered}
\] & Cleared
\[
\begin{gathered}
(00 \mathrm{H} / 01 \mathrm{H} / \\
81 \mathrm{H})
\end{gathered}
\] & Cleared
\[
\begin{gathered}
(00 \mathrm{H} / 01 \mathrm{H} / \\
81 \mathrm{H})
\end{gathered}
\] & Held & \[
\begin{gathered}
\text { Cleared } \\
(00 \mathrm{H} / 01 \mathrm{H} / \\
81 \mathrm{H})
\end{gathered}
\] \\
\hline
\end{tabular}
3. The generation of reset signal other than an LVD reset sets as follows.
- When option byte LVIMDS1, LVIMDS0 \(=1,0: 00 \mathrm{H}\)
- When option byte LVIMDS1, LVIMDS0 \(=1,1: 81 \mathrm{H}\)
- When option byte LVIMDS1, LVIMDSO \(=0,1: 01 \mathrm{H}\)

Remark The special function register (SFR) mounted depend on the product. See 3.1.4 Special function registers (SFRs) and 3.1.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

\subsection*{23.1 Register for Confirming Reset Source}

Many internal reset generation sources exist in the RL78/D1A. The reset control flag register (RESF) is used to store which source has generated the reset request.

The RESF register can be read by an 8-bit memory manipulation instruction.
\(\overline{\text { RESET }}\) input, reset by power-on-reset (POR) circuit, and reading the RESF register clear TRAP, WDTRF, RPERF, IAWRF, and LVIRF flags.

Figure 23-5. Format of Reset Control Flag Register (RESF)

\begin{tabular}{|c|l|}
\hline TRAP & \multicolumn{1}{|c|}{ Internal reset request by execution of illegal instruction \({ }^{\text {Note } 2}\)} \\
\hline 0 & Internal reset request is not generated, or the RESF register is cleared. \\
\hline 1 & Internal reset request is generated. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline WDTRF & \multicolumn{1}{|c|}{ Internal reset request by watchdog timer (WDT) } \\
\hline 0 & Internal reset request is not generated, or the RESF register is cleared. \\
\hline 1 & Internal reset request is generated. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline RPERF & \multicolumn{1}{|c|}{ Internal reset request by RAM parity } \\
\hline 0 & Internal reset request is not generated, or the RESF register is cleared. \\
\hline 1 & Internal reset request is generated. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline IAWRF & \multicolumn{1}{|c|}{ Internal reset request by illegal-memory access } \\
\hline 0 & Internal reset request is not generated, or the RESF register is cleared. \\
\hline 1 & Internal reset request is generated. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline LVIRF & \multicolumn{1}{|c|}{ Internal reset request by voltage detector (LVD) } \\
\hline 0 & Internal reset request is not generated, or the RESF register is cleared. \\
\hline 1 & Internal reset request is generated. \\
\hline
\end{tabular}

Notes 1. The value after reset varies depending on the reset source.
2. The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.
Cautions 1. Do not read data by a 1-bit memory manipulation instruction.
2. An instruction code fetched from RAM is not subject to parity error detection while it is being executed. However, the data read by the instruction is subject to parity error detection.
3. Because the RL78's CPU executes lookahead due to the pipeline operation, the CPU might read an uninitialized RAM area that is allocated beyond the RAM used, which causes a RAM parity error. Therefore, when enabling RAM parity error resets (RPERDIS = 1), be sure to initialize the used RAM area + 10 bytes.

The status of the RESF register when a reset request is generated is shown in Table 23-3.

Table 23-3. RESF and RESFCLM Register Status When Reset Request Is Generated
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline  & RESET Input & Reset by POR & Reset by Execution of Illegal Instruction & Reset by WDT & Reset by RAM parity error & Reset by illegalmemory access & Reset by LVD & Reset by clock monitor \\
\hline TRAP bit & \multirow[t]{6}{*}{Cleared (0)} & \multirow[t]{6}{*}{Cleared (0)} & Set (1) & Held & Held & Held & Held & Held \\
\hline WDTRF bit & & & Held & Set (1) & Held & Held & Held & Held \\
\hline RPERF bit & & & Held & Held & Set (1) & Held & Held & Held \\
\hline IAWRF bit & & & Held & Held & Held & Set (1) & Held & Held \\
\hline LVIRF bit & & & Held & Held & Held & Held & Set (1) & Held \\
\hline CLKRF bit & & & Held & Held & Held & Held & Held & Set (1) \\
\hline
\end{tabular}

\subsection*{23.2 CLM Reset Control Flag Register}

The CLM Reset Control Flag Register (RESFCLM) checks whether an internal reset generates. The CLKRF bit is cleared when the RESFCLM is cleared. The register can be accessed in 8-bit unit. The CLKRF bit is cleared by RESET input, power-on-reset (POR) circuit, and reading the register.

Figure 23-6. Format of CLM Reset Control Flag Register (RESFCLM)

Address: F00FAH After reset: \(00 \mathrm{H}^{\text {Note } 1} \mathrm{R}\)
\begin{tabular}{cc|c|c|c|c|c|c|c|}
\multirow{2}{*}{\begin{tabular}{c} 
Symbol \\
RESFCLM
\end{tabular}\(\quad 7\)} & 0 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } & 0 & 0 & 0 & 0 & 0 & 0 & 0 & CLKRF \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline CLKRF & \multicolumn{1}{|c|}{ Internal reset request by clock monitor } \\
\hline 0 & Internal reset request is not generated, or the RESFCLM is cleared. \\
\hline 1 & Internal reset request is generated. \\
\hline
\end{tabular}

Note 1. The value after reset varies depending on the reset source.

\subsection*{23.3 POR Reset Flag Register}

The POC reset register (POCRES) checks the generation of POR reset, For POCRES, only writing " 1 " is valid and writing " 0 " is invalid, Only a reset by the Power-on-Reset (POR) circuit can clear this register to 00 H . If use the flag, it is necessary to preset POCRES0 to "1".

Figure 23-7. Format of POR reset confirm register (POCRES)


\section*{CHAPTER 24 POWER-ON-RESET CIRCUIT}

\subsection*{24.1 Functions of Power-on-reset Circuit}

The power-on-reset circuit (POR) has the following functions.
- Generates internal reset signal at power on.

The reset signal is released when the supply voltage (VDD) exceeds \(1.51 \mathrm{~V} \pm 0.06 \mathrm{~V}\).
- Compares supply voltage ( VDD ) and detection voltage ( \(\mathrm{V}_{\mathrm{PDR}}=1.50 \mathrm{~V} \pm 0.06 \mathrm{~V}\) ), generates internal reset signal when VDD < VPDR.

Caution If an internal reset signal is generated in the POR circuit, TRAP, WDTRF, RPERF, IAWRF, and LVIRF flags of the reset control flag register (RESF) is cleared.

Remark This product incorporates multiple hardware functions that generate an internal reset signal. A flag that indicates the reset source is located in the reset control flag register (RESF) for when an internal reset signal is generated by the watchdog timer (WDT), voltage-detector (LVD), illegal instruction execution, RAM parity error, or illegal-memory access. The RESF register is not cleared to 00 H and the flag is set to 1 when an internal reset signal is generated by the watchdog timer (WDT), voltage-detector (LVD), illegal instruction execution, RAM parity error, or illegal-memory access.
For details of the RESF register, see CHAPTER 23 RESET FUNCTION.

\subsection*{24.2 Configuration of Power-on-reset Circuit}

The block diagram of the power-on-reset circuit is shown in Figure 24-1.

Figure 24-1. Block Diagram of Power-on-reset Circuit


\subsection*{24.3 Operation of Power-on-reset Circuit}
- An internal reset signal is generated on power application. When the supply voltage (Vdd) exceeds the detection voltage ( V PDR \(=1.51 \mathrm{~V} \pm 0.06 \mathrm{~V}\) ), the reset status is released.
- The supply voltage ( V DD) and detection voltage ( \(\mathrm{V}_{\mathrm{PDR}}=1.50 \mathrm{~V} \pm 0.06 \mathrm{~V}\) ) are compared. When Vdd < VPDR, the internal reset signal is generated.

The timing of generation of the internal reset signal by the power-on-reset circuit and voltage detector is shown below.

Figure 24-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (1/2)
(a) When LVD is interrupt \& reset mode (VLvDL \(=2.75 \mathrm{~V}, \mathrm{~V}_{\text {LvDH }}=2.92 \mathrm{~V}\) (option byte \(\left.000 \mathrm{C} 1 / 020 \mathrm{C} 1 \mathrm{H}=7 \mathrm{AH}\right)\)


Notes 1. The operation guaranteed range is \(2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}\). To make the state at lower than 2.7 V reset state when the supply voltage falls, use the reset function of the voltage detector, or input the low level to the RESET pin.
2. The high-speed on-chip oscillator clock and a high-speed system clock or subsystem clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.
3. The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed onchip oscillator clock.
4. After the first interrupt request signal (INTLVI) is generated, the LVIL and LVIMD bits of the voltage detection level register (LVIS) are automatically set to 1 . If the operating voltage returns to 2.7 V or higher without falling below the voltage detection level (VLvDL), after INTLVI is generated, perform the required backup processing, and then use software to specify the following settings in order (see Figure 25-8. Initial Setting of Interrupt and Reset Mode).
5. Reset processing time: 497 to \(720 \mu \mathrm{~s}\)

Remark VLvdh, VLvdl: LVD detection voltage
VPor: POR power supply rise detection voltage
VPDR: POR power supply fall detection voltage

Figure 24-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (2/2)
(b) When LVD is OFF (option byte \(000 \mathrm{C} 1 \mathrm{H} / 020 \mathrm{C} 1 \mathrm{H}: \mathrm{VPOC} 2=1 \mathrm{~B}\) )


Notes 1. The operation guaranteed range is \(2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}\). To make the state at lower than 2.7 V reset state when the supply voltage falls, use the reset function of the voltage detector, or input the low level to the RESET pin.
2. The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed onchip oscillator clock.
3. The high-speed on-chip oscillator clock and a high-speed system clock or subsystem clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.
4. For details about the reset processing time, see Figure 5-18.

Remark VPor: POR power supply rise detection voltage
VPDR: POR power supply fall detection voltage

\subsection*{24.4 Cautions for Power-on-reset Circuit}

In a system where the supply voltage (VDD) fluctuates for a certain period in the vicinity of the POR detection voltage (VPOR, VPDR), the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.

\section*{<Action>}

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports.

Figure 24-3. Example of Software Processing After Reset Release (1/2)
- If supply voltage fluctuation is 50 ms or less in vicinity of POR detection voltage


Notes 1. If reset is generated again during this period, initialization processing <2> is not started.
2. A flowchart is shown on the next page.

Remark \(\mathrm{n}=0\) to 7

Figure 24-3. Example of Software Processing After Reset Release (2/2)
- Checking reset source


Note The illegal instruction is generated when instruction code FFH is executed.
Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

\section*{CHAPTER 25 VOLTAGE DETECTOR}

\subsection*{25.1 Functions of Voltage Detector}

The voltage detector (LVD) has the following functions.
- The LVD circuit compares the supply voltage (VDD) with the detection voltage (VLVDH, VLvDL), and generates an internal reset or internal interrupt signal.
- The detection level for the power supply detection voltage (VLvDh, V LvdL) can be selected by using the option byte as one of 6 levels (For details, see CHAPTER 28 OPTION BYTE).
- Operable in STOP mode.
- The following three operation modes can be selected by using the option byte.
(a) Interrupt \& reset mode (option byte LVIMDS1, LVIMDSO \(=1,0\) )

For the two detection voltages selected by the option byte \(000 \mathrm{C} 1 \mathrm{H} / 020 \mathrm{C} 1 \mathrm{H}\), the high-voltage detection level ( \(\mathrm{V} L V D H\) ) is used for generating interrupts and ending resets, and the low-voltage detection level (VLvdL) is used for triggering resets.
(b) Reset mode (option byte LVIMDS1, LVIMDSO = 1, 1)

The detection voltage (VLvD) selected by the option byte \(000 \mathrm{C} 1 \mathrm{H} / 020 \mathrm{C} 1 \mathrm{H}\) is used for triggering and ending resets.
(c) Interrupt mode (option byte LVIMDS1, LVIMDSO \(=0,1\) )

The detection voltage (VLvD) selected by the option byte \(000 \mathrm{C} 1 \mathrm{H} / 020 \mathrm{C} 1 \mathrm{H}\) is used for generating interrupts.

Two detection voltages (VLvdh, \(V_{\text {LvdL }}\) ) can be specified in the interrupt \& reset mode, and one (VLvD) can be specified in the reset mode and interrupt mode.

The reset and interrupt signals are generated as follows according to the option byte (LVIMDS0, LVIMDS1) selection.
\begin{tabular}{|c|c|c|}
\hline Interrupt \& reset mode (LVIMDS1, LVIMDS0 = 1, 0) & \begin{tabular}{l}
Reset mode \\
(LVIMDS1, LVIMDS0 = 1, 1)
\end{tabular} & \begin{tabular}{l}
Interrupt mode \\
(LVIMDS1, LVIMDS0 = 0, 1)
\end{tabular} \\
\hline \begin{tabular}{l}
Generates an internal interrupt signal when \(\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\mathrm{LVDH}}\), and an internal reset when VDD < VLvDL. \\
Releases the reset signal when \(V_{D D} \geq\) Vlvdh.
\end{tabular} & Generates an internal reset signal when \(V_{D D}<V_{L V D}\) and releases the reset signal when VDd \(\geq\) VLvD. & \begin{tabular}{l}
The state of an internal reset by LVD is retained until \(V_{D D} \geq V_{\text {LVD }}\) immediately after reset generation. The internal reset is released when \(V_{D D} \geq V_{\text {LvD }}\) is detected. \\
After that, an interrupt request signal (INTLVI) is generated when \(V_{D D}<V_{\text {Lvd }}\) or \(V_{D D} \geq V_{\text {LVD }}\) is detected.
\end{tabular} \\
\hline
\end{tabular}

While the voltage detector is operating, whether the supply voltage is more than or less than the detection level can be checked by reading the voltage detection flag (LVIF: bit 0 of the voltage detection register (LVIM)).

Bit 0 (LVIRF) of the reset control flag register (RESF) is set to 1 if reset occurs. For details of the RESF register, see CHAPTER 23 RESET FUNCTION.

\subsection*{25.2 Configuration of Voltage Detector}

The block diagram of the voltage detector is shown in Figure 25-1.

Figure 25-1. Block Diagram of Voltage Detector


\subsection*{25.3 Registers Controlling Voltage Detector}

The voltage detector is controlled by the following registers.
- Voltage detection register (LVIM)
- Voltage detection level register (LVIS)

\section*{(1) Voltage detection register (LVIM)}

This register is used to specify whether to enable or disable rewriting the voltage detection level register (LVIS), as well as to check the LVD output mask status.
This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Figure 25-2. Format of Voltage Detection Register (LVIM)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Address: & A9H & \multicolumn{2}{|l|}{After reset: \(00 \mathrm{H}^{\text {Note } 1}\)} & R/W \({ }^{\text {Note } 2}\) & & & & \\
\hline Symbol & <7> & 6 & 5 & 4 & 3 & 2 & <1> & <0> \\
\hline LVIM & LVISEN & 0 & 0 & 0 & 0 & 0 & LVIOMSK & LVIF \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline LVISEN & \begin{tabular}{l} 
Specification of whether to enable or disable rewriting the voltage detection level \\
register (LVIS)
\end{tabular} \\
\hline 0 & Disabling rewriting \\
\hline 1 & Enabling rewriting Note 3 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline LVIOMSK & \\
\hline 0 & Mask is invalid \\
\hline 1 & Mask is valid Note 4 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline LVIF & \multicolumn{1}{|c|}{ Voltage detection flag } \\
\hline 0 & Supply voltage \((\mathrm{VDD}) \geq\) detection voltage \((\mathrm{V}\) LVD \()\), or when LVD operation is disabled \\
\hline 1 & Supply voltage \(\left(\mathrm{V}_{\mathrm{DD}}\right)<\) detection voltage \(\left(\mathrm{V}_{\mathrm{LVD}}\right)\) \\
\hline
\end{tabular}

Notes 1. The reset value changes depending on the reset source.
If the LVIS register is reset by LVD, it is not reset but holds the current value. Only the bit 7 of this register is cleared by " 0 ", if a reset other than by LVD is effective.
2. Bits 0 and 1 are read-only.
3. This can only be set when LVIMDS1 and LVIMDS0 are set to 1 and 0 (interrupt and reset mode) by the option byte.
4. LVIOMSK bit is automatically set to " 1 " in the following periods and reset or interruption by LVD is masked.
- Period during LVISEN = 1
- Waiting period from the time when LVD interrupt is generated until LVD detection voltage becomes stable
- Waiting period from the time when the value of LVILV bit changes until LVD detection voltage becomes stable.

\section*{(2) Voltage detection level register (LVIS)}

This register selects the voltage detection level.
This register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation input sets this register to \(00 \mathrm{H} / 01 \mathrm{H} / 81 \mathrm{H}\) Note1.

Figure 25-3. Format of Voltage Detection Level Select Register (LVIS)


Notes 1. The reset value changes depending on the reset source and the setting of the option byte.
This register is not cleared \((00 \mathrm{H})\) by LVD reset.
The generation of reset signal other than an LVD reset sets as follows.
- When option byte LVIMDS1, LVIMDS0 \(=1,0: 00 \mathrm{H}\)
- When option byte LVIMDS1, LVIMDS0 \(=1,1: 81 \mathrm{H}\)
- When option byte LVIMDS1, LVIMDS0 \(=0,1: 01 \mathrm{H}\)
2. Writing " 0 " can only be allowed when LVIMDS1 and LVIMDSO are set to 1 and 0 (interrupt and reset mode) by the option byte. In other cases, writing is not allowed and the value is switched automatically when reset or interrupt is generated.

Cautions 1. Only rewrite the value of the LVIS register after setting the LVISEN bit (bit 7 of the LVIM register) to 1.
2. Specify the LVD operation mode and detection voltage (VLvDh, VLvdL) by using the option byte \((000 \mathrm{C} 1 \mathrm{H})\). Table \(25-1\) shows the option byte \((000 \mathrm{C} 1 \mathrm{H})\) settings. For details about the option byte, see CHAPTER 28 OPTION BYTE.

Table 25-1. LVD Operation Mode and Detection Voltage Settings for User Option Byte (000C1H/020C1H)
- LVD setting (interrupt \& reset mode)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Detection voltage} & \multicolumn{7}{|c|}{Option byte setting value} \\
\hline & & Vlvdl & Mode & etting & & & & & \\
\hline Rise & Fall & Fall & LVIMDS1 & LVIMDS0 & VPOC2 & VPOC1 & VPOC0 & LVIS1 & LVISO \\
\hline 2.92 V & 2.86 V & 2.75 V & 1 & 0 & 0 & 1 & 1 & 1 & 0 \\
\hline 3.02 V & 2.96 V & & & & & & & 0 & 1 \\
\hline 4.06 V & 3.98 V & & & & & & & 0 & 0 \\
\hline \multicolumn{3}{|r|}{Other than the above} & \multicolumn{7}{|l|}{Setting prohibited} \\
\hline
\end{tabular}
- LVD setting (reset mode)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Dete & voltage & \multicolumn{7}{|c|}{Option byte setting value} \\
\hline \multicolumn{2}{|c|}{Vıvo} & \multicolumn{2}{|c|}{Mode setting} & \multirow[b]{2}{*}{VPOC2} & \multirow[b]{2}{*}{VPOC1} & \multirow[b]{2}{*}{VPOC0} & \multirow[b]{2}{*}{LVIS1} & \multirow[b]{2}{*}{LVISO} \\
\hline Rise & Fall & LVIMDS1 & LVIMDS0 & & & & & \\
\hline 2.81 V & 2.75 V & 1 & 1 & 0 & 1 & 1 & 1 & 1 \\
\hline 2.92 V & 2.86 V & & & & 1 & 1 & 1 & 0 \\
\hline 3.02 V & 2.96 V & & & & 1 & 1 & 0 & 1 \\
\hline 3.13 V & 3.06 V & & & & 0 & 1 & 0 & 0 \\
\hline 3.75 V & 3.67 V & & & & 1 & 0 & 0 & 0 \\
\hline 4.06 V & 3.98 V & & & & 1 & 1 & 0 & 0 \\
\hline \multicolumn{2}{|l|}{Other than the above} & \multicolumn{7}{|l|}{Setting prohibited} \\
\hline
\end{tabular}

Remark \(\times\) : Don't care.
- LVD setting (interrupt mode)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Det & voltage & \multicolumn{7}{|c|}{Option byte setting value} \\
\hline \multicolumn{2}{|c|}{V LvD} & \multicolumn{2}{|c|}{Mode setting} & \multirow[b]{2}{*}{VPOC2} & \multirow[b]{2}{*}{VPOC1} & \multirow[b]{2}{*}{VPOC0} & \multirow[b]{2}{*}{LVIS1} & \multirow[b]{2}{*}{LVIS0} \\
\hline Rise & Fall & LVIMDS1 & LVIMDS0 & & & & & \\
\hline 2.81 V & 2.75 V & 0 & 1 & 0 & 1 & 1 & 1 & 1 \\
\hline 2.92 V & 2.86 V & & & & 1 & 1 & 1 & 0 \\
\hline 3.02 V & 2.96 V & & & & 1 & 1 & 0 & 1 \\
\hline 3.13 V & 3.06 V & & & & 0 & 1 & 0 & 0 \\
\hline 3.75 V & 3.67 V & & & & 1 & 0 & 0 & 0 \\
\hline 4.06 V & 3.98 V & & & & 1 & 1 & 0 & 0 \\
\hline \multicolumn{2}{|l|}{Other than the above} & \multicolumn{7}{|l|}{Setting prohibited} \\
\hline
\end{tabular}

Remark \(\times\) : Don't care.

Caution External RESET must be used during power supply rising up to 2.7 V .
- LVD setting (LVD off)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Dete & age & \multicolumn{7}{|c|}{Option byte setting value} \\
\hline \multicolumn{2}{|c|}{VLvD} & \multicolumn{2}{|c|}{Mode setting} & \multirow[b]{2}{*}{VPOC2} & \multirow[b]{2}{*}{VPOC1} & \multirow[b]{2}{*}{VPOC0} & \multirow[b]{2}{*}{LVIS1} & \multirow[b]{2}{*}{LVIS0} \\
\hline Rise & Fall & LVIMDS1 & LVIMDS0 & & & & & \\
\hline - & - & 0/1 & 1 & 1 & \(\times\) & \(\times\) & \(\times\) & \(\times\) \\
\hline \multicolumn{2}{|l|}{Other than the above} & \multicolumn{7}{|l|}{Setting prohibited} \\
\hline
\end{tabular}

Remark \(\times\) : Don't care.

Caution External RESET must be used during power supply rising up to 2.7 V .

\subsection*{25.4 Operation of Voltage Detector}

\subsection*{25.4.1 When used as reset mode}
- When starting operation

Start in the following initial setting state
Specify the operation mode (the reset mode (LVIMDS1, LVIMDSO = 1, 1)) and the detection voltage (VLVD) by using the option byte \(000 \mathrm{C} 1 \mathrm{H} / 020 \mathrm{C} 1 \mathrm{H}\).
- Set bit 7 (LVISEN) of the voltage detection register (LVIM) to 0 (disable rewriting of voltage detection level register (LVIS)).
- When the option byte LVIMDS1 and LVIMDS0 are set to 1 , the initial value of the LVIS register is set to 81 H . Bit 7 (LVIMD) is 1 (reset mode).
Bit 0 (LVILV) is 1 (low-voltage detection level: VLvD).

Figure 25-4 shows the timing of the internal reset signal generated by the voltage detector.

Figure 25-4. Timing of Voltage Detector Internal Reset Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 1)


Remark Vpor: POR power supply rise detection voltage
VPDR: POR power supply fall detection voltage

\subsection*{25.4.2 When used as interrupt mode}
- When starting operation

Specify the operation mode (the interrupt mode (LVIMDS1, LVIMDSO = 0, 1)) and the detection voltage (VLvD) by using the option byte \(000 \mathrm{C} 1 \mathrm{H} / 020 \mathrm{C} 1 \mathrm{H}\).
Start in the following initial setting state.
- Set bit 7 (LVISEN) of the voltage detection register (LVIM) to 0 (disable rewriting of voltage detection level register (LVIS)).
- When the option byte LVIMDS1 is clear to 0 and LVIMDS0 is set to 1 , the initial value of the LVIS register is set to 01H.
Bit 7 (LVIMD) is 0 (interrupt mode).
Bit 0 (LVILV) is 1 (low-voltage detection level: VLvD).

Figure 25-5 shows the timing of the internal interrupt signal generated by the voltage detector.

\section*{Caution External RESET must be used during power supply rising up to 2.7 V .}

Figure 25-5. Timing of Voltage Detector Internal Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 0, 1)


Note The LVIMK flag is set to " 1 " by reset signal generation.

Remark VPOR: POR power supply rise detection voltage
VPDR: POR power supply fall detection voltage

\subsection*{25.4.3 When used as interrupt and reset mode}
- When starting operation

Specify the operation mode (the interrupt and reset (LVIMDS1, LVIMDSO = 1, 0)) and the detection voltage (VLvdh, VLvdL) by using the option byte 000C1H/020C1H.

Start in the following initial setting state.
- Set bit 7 (LVISEN) of the voltage detection register (LVIM) to 0 (disable rewriting of voltage detection level register (LVIS)).
- When the option byte LVIMDS1 is set to 1 and LVIMDS0 is cleared to 0 , the initial value of the LVIS register is set to 00H.
Bit 7 (LVIMD) is 0 (interrupt mode).
Bit 0 (LVILV) is 0 (high-voltage detection level: VLvDH).

Figure 25-6 shows the timing of the internal reset signal and interrupt signal generated by the voltage detector.
Perform the processing according to Figure 25-7 Processing Procedure after an Interrupt is Generated and Figure 25-8 Initial Setting of Interrupt and Reset Mode.

Figure 25-6. Timing of Voltage Detector Reset Signal and Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 0) (1/2)

(Notes and Remark are listed on the next page.)

Notes 1. The LVIMK flag is set to " 1 " by reset signal generation.
2. After an interrupt is generated, perform the processing according to Figure 25-7 Processing Procedure after an Interrupt is Generated in interrupt and reset mode.
3. After a reset is released, perform the processing according to Figure 25-8 Initial Setting of Interrupt and Reset Mode in interrupt and reset mode.

Remark VPOR: POR power supply rise detection voltage VPDR: POR power supply fall detection voltage

Figure 25-6. Timing of Voltage Detector Reset Signal and Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 0) (2/2)

(Notes and Remark are listed on the next page.)

Notes 1. The LVIMK flag is set to " 1 " by reset signal generation.
2. After an interrupt is generated, perform the processing according to Figure 25-7 Processing Procedure after an Interrupt is Generated in interrupt and reset mode.
3. After a reset is released, perform the processing according to Figure 25-8 Initial Setting of Interrupt and Reset Mode in interrupt and reset mode.

Remark VPOR: POR power supply rise detection voltage
VPDR: POR power supply fall detection voltage

Figure 25-7. Processing Procedure after an Interrupt is Generated


When setting an interrupt and reset mode (LVIMDS1, LVIMDSO = 1, 0), voltage detection stabilization wait time for \(400 \mu s\) or 5 clocks of fil is necessary after LVD reset is released (LVIRF = 1). After waiting until voltage detection stabilizes, clear the LVIMD bit to 0 for initialization. While voltage detection stabilization wait time is being counted and when the LVIMD bit is rewritten, set LVISEN to 1 to mask a reset or interrupt generation by LVD.
Figure 24-8 shows the procedure for initial setting of interrupt and reset mode.

Figure 25-8. Initial Setting of Interrupt and Reset Mode


Remark fiL: Low-speed on-chip oscillator clock frequency

\subsection*{25.5 Cautions for Voltage Detector}

\section*{(1) Checking reset source}

When a reset occurs, check the reset source by using the following method.

Figure 25-9. Checking reset source


Note When instruction code FFH is executed.
Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.
(2) Delay from the time LVD reset source is generated until the time LVD reset has been generated or released There is some delay from the time supply voltage (VDD) < LVD detection voltage (VLvD) until the time LVD reset has been generated.
In the same way, there is also some delay from the time LVD detection voltage ( \(\mathrm{V}_{\mathrm{LvD}}\) ) \(\leq\) supply voltage ( V DD) until the time LVD reset has been released (see Figure 25-10).

Figure 25-10. Delay from the Time LVD Reset Source is Generated until the Time LVD Reset Has been Generated or Released

<1>: Detection delay (300 \(\mu \mathrm{s}\) (MAX.) )

\section*{CHAPTER 26 SAFETY FUNCTIONS}

\subsection*{26.1 Overview of Safety Functions}

The RL78/D1A is provided with the following safety functions to meet the IEC 60730 and IEC 61508 safety standards. The functions are intended to detect failures through microcomputer's self-diagnosis and to stop the system safely.
(1) Flash memory CRC operation function (high-speed CRC and general-purpose CRC)

This detects errors associated to data in the flash memory by performing CRC operations.
Either of the CRC operations below can be used according to the application and conditions of use.
- High-speed CRC: Can be used for high-speed check of the entire code flash memory area while the CPU is stopped in the initialization routine.
- General-purpose CRC: Can be used for not only check of code flash memory area but versatile check while the CPU is running.
(2) RAM parity error detection function

This detects parity errors when the RAM is read as data.
(3) RAM guard function

This prevents RAM data from being rewritten when the CPU freezes.
(4) SFR guard function

This prevents SFRs from being rewritten when the CPU freezes.
(5) Invalid memory access detection function

This detects access to invalid memory areas (non-existent areas or access-restricted areas).
(6) Frequency detection function

This uses TAU to detect the oscillation frequency.

\section*{(7) A/D test function}

This is used to perform a self-check of A/D conversion by performing A/D conversion on the internal reference voltage.

\section*{(8) Clock monitor function}

This detects the stop of oscillation of main system clock ( \(f_{\text {MAIN }}\) ) and PLL clock ( \(f_{p L L}\) ).For more details, see 5.4 Clock monitor (CLM).

\subsection*{26.2 Registers Used by Safety Functions}

Each safety function uses the following registers.
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Register Name } & \multicolumn{1}{c|}{ Safety Functions } \\
\hline - Flash memory CRC control register (CRCOCTL) & Flash memory CRC operation function (high-speed CRC) \\
- Flash memory CRC operation result register (PGCRCL)
\end{tabular}\(\quad\) CRC operation function (general-purpose CRC)

For details of the registers, refer to 26.3 Operations of Safety Functions.

\subsection*{26.3 Operations of Safety Functions}

\subsection*{26.3.1 Flash Memory CRC Operation Function (High-Speed CRC)}

The IEC 60730 standard requires verification of data in flash memory and recommends CRC as the means for verification. With the high-speed CRC operation function, the entire code flash memory area can be checked in the initialization routine. This function is available only in HALT mode of the main system clock through the program on RAM.

With the high-speed CRC operation function, the CPU is stopped and a 32-bit data unit is read from the flash memory in a clock cycle to perform operation on the data. Therefore, check can be completed in a short time (for example, 64Kbyte flash memory checked in \(512 \mu \mathrm{~s}\) at 32 MHz frequency).

The CRC generator polynomial is \(X^{16}+X^{12}+X^{5}+1\) of CRC-16-CCITT.
Operation is done with the MSB first, i.e., from bit 31 to bit 0 .

Caution Since the monitor program is allocated for on-chip debugging, a different operation result is obtained.

Remark Since the general-purpose CRC uses the LSB-fist method, a different operation result is obtained.

\subsection*{26.3.1.1 Flash memory CRC control register (CRCOCTL)}

This register is used to control the operation of the high-speed CRC ALU, as well as to specify the operation range.
The CRCOCTL register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 26-1. Format of Flash Memory CRC Control Register (CRCOCTL)

Address: F02FOH After reset: 00 H R/W
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & <7> & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline CRCOCTL & CRCOEN & 0 & FEA5 & FEA4 & FEA3 & FEA2 & FEA1 & FEAO \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline CRCOEN & \multicolumn{1}{c|}{ Control of high-speed CRC ALU operation } \\
\hline 0 & Stop the operation. \\
\hline 1 & Start the operation according to HALT instruction execution. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline FEA5 & FEA4 & FEA3 & FEA2 & FEA1 & FEAO & High- speed CRC operation range \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 to 3FFBH (16 K - 4 bytes) \\
\hline 0 & 0 & 0 & 0 & 0 & 1 & 0 to 7FFBH ( \(32 \mathrm{~K}-4\) bytes) \\
\hline 0 & 0 & 0 & 0 & 1 & 0 & 0 to BFFBH (48 K - 4 bytes) \\
\hline 0 & 0 & 0 & 0 & 1 & 1 & 0 to FFFBH ( \(64 \mathrm{~K}-4\) bytes) \\
\hline 0 & 0 & 0 & 1 & 0 & 0 & 0 to 13FFBH (80 K to 4 bytes) \\
\hline 0 & 0 & 0 & 1 & 0 & 1 & 0 to 17FFBH (96 K to 4 bytes) \\
\hline 0 & 0 & 0 & 1 & 1 & 0 & 0 to 1BFFBH (112 K to 4 bytes) \\
\hline 0 & 0 & 0 & 1 & 1 & 1 & 0 to 1FFFBH (128 K to 4 bytes) \\
\hline 0 & 0 & 1 & 0 & 0 & 0 & 0 to 23FFBH (144 K to 4 bytes) \\
\hline 0 & 0 & 1 & 0 & 0 & 1 & 0 to 27FFBH (160 K to 4 bytes) \\
\hline 0 & 0 & 1 & 0 & 1 & 0 & 0 to 2BFFBH (176 K to 4 bytes) \\
\hline 0 & 0 & 1 & 0 & 1 & 1 & 0 to 2FFFBH (192 K to 4 bytes) \\
\hline 0 & 0 & 1 & 1 & 0 & 0 & 0 to 33FFBH (208 K to 4 bytes) \\
\hline 0 & 0 & 1 & 1 & 0 & 1 & 0 to 37FFBH (224 K to 4 bytes) \\
\hline 0 & 0 & 1 & 1 & 1 & 0 & 0 to 3BFFBH (240 K to 4 bytes) \\
\hline 0 & 0 & 1 & 1 & 1 & 1 & 0 to 3FFFBH (256 K to 4 bytes) \\
\hline 0 & 1 & 0 & 0 & 0 & 0 & 0 to 43FFBH (272 K to 4 bytes) \\
\hline 0 & 1 & 0 & 0 & 0 & 1 & 0 to 47FFBH (288 K to 4 bytes) \\
\hline 0 & 1 & 0 & 0 & 1 & 0 & 0 to 4BFFBH (304 K to 4 bytes) \\
\hline 0 & 1 & 0 & 0 & 1 & 1 & 0 to 4FFFBH ( 320 K to 4 bytes) \\
\hline 0 & 1 & 0 & 1 & 0 & 0 & 0 to 53FFBH (336 K to 4 bytes) \\
\hline 0 & 1 & 0 & 1 & 0 & 1 & 0 to 57FFBH ( 352 K to 4 bytes) \\
\hline 0 & 1 & 0 & 1 & 1 & 0 & 0 to 5BFFBH (368 K to 4 bytes) \\
\hline 0 & 1 & 0 & 1 & 1 & 1 & 0 to 5FFFBH ( 384 K to 4 bytes) \\
\hline 0 & 1 & 1 & 0 & 0 & 0 & 0 to 63FFBH ( 400 K to 4 bytes) \\
\hline 0 & 1 & 1 & 0 & 0 & 1 & 0 to 67FFBH ( 416 K to 4 bytes) \\
\hline 0 & 1 & 1 & 0 & 1 & 0 & 0 to 6BFFBH (432 K to 4 bytes) \\
\hline 0 & 1 & 1 & 0 & 1 & 1 & 0 to 6FFFBH (448 K to 4 bytes) \\
\hline 0 & 1 & 1 & 1 & 0 & 0 & 0 to 73FFBH (464 K to 4 bytes) \\
\hline 0 & 1 & 1 & 1 & 0 & 1 & 0 to 77FFBH ( 480 K to 4 bytes) \\
\hline 0 & 1 & 1 & 1 & 1 & 0 & 0 to 7BFFBH (496 K to 4 bytes) \\
\hline 0 & 1 & 1 & 1 & 1 & 1 & 0 to 7FFFBH (512 K to 4 bytes) \\
\hline \multicolumn{6}{|c|}{Other than the above} & Setting prohibited \\
\hline
\end{tabular}

Remark In the last 4 bytes of the flash memory, store in advance the expected value of the CRC operation result for comparison. The above table thus shows the operation range that is smaller by 4 bytes.

\subsection*{26.3.1.2 Flash memory CRC operation result register (PGCRCL)}

This register is used to store the high-speed CRC operation results. The PGCRCL register can be set by a 16-bit memory manipulation instruction. Reset signal generation clears this register to 0000 H .

Figure 26-2. Format of Flash Memory CRC Operation Result Register (PGCRCL)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{Address: F02F2H After reset: 0000 H} & \multicolumn{6}{|l|}{R/W} \\
\hline Symbol & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\hline PGCRCL & PGCRC15 & PGCRC14 & PGCRC13 & PGCRC12 & PGCRC11 & PGCRC10 & PGCRC9 & PGCRC8 \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[t]{3}{*}{PGCRCL} & PGCRC7 & PGCRC6 & PGCRC5 & PGCRC4 & PGCRC3 & PGCRC2 & PGCRC1 & PGCRC0 \\
\hline & \multicolumn{2}{|l|}{PGCRC15 to 0} & \multicolumn{6}{|c|}{High-speed CRC operation results} \\
\hline & \multicolumn{2}{|l|}{0000H to FFFFFH} & \multicolumn{6}{|l|}{Store the high-speed CRC operation results.} \\
\hline
\end{tabular}

Caution The PGCRCL register can only be written to if CRCOEN (bit 7 of the CRCOCTL register) \(=1\).

Figure 26-3 shows a flowchart of the flash memory CRC operation function (high-speed CRC).

Figure 26-3. Flowchart of Flash Memory CRC Operation Function (High-Speed CRC)


Cautions 1. Only code flash memory is subject to CRC operation.
2. Store the CRC operation expected value in the area following the operation range of the code flash memory.
3. Boot swapping is not performed during CRC operation.
4. Executing the HALT instruction in the RAM area enables CRC operation; be sure to execute the HALT instruction in the RAM area.

The CRC expected value can be calculated using the development environment CubeSuite+ or the equivalents (refer to the CubeSuite+ user's manual.

\subsection*{26.3.2 CRC Operation Function (General-Purpose CRC)}

The IEC 61508 standard requires safety to be guaranteed during operation and thus the means for data verification during CPU operation is necessary.

With the general-purpose CRC operation function, the CRC operation is possible as a peripheral function during CPU operation. The general-purpose CRC operation function can be used for not only check of code flash memory area but versatile check. Data to be checked is specified with the user program. In HALT mode, the CRC operation function is available only during DMA transfer.

The CRC operation function is available both in main and subsystem clock operation modes.
The CRC generator polynomial is \(X^{16}+X^{12}+X^{5}+1\) of CRC-16-CCITT. Operation is done after the input data is reversed in bit sequence to accommodate to the LSB-first communication. For example, when data 12345678 H is to be transmitted with the LSB first, writing \(78 \mathrm{H}, 56 \mathrm{H}, 34 \mathrm{H}\), and 12 H in CRCIN register in this order allows value 08E6H to be obtained from the CRCD register. This value is obtained as shown below, where data 12345678 H is reversed in bit sequence and then the resulting bit strings are subjected to CRC operation.


Caution During program execution, the debugger replaces the line in which software break is set with the break instruction; therefore, setting a software break in the area subject to CRC operation causes a different operation result to be obtained.

\subsection*{26.3.2.1 CRC input register (CRCIN)}

This is an 8-bit register used to set the data for general-purpose CRC operation.
The possible setting range is 00 H to FFH .
The CRCIN register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 26-4. Format of CRC Input Register (CRCIN)


\subsection*{26.3.2.2 CRC data register (CRCD)}

This register is used to store the general-purpose CRC operation result.
The possible setting range is 0000 H to FFFFH.
After 1 clock of CPU/peripheral hardware clock (fcLk) has elapsed from the time CRCIN register is written to, the CRC operation result is stored to the CRCD register.

The CRCD register can be set by a 16-bit memory manipulation instruction.
Reset signal generation clears this register to 0000 H .

Figure 26-5. Format of CRC Data Register (CRCD)


Cautions 1. Read the value written to CRCD register before writing to CRCIN register.
2. If writing and storing operation result to CRCD register conflict, the writing is ignored.
<Operation flow>
Figure 26-6. Flowchart of CRC Operation Function (General-Purpose CRC)


\subsection*{26.3.3 RAM Parity Error Detection Function}

The IEC 60730 standard requires verification of RAM data. To meet the requirement, one parity bit is appended to each 8 -bit data in the RL78/D1A RAM. With the RAM parity error detection function, a parity is written when data is written and the parity is checked when data is read out. A reset can be generated upon occurrence of a parity error.

\subsection*{26.3.3.1 RAM parity error control register (RPECTL)}

This register is used to check occurrence of a parity error and control resets due to parity errors.
The RPECTL register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 26-7. Format of RAM Parity Error Control Register (RPECTL)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{Address: F00F5H After reset: 00 H} & \multicolumn{6}{|l|}{R/W} \\
\hline Symbol & <7> & 6 & 5 & 4 & 3 & 2 & 1 & <0> \\
\hline RPECTL & RPERDIS & 0 & 0 & 0 & 0 & 0 & 0 & RPEF \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline RPERDIS & \\
\hline 0 & Enables parity error resets. \\
\hline 1 & Disables parity error resets. \\
\hline
\end{tabular}
\begin{tabular}{|c|ll|}
\hline RPEF & & Parity error status flag \\
\hline 0 & No parity error has occurred. & \\
\hline 1 & A parity error has occurred. & \\
\hline
\end{tabular}

Caution With the RL78, the CPU performs read-ahead for pipeline operation to read the RAM area not yet initialized that follows the currently used RAM area, which may cause a RAM parity error. Therefore, when RAM parity error reset generation is enabled (RPERDIS \(=0\) ), be sure to initialize the RAM area to be used and 10 more bytes. When the self-programming function is used, be sure to initialize the RAM area to be rewritten to and 10 more bytes before rewrite.
Parity error detection is performed on RAM data read during RAM instruction fetching.

Remarks 1. The RAM parity check function is always on and the check results can be read from the RPEF flag.
2. In the initial state, parity error reset generation is enabled (RPERDIS \(=0\) ). Even if parity error reset generation is disabled (RPERDIS = 1), the RPEF flag is set (1) when a parity error occurs.
3. The RPEF flag is set (1) by RAM parity errors and cleared ( 0 ) by writing 0 to it or by any reset source. When RPEF = 1 , the value is retained even if RAM for which no parity error has occurred is read.

\subsection*{26.3.4 RAM Guard Function}

The IEC 61508 standard requires safety to be guaranteed during operation and thus it is necessary to protect significant data stored in RAM when the CPU freezes.

The RAM guard function protects data in the specified space.
Setting this function disables writing to RAM in the specified space but enables reading normally.

\subsection*{26.3.4.1 Invalid memory access detection control register (IAWCTL)}

This register is used to control the detection of invalid memory access and RAM/SFR guard.
The RAM guard function uses the GRAM1 and GRAMO bits.
The IAWCTL register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 26-8. Format of Invalid Memory Access Detection Control Register (IAWCTL)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{Address: F0078H After reset: 00 H} & \multicolumn{6}{|c|}{R/W} \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[t]{6}{*}{IAWCTL} & IAWEN & 0 & GRAM1 & GRAM0 & 0 & GPORT & GINT & GCSC \\
\hline & GRAM1 & GRAM0 & \multicolumn{6}{|c|}{RAM guard space \({ }^{\text {Note }}\)} \\
\hline & 0 & 0 & \multicolumn{6}{|l|}{Disabled. RAM can be written to.} \\
\hline & 0 & 1 & \multicolumn{6}{|l|}{The 128 bytes starting at the lower RAM address} \\
\hline & 1 & 0 & \multicolumn{6}{|l|}{The 256 bytes starting at the lower RAM address} \\
\hline & 1 & 1 & \multicolumn{6}{|l|}{The 512 bytes starting at the lower RAM address} \\
\hline
\end{tabular}

Note The RAM start address differs depending on the size of the RAM provided with the product.

\subsection*{26.3.5 SFR Guard Function}

The IEC 61508 standard requires safety to be guaranteed during operation and thus it is necessary to prevent significant SFRs from being erroneously rewritten when the CPU freezes.

The SFR guard function protects data in the registers used to control the port function, interrupt function, clock control function, voltage detection circuits, and RAM parity error detection function.

Setting this function disables writing to guarded SFRs but enables reading normally.

\subsection*{26.3.5.1 Invalid memory access detection control register (IAWCTL)}

This register is used to control the detection of invalid memory access and RAM/SFR guard.
The SFR guard function uses the GPORT, GINT, and GCSC bits.
The IAWCTL register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 26-9. Format of Invalid Memory Access Detection Control Register (IAWCTL)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{Address: F0078H} & \multicolumn{6}{|c|}{R/W} \\
\hline Symbol & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline IAWCTL & IAWEN & 0 & GRAM1 & GRAM0 & 0 & GPORT & GINT & GCSC \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline GPORT & \multicolumn{1}{|c|}{ Port function control register guard } \\
\hline 0 & Disabled. Port function control registers can be read or written to. \\
\hline 1 & \begin{tabular}{l} 
Enabled. Writing to port function control registers is disabled. Reading is enabled. \\
Guarded SFRs: PMxx, PUxx, PIMxx, POMxx, TISxx, TOSxx, TISELSE, STSELx, SGSEL, RTCSEL, \\
LCDPFxx, SMPC and ADPC Note 1
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline GINT & \multicolumn{1}{|c|}{ Interrupt function control register guard } \\
\hline 0 & Disabled. Interrupt function control registers can be read or written to. \\
\hline 1 & \begin{tabular}{l} 
Enabled. Writing to interrupt function control registers is disabled. Reading is enabled. \\
Guarded SFRs: IFxx, MKxx, PRxx, EGPx, EGNx
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline GCSC \(^{\text {Note 2 }}\) & \begin{tabular}{l} 
Clock control function, voltage detection circuit, and RAM parity error detection function control register \\
guard
\end{tabular} \\
\hline 0 & \begin{tabular}{l} 
Disabled. Registers to control port function, interrupt function, clock control function, voltage detection \\
circuits, and RAM parity error detection function can be read or written to.
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
Enabled. Writing to registers to control port function, interrupt function, clock control function, voltage \\
detection circuits, and RAM parity error detection function is disabled. Reading is enabled. \\
Guarded SFRs: CMC, CSC, OSTS, CKC, PERx, OSMC, LVIM, LVIS, PCKSEL, MDIV and RPECTL
\end{tabular} \\
\hline
\end{tabular}

Notes 1. Pxx (port registers) are not guarded.
2. Set GCSC to 0 for self-programming.

\subsection*{26.3.5.2 Specific register manipulation protection register (GUARD)}

This register is used to control the guard function.
GDRTC and GDPLL bits are used in SFR guard function.
The GUARD register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 26-10. Format of Specific Register Manipulation Protection Register (GUARD)

\begin{tabular}{|c|l|}
\hline GDRTC & \multicolumn{1}{|c|}{ Protection against RTC clock selection register (RTCCL) } \\
\hline 0 & RTCCL register can be accessed. \\
\hline 1 & Disables RTCCL register (GUARD is effective). \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline GDPLL & \multicolumn{1}{|c|}{ Protection against manipulation of PLL control register (PLLCTL) } \\
\hline 0 & Enables manipulation of PLLCTL register. \\
\hline 1 & Disables manipulation of PLLCTL register (GUARD is effective). \\
\hline
\end{tabular}

\subsection*{26.3.6 Invalid Memory Access Detection Function}

The IEC 60730 standard requires verification of correct operations of the CPU and interrupts.
The invalid memory access detection function allows a reset to be generated when the specified invalid memory access detection space is accessed.

The space in which invalid memory access is to be detected is indicated as NG in figure 26-11.

Figure 26-11. Invalid Memory Access Detection Space


Note The addresses of the RAM and code flash memory are shown below according to the product type.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Products} & \multirow[t]{3}{*}{Code flash memory ( 00000 H to xxxxxH )} & \multirow[t]{3}{*}{\begin{tabular}{l}
RAM \\
(yyyyyH to FFEFFH)
\end{tabular}} & \multicolumn{2}{|c|}{Reserved} \\
\hline & & & Specific area & Other area \\
\hline & & & \begin{tabular}{l}
Read access: No error is detected. But value 0FFH is read always \\
Fetching instruction: Illegal instruction execution is detected and internal reset generated (RESF.TRAP bit flag set to 1) \\
Write access: Invalid access is detected.
\end{tabular} & \begin{tabular}{l}
Read access: Invalid access is detected. \\
Fetching instruction: Invalid access is detected. \\
Write access: Invalid access is detected.
\end{tabular} \\
\hline R5F10CGBxFB & \[
\begin{aligned}
& 24576 \times 8 \text { bits } \\
& (00000 \mathrm{H} \text { to } 05 \mathrm{FFFH})
\end{aligned}
\] & \begin{tabular}{l}
\(2048 \times 8\) bits \\
(FF700H to FFEFFH)
\end{tabular} & \(40960 \times 8\) bits (06000H to OFFFFH) & All other "Reserved" area than "Specific area" \\
\hline \begin{tabular}{l}
R5F10CGCxFB, \\
R5F10DGCxFB
\end{tabular} & \[
\begin{aligned}
& 32768 \times 8 \text { bits } \\
& (00000 \mathrm{H} \text { to 07FFFH })
\end{aligned}
\] & \[
\begin{aligned}
& 2048 \times 8 \text { bits } \\
& (\text { FF700H to FFEFFH) }
\end{aligned}
\] & \[
\begin{aligned}
& 32768 \times 8 \text { bits } \\
& (08000 \mathrm{H} \text { to } 0 F F F F H)
\end{aligned}
\] & All other "Reserved" area than "Specific area" \\
\hline \begin{tabular}{l}
R5F10CGDxFB, \\
R5F10DGDxFB, \\
R5F10CLDxFB, \\
R5F10DLDxFB, \\
R5F10CMDxFB, \\
R5F10DMDxFB
\end{tabular} & \(49152 \times 8\) bits (00000H to OBFFFH) & \begin{tabular}{l}
\(3072 \times 8\) bits \\
(FF300H to FFEFFH)
\end{tabular} & \begin{tabular}{l}
\(16384 \times 8\) bits \\
(0COOOH to OFFFFH)
\end{tabular} & All other "Reserved" area than "Specific area" \\
\hline \begin{tabular}{l}
R5F10DGExFB, \\
R5F10DLExFB, \\
R5F10CMExFB, \\
R5F10DMExFB, \\
R5F10DPExFB
\end{tabular} & \[
\begin{aligned}
& 65536 \times 8 \text { bits } \\
& (00000 \mathrm{H} \text { to } 0 \text { FFFFH })
\end{aligned}
\] & \[
\begin{aligned}
& 4096 \times 8 \text { bits } \\
& (\text { FEF00H to FFEFFH) }
\end{aligned}
\] & Not applicable & All "Reserved" area \\
\hline R5F10DMFxFB, R5F10DPFxFB & \[
\begin{aligned}
& 98304 \times 8 \text { bits } \\
& (00000 \mathrm{H} \text { to } 17 \mathrm{FFFH})
\end{aligned}
\] & \[
\begin{aligned}
& 6144 \times 8 \text { bits } \\
& (\text { FE } 700 \mathrm{H} \text { to FFEFFH) }
\end{aligned}
\] & \[
\begin{aligned}
& 32768 \times 8 \text { bits } \\
& (18000 \mathrm{H} \text { to } 1 \mathrm{FFFFH})
\end{aligned}
\] & All other "Reserved" area than "Specific area" \\
\hline R5F10DMGxFB, R5F10DPGxFB & \[
\begin{aligned}
& 131072 \times 8 \text { bits } \\
& (00000 \mathrm{H} \text { to } 1 \text { FFFFH })
\end{aligned}
\] & \begin{tabular}{l}
\(8192 \times 8\) bits \\
(FDF00H to FFEFFH)
\end{tabular} & Not applicable & All "Reserved" area \\
\hline \begin{tabular}{l}
R5F10DMJxFB, \\
R5F10TPJxFB, \\
R5F10DPJxFB, \\
R5F10DSJxFB
\end{tabular} & \[
\begin{aligned}
& 262144 \times 8 \text { bits } \\
& (00000 \mathrm{H} \text { to } 3 F F F F H)
\end{aligned}
\] & \begin{tabular}{l}
\(16384 \times 8\) bits \\
(FBFOOH to FFEFFH)
\end{tabular} & Not applicable & All "Reserved" area \\
\hline R5F10DSKxFB, R5F10DPKxFB & \[
\begin{aligned}
& 393216 \times 8 \text { bits } \\
& (00000 \mathrm{H} \text { to } 5 \text { FFFFH })
\end{aligned}
\] & \begin{tabular}{l}
\(20480 \times 8\) bits \\
(FAFOOH to FFEFFH)
\end{tabular} & Not applicable & All "Reserved" area \\
\hline R5F10DSLxFB, R5F10DPLxFB & \[
\begin{aligned}
& 524288 \times 8 \text { bits } \\
& (00000 \mathrm{H} \text { to } 7 \text { FFFFH })
\end{aligned}
\] & \begin{tabular}{l}
\(24576 \times 8\) bits \\
(F9F00H to FFEFFH)
\end{tabular} & Not applicable & All "Reserved" area \\
\hline
\end{tabular}

\subsection*{26.3.6.1 Invalid memory access detection control register (IAWCTL)}

This register is used to control the detection of invalid memory access and RAM/SFR guard.
The invalid memory access detection function uses the IAWEN bit.
The IAWCTL register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 26-12. Format of Invalid Memory Access Detection Control Register (IAWCTL)

\begin{tabular}{|c|l|}
\hline IAWEN \(^{\text {Note }}\) & \multicolumn{1}{c|}{ Control of invalid memory access detection } \\
\hline 0 & Disables the detection of invalid memory access. \\
\hline 1 & Enables the detection of invalid memory access. \\
\hline
\end{tabular}

Note Only writing 1 to the IAWEN bit is valid, and writing 0 to it after setting it to 1 is invalid.

Remark When WDTON = 1 (watchdog timer operation enabled) for the option byte, the invalid memory access detection function is enabled even if IAWEN \(=0\).

\subsection*{26.3.7 Frequency Detection Function}

The IEC 60730 standard requires verification of correct oscillation frequency.
With the frequency detection function, the high-speed on-chip oscillator clock or external X1 oscillator clock is compared with the low-speed on-chip oscillator clock ( 15 kHz ), which allows detection of the clock operating at an abnormal frequency.

Figure 26-13. Configuration of Frequency Detection Function


\section*{<Operation summary>}

The clock frequency is judged based on the result of pulse interval measurement carried under the following conditions.
- The high-speed on-chip oscillator clock ( \(\mathrm{f}_{\mathrm{H}}\) ) or external X 1 oscillator clock ( \(\mathrm{f}_{\mathrm{MX}}\) ) is selected as the CPU/peripheral hardware clock (fclk).
- The low-speed on-chip oscillator clock ( \(\mathrm{f}_{\mathrm{LL}}: 15 \mathrm{kHz}\) ) is selected as the input to channel 5 of timer array unit 0 (TAUO).

If the pulse interval measurement result is abnormal, the clock frequency is determined to be abnormal. For pulse interval measurement, refer to 6.7.4, Operation as input pulse interval measurement.

\subsection*{26.3.7.1 Timer input select register 0 (TISELSE)}

This register is used to select the timer input of channel 5.
By selecting the internal low-speed oscillation clock for the timer input, its pulse width can be measured to determine whether the proportional relationship between the internal low-speed oscillation clock and the timer operation clock is correct.
The TISELSE register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 26-14. Format of Timer Input Select Else Register (TISELSE) for SAFETY FUNCTIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{10}{|l|}{Address: FFF3EH After reset: 00 H R/W} \\
\hline Symbo & & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline TISELS & TOT & ICON1 & TOTICONO & 0 & 0 & 0 & 0 & TI05SEL1 & TI05SELO \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline TIO5SEL1 & TIO5SEL0 & TAU unit 0 channel 5 input alternate selection \\
\hline 0 & 0 & Input after selected by TIS01. bit 2, 3 (TIS051-0) \\
\hline 0 & 1 & Low-speed on-chip oscillator clock (FIL) \\
\hline 1 & 0 & Sub system clock (FSUB) \\
\hline 1 & 1 & Main external clock (FMX) \\
\hline
\end{tabular}

\subsection*{26.3.8 A/D Test Function}

The IEC 60730 standard requires an A/D converter to be tested. With the A/D test function, internal 0 V, AVref, internal reference voltage ( 1.45 V ) are A/D-converted to verify correct A/D converter operation.

Correct operation of the analog multiplexer can be verified using the following procedure.
(1) Perform A/D conversion of ANIx pin (conversion result 1).
(2) Perform A/D conversion with AVrEFm being selected with the ADTES register, and adjust the potential difference at both ends of \(A / D\) converter sampling capacitor to 0 V .
(3) Perform A/D conversion of ANIx pin (conversion result 2).
(4) Perform A/D conversion with AV REFP being selected with the ADTES register, and adjust the potential difference at both ends of \(A / D\) converter sampling capacitor to \(A V_{\text {ref. }}\)
(5) Perform A/D conversion of ANIx pin (conversion result 3).
(6) Confirm that conversion results 1,2 , and 3 are identical.

With the above procedure, it can be confirmed that the analog multiplexer is selected and that there is no wire disconnection.

Remarks 1. When the variable analog voltage should be input during conversion in steps 1 through 5 , a different method is necessary to check the analog multiplexer.
2. The conversion results include errors; take appropriate errors into consideration when comparing conversion results.

Figure 26-15. A/D Test Function Configuration


\subsection*{26.3.8.1 A/D test register (ADTES)}

This register is used to select the \(A V_{\text {refp, }} A V_{\text {refm, }}\) or analog input channel (ANIxx) as the \(A / D\) conversion target, where \(A V_{\text {refp }}\) and \(A V_{\text {refm }}\) are reference voltages for the + and - sides, respectively.

When the A/D test function is used, set this register as follows.
- Select AVrefm as the A/D conversion target to measure internal 0 V .
- Select \(A V_{\text {refp }}\) as the \(A / D\) conversion target to measure \(A V_{r e f . ~}^{\text {ren }}\)

The ADTES register can be set by an 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00 H .

Figure 26-16. Format of A/D Test Register (ADTES)
\begin{tabular}{l} 
Address: F0013H \\
\begin{tabular}{c} 
After reset: 00 H \\
Symbol \\
AD/W \\
\\
\cline { 2 - 11 }
\end{tabular} \\
\cline { 2 - 10 }
\end{tabular}
\begin{tabular}{|c|c|c|l|}
\hline ADTES2 & ADTES1 & ADTES0 & A/D conversion target \\
\hline 0 & 0 & 0 & \begin{tabular}{l} 
ANIxx (This is specified using the analog input channel specification \\
register (ADS).)
\end{tabular} \\
\hline 0 & 1 & 0 & AVREFM \\
\hline 0 & 1 & 1 & AVREFP \\
\hline \multicolumn{3}{|c|}{ Other than the above } & Setting prohibited \\
\hline
\end{tabular}

\section*{CHAPTER 27 REGULATOR}

\subsection*{27.1 Regulator Overview}

The RL78/D1A contains a circuit for operating the device with a constant voltage. At this time, in order to stabilize the regulator output voltage, connect the REGC pin to Vss via a capacitor ( 0.47 to \(1 \mu \mathrm{~F}\) ). Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.


Caution Keep the wiring length as short as possible for the broken-line part in the above figure.

The regulator output voltage, see table 27-1.

Table 27-1. Regulator Output Voltage Conditions
\begin{tabular}{|c|c|c|}
\hline Mode & Output Voltage & Condition \\
\hline \multirow[t]{4}{*}{High-speed main mode} & \multirow[t]{3}{*}{1.8 V} & In STOP mode \\
\hline & & When both the high-speed system clock ( f mx ) and the high-speed on-chip oscillator clock (fiH) are stopped during CPU operation with the subsystem clock (fxt) \\
\hline & & When both the high-speed system clock ( f Mx ) and the high-speed on-chip oscillator clock ( f I H ) are stopped during the HALT mode when the CPU operation with the subsystem clock (fxt) has been set \\
\hline & 2.1 V & Other than the above (include during OCD mode) \({ }^{\text {Note }}\) \\
\hline
\end{tabular}

Note When it shifts to the subsystem clock operation or STOP mode during the on-chip debugging, the regulator output voltage is kept at 2.1 V (not decline to 1.8 V ).

\section*{CHAPTER 28 OPTION BYTE}

\subsection*{28.1 Functions of Option Bytes}

Addresses 000 COH to 000 C 3 H of the flash memory of the RL78/D1A form an option byte area.
Option bytes consist of user option byte \((000 \mathrm{C} 0 \mathrm{H}\) to 000 C 2 H\()\) and on-chip debug option byte \((000 \mathrm{C} 3 \mathrm{H})\).
Upon power application or resetting and starting, an option byte is automatically referenced and a specified function is set. When using the product, be sure to set the following functions by using the option bytes.

To use the boot swap operation during self programming, 000 C 0 H to 000 C 3 H are replaced by 020 COH to 020 C 3 H . Therefore, set the same values as 000 COH to 000 C 3 H to 020 COH to 020 C 3 H .

\subsection*{28.1.1 User option byte \((000 \mathrm{COH}\) to \(000 \mathrm{C} 2 \mathrm{H} / 020 \mathrm{C} 0 \mathrm{H}\) to 020 C 2 H\()\)}
(1) \(000 \mathrm{COH} / 020 \mathrm{COH}\)

O Operation of watchdog timer
- Operation is stopped or enabled in the HALT or STOP mode.

O Setting of interval time of watchdog timer
O Operation of watchdog timer
- Operation is stopped or enabled.

O Setting of window open period of watchdog timer
O Setting of interval interrupt of watchdog timer
- Used or not used

Caution Set the same value as 000 C 0 H to 020 C 0 H when the boot swap operation is used because 000 COH is replaced by 020 COH .
(2) \(000 \mathrm{C} 1 \mathrm{H} / 020 \mathrm{C} 1 \mathrm{H}\)

O Setting of LVD operation mode
- Interrupt \& reset mode.
- Reset mode.
- Interrupt mode.

O Setting of LVD detection level (VLvdh, VLvdl, VLvd)

Caution Set the same value as 000 C 1 H to 020 C 1 H when the boot swap operation is used because 000 C 1 H is replaced by 020 C 1 H .
(3) \(000 \mathrm{C} 2 \mathrm{H} / 020 \mathrm{C} 2 \mathrm{H}\)

O Setting of flash operation mode
- HS (high speed main) mode

O Setting of the frequency of the high-speed on-chip oscillator
- Select from \(4 \mathrm{MHz}, 8 \mathrm{MHz}, 16 \mathrm{MHz}, 24 \mathrm{MHz}\), and 32 MHz .

Caution Set the same value as 000 C 2 H to 020 C 2 H when the boot swap operation is used because 000 C 2 H is replaced by 020 C 2 H .

\subsection*{28.1.2 On-chip debug option byte (000C3H/ 020C3H)}

O Control of on-chip debug operation
- On-chip debug operation is disabled or enabled.

O Handling of data of flash memory in case of failure in on-chip debug security ID authentication
- Data of flash memory is erased or not erased in case of failure in on-chip debug security ID authentication.

Caution Set the same value as 000 C 3 H to 020 C 3 H when the boot swap operation is used because 000 C 3 H is replaced by 020 C 3 H .

\subsection*{28.2 Format of User Option Byte}

The format of user option byte is shown below.

Figure 28-1. Format of User Option Byte ( \(000 \mathrm{COH} / 020 \mathrm{COH}\) )
Address: \(000 \mathrm{COH} / 020 \mathrm{COH} \mathrm{H}^{\text {Note } 1}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline WDTINT & WINDOW1 & WINDOW0 & WDTON & WDCS2 & WDCS1 & WDCS0 & WDSTBYON \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline WDTINT & \multicolumn{1}{|c|}{ Use of interval interrupt of watchdog timer } \\
\hline 0 & Interval interrupt is not used. \\
\hline 1 & Interval interrupt is generated when \(75 \%+1 / 2 f_{\text {IL }}\) of the overflow time is reached. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline WINDOW1 & WINDOW0 & \multicolumn{1}{|c|}{\({\text { Watchdog timer window open period }{ }^{\text {Note 2 }}}^{\text {2 }}\)} \\
\hline 0 & 0 & Setting prohibited \\
\hline 0 & 1 & \(50 \%\) \\
\hline 1 & 0 & \(75 \%\) \\
\hline 1 & 1 & \(100 \%\) \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline WDTON & \multicolumn{1}{|c|}{ Operation control of watchdog timer counter } \\
\hline 0 & Counter operation disabled (counting stopped after reset) \\
\hline 1 & Counter operation enabled (counting started after reset) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|l|}
\hline WDCS2 & WDCS1 & WDCS0 & \multicolumn{1}{|c|}{ Watchdog timer overflow time (fil \(=17.25 \mathrm{kHz}(\mathrm{MAX}))\)} \\
\hline 0 & 0 & 0 & \(2^{6} / \mathrm{fiL}(3.71 \mathrm{~ms})\) \\
\hline 0 & 0 & 1 & \(2^{7} / \mathrm{fiL}(7.42 \mathrm{~ms})\) \\
\hline 0 & 1 & 0 & \(2^{8} / \mathrm{fiL}(14.84 \mathrm{~ms})\) \\
\hline 0 & 1 & 1 & \(2^{9} / \mathrm{fiL}(29.68 \mathrm{~ms})\) \\
\hline 1 & 0 & 0 & \(2^{11} / \mathrm{fiL}(118.72 \mathrm{~ms})\) \\
\hline 1 & 0 & 1 & \(2^{13} / \mathrm{fLL}(474.90 \mathrm{~ms})\) \\
\hline 1 & 1 & 0 & \(2^{14} / \mathrm{fLL}(949.80 \mathrm{~ms})\) \\
\hline 1 & 1 & 1 & \(2^{16} / \mathrm{fiL}(3799.19 \mathrm{~m} \mathrm{~s})\) \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline WDSTBYON & \multicolumn{1}{|c|}{ Operation control of watchdog timer counter (HALT/STOP mode) } \\
\hline 0 & Counter operation stopped in HALT/STOP modeNote 2 \\
\hline 1 & Counter operation enabled in HALT/STOP mode \\
\hline
\end{tabular}

Notes 1. Set the same value as 000 COH to 020 COH when the boot swap operation is used because 000 COH is replaced by 020 COH .
2. The window open period is \(100 \%\) when \(W D S T B Y O N=0\), regardless the value of the WINDOW1 and WINDOWO bits.

Caution The watchdog timer continues its operation during EEPROM emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.

Remark fil: Low-speed on-chip oscillator clock frequency

Figure 28-2. Format of User Option Byte (000C1H/020C1H) (1/2)
Address: \(000 \mathrm{C} 1 \mathrm{H} / 020 \mathrm{C} 1 \mathrm{H}^{\text {Note }}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline VPOC2 & VPOC1 & VPOC0 & CLKMB & LVIS1 & LVIS0 & LVIMDS1 & LVIMDS0 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline CLKMB & \multicolumn{1}{c|}{ Clock monitoring operation control } \\
\hline 0 & Operates clock monitoring. \\
\hline 1 & Stops clock monitoring. (default) \\
\hline
\end{tabular}
- LVD setting (interrupt \& reset mode)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Detection voltage} & \multicolumn{7}{|c|}{Option byte Setting Value} \\
\hline \multicolumn{2}{|r|}{VLVDH} & Vivol & \multirow[t]{2}{*}{LVIMDS1} & \multirow[t]{2}{*}{LVIMDSO} & \multirow[t]{2}{*}{VPOC2} & \multirow[t]{2}{*}{VPOC1} & \multirow[t]{2}{*}{VPOCO} & \multirow[t]{2}{*}{LVIS1} & \multirow[t]{2}{*}{LVISO} \\
\hline Rising edge & Falling edge & Falling edge & & & & & & & \\
\hline 2.92 V & 2.86 V & \multirow[t]{3}{*}{2.75 V} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{1} & 1 & 0 \\
\hline 3.02 V & 2.96 V & & & & & & & 0 & 1 \\
\hline 4.06 V & 3.98 V & & & & & & & 0 & 0 \\
\hline \multicolumn{3}{|l|}{Other than the above} & \multicolumn{7}{|l|}{Setting prohibited} \\
\hline
\end{tabular}
- LVD setting (reset mode)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Detectio & voltage & \multicolumn{7}{|c|}{Option byte Setting Value} \\
\hline \multicolumn{2}{|c|}{Vıvoh} & \multirow[t]{2}{*}{LVIMDS1} & \multirow[t]{2}{*}{LVIMDSo} & \multirow[t]{2}{*}{VPOC2} & \multirow[t]{2}{*}{VPOC1} & \multirow[t]{2}{*}{VPOCO} & \multirow[t]{2}{*}{LVIS1} & \multirow[t]{2}{*}{LVISO} \\
\hline Rising edge & Falling edge & & & & & & & \\
\hline 2.81 V & 2.75 V & 1 & 1 & 0 & 1 & 1 & 1 & 1 \\
\hline 2.92 V & 2.86 V & & & 0 & 1 & 1 & 1 & 0 \\
\hline 3.02 V & 2.96 V & & & 0 & 1 & 1 & 0 & 1 \\
\hline 3.13 V & 3.06 V & & & 0 & 0 & 1 & 0 & 0 \\
\hline 3.75 V & 3.67 V & & & 0 & 1 & 0 & 0 & 0 \\
\hline 4.06 V & 3.98 V & & & 0 & 1 & 1 & 0 & 0 \\
\hline \multicolumn{2}{|l|}{Other than the above} & \multicolumn{7}{|l|}{Setting prohibited} \\
\hline
\end{tabular}

Note Set the same value as 000 C 1 H to 020 C 1 H when the boot swap operation is used because 000 C 1 H is replaced by 020 C 1 H .

Remark For LVD setting, see 25.1 Functions of Voltage Detector.

Figure 28-2. Format of User Option Byte (000C1H/020C1H) (2/2)
Address: \(000 \mathrm{C} 1 \mathrm{H} / 020 \mathrm{C} 1 \mathrm{H}^{\text {Note }}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline VPOC2 & VPOC1 & VPOC0 & CLKMB & LVIS1 & LVIS0 & LVIMDS1 & LVIMDS0 \\
\hline
\end{tabular}
- LVD setting (interrupt mode)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Detectio & voltage & \multicolumn{7}{|c|}{Option byte Setting Value} \\
\hline \multicolumn{2}{|c|}{VLVDh} & \multirow[t]{2}{*}{LVIMDS1} & \multirow[t]{2}{*}{LVIMDSO} & \multirow[t]{2}{*}{VPOC2} & \multirow[t]{2}{*}{VPOC1} & \multirow[t]{2}{*}{VPOC0} & \multirow[t]{2}{*}{LVIS1} & \multirow[t]{2}{*}{LVIS0} \\
\hline Rising edge & Falling edge & & & & & & & \\
\hline 2.81 V & 2.75 V & 0 & 1 & 0 & 1 & 1 & 1 & 1 \\
\hline 2.92 V & 2.86 V & & & 0 & 1 & 1 & 1 & 0 \\
\hline 3.02 V & 2.96 V & & & 0 & 1 & 1 & 0 & 1 \\
\hline 3.13 V & 3.06 V & & & 0 & 0 & 1 & 0 & 0 \\
\hline 3.75 V & 3.67 V & & & 0 & 1 & 0 & 0 & 0 \\
\hline 4.06 V & 3.98 V & & & 0 & 1 & 1 & 0 & 0 \\
\hline \multicolumn{2}{|l|}{Other than the above} & \multicolumn{7}{|l|}{Setting prohibited} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Detectio & voltage & \multicolumn{7}{|c|}{Option byte Setting Value} \\
\hline \multicolumn{2}{|c|}{Vivd} & \multirow[t]{2}{*}{LVIMDS1} & \multirow[t]{2}{*}{LVIMDS0} & \multirow[t]{2}{*}{VPOC2} & \multirow[t]{2}{*}{VPOC1} & \multirow[t]{2}{*}{VPOC0} & \multirow[t]{2}{*}{LVIS1} & \multirow[t]{2}{*}{LVISO} \\
\hline Rising edge & Falling edge & & & & & & & \\
\hline - & - & 0/1 & 1 & 1 & \(\times\) & \(\times\) & \(\times\) & \(\times\) \\
\hline \multicolumn{2}{|l|}{Other than the above} & \multicolumn{7}{|l|}{Setting prohibited} \\
\hline
\end{tabular}

\section*{Caution External RESET must be used during power supply rising up to 2.7 V .}

Note Set the same value as 000 C 1 H to 020 C 1 H when the boot swap operation is used because 000 C 1 H is replaced by 020 C 1 H .

Remarks 1. \(x\) : don't care
2. For LVD setting, see 25.1 Functions of Voltage Detector.

Figure 28-3. Format of Option Byte (000C2H/020C2H)
Address: \(000 \mathrm{C} 2 \mathrm{H} / 020 \mathrm{C} 2 \mathrm{H}^{\text {Note }}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline CMODE1 & CMODE0 & OPTPLL & 0 & FRQSEL3 & FRQSEL2 & FRQSEL1 & FRQSEL0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline CMODE1 & CMODE0 & \multicolumn{1}{c|}{ Setting of flash operation mode } \\
\hline 1 & 1 & HS (high speed main) mode \\
\hline \multicolumn{2}{|c|}{ Other than the above } & Setting prohibited \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline OPTPLL & PLL hard macro multiplication selection \\
\hline 0 & \(\times 16\) selection \((\times 8\) from user view) (If input clock is \(4 / 8 \mathrm{MHz}, \mathrm{fPLL}=32 \mathrm{MHz}\) ) \\
\hline 1 & \(\times 12\) selection \((\times 6\) from user view) (default) (If input clock is \(4 / 8 \mathrm{MHz}, \mathrm{FPLL}=24 \mathrm{MHz}\) ) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|l|}
\hline FRQSEL3 & FRQSEL2 & FRQSEL1 & FRQSEL0 & \multicolumn{1}{|c|}{ Frequency of the high-speed on-chip oscillator } \\
\hline 1 & 0 & 0 & 0 & 32 MHz \\
\hline 0 & 0 & 0 & 0 & 24 MHz \\
\hline 1 & 0 & 0 & 1 & 16 MHz \\
\hline 1 & 0 & 1 & 0 & 8 MHz \\
\hline 1 & 0 & 1 & 1 & 4 MHz \\
\hline \multicolumn{5}{|c|}{ Other than the above } \\
\hline
\end{tabular}

Note Set the same value as 000 C 2 H to 020 C 2 H when the boot swap operation is used because 000 C 2 H is replaced by 020 C 2 H .

\subsection*{28.3 Format of On-chip Debug Option Byte}

The format of on-chip debug option byte is shown below.

Figure 28-4. Format of On-chip Debug Option Byte (000C3H/020C3H)

\section*{Address: \(000 \mathrm{C} 3 \mathrm{H} / 020 \mathrm{C} 3 \mathrm{H}^{\text {Note }}\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline OCDENSET & 0 & 0 & 0 & 0 & 1 & 0 & OCDERSD \\
\hline
\end{tabular}
\begin{tabular}{|c|c|l|}
\hline OCDENSET & OCDERSD & \multicolumn{1}{c|}{ Control of on-chip debug operation } \\
\hline 0 & 0 & Disables on-chip debug operation. \\
\hline 0 & 1 & Setting prohibited \\
\hline 1 & 0 & \begin{tabular}{l} 
Enables on-chip debugging. \\
Erases data of flash memory in case of failures in authenticating on-chip debug \\
security ID.
\end{tabular} \\
\hline 1 & 1 & \begin{tabular}{l} 
Enables on-chip debugging. \\
Does not erases data of flash memory in case of failures in authenticating on-chip \\
debug security ID.
\end{tabular} \\
\hline
\end{tabular}

Note Set the same value as 000 C 3 H to 020 C 3 H when the boot swap operation is used because 000C3H is replaced by 020 C 3 H .

\section*{Caution Bits 7 and 0 (OCDENSET and OCDERSD) can only be specified a value.}

Be sure to set 000010 B to bits 6 to 1 .

Remark The value on bits 3 to 1 will be written over when the on-chip debug function is in use and thus it will become unstable after the setting.

However, be sure to set the default values ( 0,1 , and 0 ) to bits 3 to 1 at setting.

\subsection*{28.4 Setting of Option Byte}

The user option byte and on-chip debug option byte can be set using the assembler linker option, in addition to describing to the source. When doing so, the contents set by using the linker option take precedence, even if descriptions exist in the source, as mentioned below.

A software description example of the option byte setting is shown below.


When the boot swap function is used during self programming, 000 C 0 H to 000 C 3 H is switched to 020 C 0 H to 020 C 3 H . Describe to 020 COH to 020 C 3 H , therefore, the same values as 000 C 0 H to 000 C 3 H as follows.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{13}{*}{OPT2} & CSEG & AT & 020C0H & \\
\hline & \multirow[t]{5}{*}{DB} & & \multirow[t]{5}{*}{36H} & ; Does not use interval interrupt of watchdog timer, \\
\hline & & & & ; Enables watchdog timer operation, \\
\hline & & & & ; Window open period of watchdog timer is \(50 \%\), \\
\hline & & & & Overflow time of watchdog timer is \(2^{9} / \mathrm{fLL}\), \\
\hline & & & & ; Stops watchdog timer operation during HALT/STOP mode \\
\hline & \multirow[t]{3}{*}{DB} & & \multirow[t]{3}{*}{7AH} & ; Select 2.75 V for V VvDL \\
\hline & & & & ; Select rising edge 2.92 V , falling edge 2.86 V for VLvDH \\
\hline & & & & ; Select the interrupt \& reset mode as the LVD operation mode stops clock monitoring \\
\hline & \multirow[t]{2}{*}{DB} & & \multirow[t]{2}{*}{0C9H} & ; Select the HS (high speed main) mode as the flash operation mode \\
\hline & & & & and 16 MHz as the frequency of the high-speed on-chip oscillator \\
\hline & \multirow[t]{2}{*}{DB} & & 85H & ; Enables on-chip debug operation, does not erase flash memory \\
\hline & & & & data when security ID authorization fails \\
\hline
\end{tabular}

Caution To specify the option byte by using assembly language, use OPT_BYTE as the relocation attribute name of the CSEG pseudo instruction. To specify the option byte to 020 COH to 020 C 3 H in order to use the boot swap function, use the relocation attribute AT to specify an absolute address.

\section*{CHAPTER 29 FLASH MEMORY}

The RL78/D1A incorporates the flash memory to which a program can be written, erased, and overwritten while mounted on the board. The flash memory includes the "code flash memory", in which programs can be executed, and the "data flash memory", an area for storing data.


The following three methods for programming the flash memory are available:
- Writing to flash memory by using flash memory programmer (see 29.1)
- Writing to flash memory by using external device (that Incorporates UART) (see 29.2)
- Self-programming (see 29.7)

\subsection*{29.1 Writing to Flash Memory by Using Flash Memory Programmer}

The following dedicated flash memory programmer can be used to write data to the internal flash memory of the RL78/D1A.
- PG-FP5, FL-PR5
- E1 on-chip debugging emulator

Data can be written to the flash memory on-board or off-board, by using a dedicated flash memory programmer.
(1) On-board programming

The contents of the flash memory can be rewritten after the RL78/D1A has been mounted on the target system. The connectors that connect the dedicated flash memory programmer must be mounted on the target system.
(2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the RL78/D1A is mounted on the target system.

Remark FL-PR5 and FA series are products of Naito Densei Machida Mfg. Co., Ltd.

Table 29-1. Wiring Between RL78/D1A and Dedicated Flash Memory Programmer
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|l|}{Pin Configuration of Dedicated Flash Memory Programmer} & \multirow[t]{3}{*}{Pin Name} & \multicolumn{3}{|c|}{Pin No.} \\
\hline \multicolumn{2}{|r|}{Signal Name} & \multirow[t]{2}{*}{I/O} & \multirow[t]{2}{*}{Pin Function} & & 48-pin & 64-pin & 80-pin \\
\hline \begin{tabular}{l}
PG-FP5, \\
FL-PR5
\end{tabular} & E1 on-chip debugging emulator & & & & LQFP (10x10) & LQFP (12x12) & LQFP (14x14) \\
\hline - & TOOLO & I/O & Transmit/receive signal & TOOLO/P40 & 5 & 5 & 9 \\
\hline SI/RxD & - & I/O & Transmit/receive signal & & & & \\
\hline SCK & - & Output & - & - & - & - & - \\
\hline CLK & - & Output & - & - & - & - & - \\
\hline - & RESET & Output & Reset signal & \(\overline{\text { RESET }}\) & 6 & 8 & 12 \\
\hline /RESET & - & Output & & & & & \\
\hline FLMD0 & - & Output & Mode signal & - & - & - & - \\
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{VDD}} & \multirow[t]{3}{*}{I/O} & \multirow[t]{3}{*}{VDD voltage generation/ power monitoring} & VDD & 12 & 16 & 20 \\
\hline & & & & EVDD & 12 & 16 & 20 \\
\hline & & & & SMVDD & 43 & 59 & 66, 76 \\
\hline \multicolumn{2}{|l|}{\multirow[t]{4}{*}{GND}} & \multirow[t]{4}{*}{-} & \multirow[t]{4}{*}{Ground} & Vss & 11 & 15 & 19 \\
\hline & & & & EVss & 11 & 15 & 19 \\
\hline & & & & SMVss & 42 & 58 & 65, 75 \\
\hline & & & & REGC \({ }^{\text {Note }}\) & 10 & 14 & 18 \\
\hline \multicolumn{2}{|l|}{EMVdd} & - & Driving power for TOOL pin & EVdo & 12 & 16 & 20 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|l|}{Pin Configuration of Dedicated Flash Memory Programmer} & \multirow[t]{3}{*}{Pin Name} & \multicolumn{2}{|c|}{Pin No.} \\
\hline \multicolumn{2}{|r|}{Signal Name} & \multirow[t]{2}{*}{I/O} & \multirow[t]{2}{*}{Pin Function} & & 100-pin & 128-pin \\
\hline \begin{tabular}{l}
PG-FP5, \\
FL-PR5
\end{tabular} & E1 on-chip debugging emulator & & & & LQFP (10x10) & LQFP (14x20) \\
\hline - & TOOLO & I/O & Transmit/receive signal & TOOL0/P40 & 11 & 114 \\
\hline SI/RxD & - & I/O & Transmit/receive signal & & & \\
\hline SCK & - & Output & - & - & - & - \\
\hline CLK & - & Output & - & - & - & - \\
\hline - & RESET & Output & Reset signal & \(\overline{\text { RESET }}\) & 15 & 118 \\
\hline /RESET & - & Output & & & & \\
\hline FLMD0 & - & Output & Mode signal & - & & - \\
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{VDD}} & \multirow[t]{3}{*}{I/O} & \multirow[t]{3}{*}{VDD voltage generation/ power monitoring} & Vdd & 24 & 127 \\
\hline & & & & EVdd & 25, 33 & 8, 128 \\
\hline & & & & SMVdD & 81, 91 & 74, 84 \\
\hline \multirow[t]{4}{*}{GND} & & \multirow[t]{4}{*}{-} & \multirow[t]{4}{*}{Ground} & Vss & 22 & 125 \\
\hline & & & & EVss & 23, 34 & 9, 126 \\
\hline & & & & SMVss & 80, 90 & 73, 83 \\
\hline & & & & REGC \({ }^{\text {Note }}\) & 21 & 124 \\
\hline \multicolumn{2}{|l|}{EMVDD} & - & Driving power for TOOL pin & EVdd & 25, 33 & 8, 128 \\
\hline
\end{tabular}

Note Connect REGC pin to ground via a capacitor (default: \(0.47 \mu \mathrm{~F}\) ).

Remark Pins that are not indicated in the above table can be left open when using the flash memory programmer for flash programming.

\subsection*{29.1.1 Programming Environment}

The environment required for writing a program to the flash memory of the RL78/D1A is illustrated below.

Figure 29-1. Environment for Writing Program to Flash Memory


A host machine that controls the dedicated flash memory programmer is necessary.
To interface between the dedicated flash memory programmer and the RL78/D1A, the TOOLO pin is used for manipulation such as writing and erasing via a dedicated single-line UART. To write the flash memory off-board, a dedicated program adapter (FA series) is necessary.

\subsection*{29.1.2 Communication Mode}

Communication between the dedicated flash memory programmer and the RL78/D1A is established by serial communication using the TOOLO pin via a dedicated single-line UART of the RL78/D1A.

Transfer rate: 1 M, 500 k, 250 k, 115.2 kbps

Figure 29-2. Communication with Dedicated Flash Memory Programmer


Notes 1. When using E1 on-chip debugging emulator.
2. When using PG-FP5 or FL-PR5.
3. Connect REGC pin to ground via a capacitor (default: \(0.47 \mu \mathrm{~F}\) ).

The dedicated flash memory programmer generates the following signals for the RL78/D1A. See the manual of PGFP5, FL-PR5, or E1 on-chip debugging emulator for details.

Table 29-2. Pin Connection
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Dedicated Flash Memory Programmer} & RL78/D1A & \multirow[t]{3}{*}{Connection} \\
\hline \multicolumn{2}{|c|}{Signal Name} & \multirow[t]{2}{*}{I/O} & \multirow[t]{2}{*}{Pin Function} & \multirow[t]{2}{*}{Pin Name} & \\
\hline \begin{tabular}{l}
PG-FP5, \\
FL-PR5
\end{tabular} & E1 on-chip debugging emulator & & & & \\
\hline FLMD0 & - & Output & Mode signal & - & \(\times\) \\
\hline \multicolumn{2}{|c|}{VdD} & I/O & VDD voltage generation/power monitoring & Vdd, EVdd, SMVDd & ( \\
\hline \multicolumn{2}{|c|}{GND} & - & Ground & \[
\begin{aligned}
& \text { Vss, EVss, SMVss, } \\
& \text { REGC Note }
\end{aligned}
\] & ( ) \\
\hline \multicolumn{2}{|c|}{EMVdd} & - & Driving power for TOOL pin & EVdo & ( 0 \\
\hline CLK & - & Output & Clock output & - & \(\times\) \\
\hline /RESET & - & Output & \multirow[t]{2}{*}{Reset signal} & \multirow[t]{2}{*}{RESET} & \multirow[t]{2}{*}{( )} \\
\hline - & RESET & Output & & & \\
\hline - & TOOLO & I/O & Transmit/receive signal & \multirow[t]{2}{*}{TOOLO} & \multirow[t]{2}{*}{(} \\
\hline SI/RxD & - & I/O & Transmit/receive signal & & \\
\hline SCK & - & Output & Transfer clock & - & \(\times\) \\
\hline
\end{tabular}

Note Connect REGC pin to ground via a capacitor (default: \(0.47 \mu \mathrm{~F}\) ).

Caution Make EVdd the same potential as Vdd.

Remark ©: Be sure to connect the pin.
\(\times\) : The pin does not have to be connected.

\subsection*{29.2 Writing to Flash Memory by Using External Device (that Incorporates UART)}

On-board data writing to the internal flash memory is possible by using the RL78/D1A and an external device (a microcontroller or ASIC) connected to a UART.

\subsection*{29.2.1 Programming Environment}

The environment required for writing a program to the flash memory of the RL78/D1A is illustrated below.

Figure 29-3. Environment for Writing Program to Flash Memory


External device (such as microcontroller and ASIC)
\begin{tabular}{|c|}
\hline \(\mathrm{V}_{\text {DI/ }} \mathrm{EV}_{\text {DD }} /\) SMV \(\mathrm{V}_{\text {DD }}\) \\
\hline Vss/EVss/SMVss \\
\hline RESET \\
\hline UART (TOOLTxD, TOOLRxD \\
\hline TOOLO \\
\hline
\end{tabular}


RL78/D1A

Processing to write data to or delete data from the RL78/D1A by using an external device is performed on-board. Offboard writing is not possible.

\subsection*{29.2.2 Communication Mode}

Communication between the external device and the RL78/D1A is established by serial communication using the TOOLTxD and TOOLRxD pins via UART0 of the serial array unit of the RL78/D1A.

Transfer rate: \(1 \mathrm{M}, 500 \mathrm{k}, 250 \mathrm{k}, 115.2 \mathrm{kbps}\)

Figure 29-4. Communication with External Device


Note Connect REGC pin to ground via a capacitor ( \(0.47 \mu \mathrm{~F}\) ).

Caution Make EVdd the same potential as Vdd.

The external device generates the following signals for the RL78/D1A.

Table 29-3. Pin Connection
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{3}{|r|}{External Device} & RL78/D1A & \multirow[t]{2}{*}{Connection} \\
\hline Signal Name & I/O & Pin Function & Pin Name & \\
\hline Vdd & I/O & VDD voltage generation/power monitoring & Vdd, EVdd, SMVdd & ( \()\) \\
\hline GND & - & Ground & Vss, EVss, SMV \({ }^{\text {ss, REGC }}\) Note & ( \\
\hline CLK & Output & Clock output & - & \(\times\) \\
\hline RESETOUT & Output & Reset signal output & RESET & ( \\
\hline RxD & Input & Receive signal & TOOLOTxD & () \\
\hline TxD & Output & Transmit signal & TOOLORxD & ( \\
\hline PORT & Output & Mode signal & TOOLO & ( 0 \\
\hline SCK & Output & Transfer clock & - & \(\times\) \\
\hline
\end{tabular}

Note Connect REGC pin to ground via a capacitor ( \(0.47 \mu \mathrm{~F})\).

\section*{Caution Make EVdd the same potential as Vdd.}

Remark ©: Be sure to connect the pin.
\(x\) : The pin does not have to be connected.

\subsection*{29.3 Connection of Pins on Board}

To write the flash memory on-board by using the flash memory programmer, connectors that connect the dedicated flash memory programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be handled as described below.

\subsection*{29.3.1 P40/TOOLO pin}

In the flash memory programming mode, connect this pin to the dedicated flash memory programmer via an external 1 \(\mathrm{k} \Omega\) pull-up resistor. When this pin is used as the port pin, use that by the following method. When used as an input pin: Input of 1 ms or more width low-level is prohibited after pin reset release. Furthermore, when this pin is used via pull-down resistors, use the \(500 \mathrm{k} \Omega\) or more resistors.

When used as an output pin: When this pin is used via pull-down resistors, use the \(500 \mathrm{k} \Omega\) or more resistors.

Remark The SAU and IICA pins are not used for communication between the RL78/D1A and dedicated flash memory programmer, because single-line UART (TOOLO pin) is used.

\subsection*{29.3.2 \(\overline{\text { RESET }}\) pin}

Signal conflict will occur if the reset signal of the dedicated flash memory programmer and external device are connected to the \(\overline{\text { RESET }}\) pin that is connected to the reset signal generator on the board. To prevent this conflict, isolate the connection with the reset signal generator.

The flash memory will not be correctly programmed if the reset signal is input from the user system while the flash memory programming mode is set. Do not input any signal other than the reset signal of the dedicated flash memory programmer and external device.

Figure 29-5. Signal Conflict (RESET Pin)
RL78/D1A


In the flash memory programming mode, a signal output by another device will conflict with the signal output by the dedicated flash memory programmer. Therefore, isolate the signal of another device.

\subsection*{29.3.3 Port pins}

When the flash memory programming mode is set, all the pins not used for flash memory programming enter the same status as that immediately after reset. If external devices connected to the ports do not recognize the port status immediately after reset, the port pin must be connected to either to \(V_{D D}\), or \(V_{s s}\), via a resistor.

\subsection*{29.3.4 REGC pin}

Connect the REGC pin to GND via a capacitor ( 0.47 to \(1 \mu \mathrm{~F}\) ) in the same manner as during normal operation. Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.

\subsection*{29.3.5 X1 and X2 pins}

Connect X 1 and X 2 in the same status as in the normal operation mode.

Remark In the flash memory programming mode, the high-speed on-chip oscillator clock (fir) is used.

\subsection*{29.3.6 Power supply}

To use the supply voltage output of the flash memory programmer, connect the Vdd pin to Vdd of the flash memory programmer, and the Vss pin to GND of the flash memory programmer.

To use the on-board supply voltage, connect in compliance with the normal operation mode.
However, when writing to the flash memory by using the flash memory programmer and using the on-board supply voltage, be sure to connect the VDD and Vss pins to VDD and GND of the flash memory programmer to use the power monitor function with the flash memory programmer.

\subsection*{29.4 Data Flash}

\subsection*{29.4.1 Data flash overview}

In addition to 24 to 256 KB of code flash memory, the RL78/D1A includes 8 KB of data flash memory for storing data.


An overview of the data flash memory is provided below.
- The data flash memory can be written to by using the flash memory programmer or an external device
- Programming is performed in 8-bit units
- Blocks can be deleted in 1 KB units
- The only access by CPU instructions is byte reading (reading: four clock cycles)
- Because the data flash memory is an area exclusively used for data, it cannot be used to execute instructions (code fetching)
- Instructions can be executed from the code flash memory while rewriting the data flash memory (That is, dual operation is supported)
- Accessing the data flash memory is not possible while rewriting the code flash memory (such as during selfprogramming)
- Because the data flash memory is stopped after a reset ends, the data flash control register (DFLCTL) must be set up in order to use the data flash memory
- Manipulating the DFLCTL register is not possible while rewriting the data flash memory
- Transition to the HALT/STOP status is not possible while rewriting the data flash memory
- Programming of data flash memory is possible while the program is being run by Renesas' library.

\subsection*{29.4.2 Register controlling data flash memory}

\section*{(1) Data flash control register (DFLCTL)}

This register is used to enable or disable accessing to the data flash.
The DFLCTL register is set by a 1-bit or 8-bit memory manipulation instruction.
Reset input sets this register to 00 H .

Figure 29-6. Format of Data Flash Control Register (DFLCTL)


Caution Manipulating the DFLCTL register is not possible while rewriting the data flash memory.

\subsection*{29.4.3 Procedure for accessing data flash memory}

The data flash memory is initially stopped after a reset ends and cannot be accessed (read or programmed). To access the memory, perform the following procedure:
\(<1>\) Write 1 to bit 0 (DFLEN) of the data flash control register (DFLCTL).
<2> Wait for the setup to finish.
The time setup takes differs for each main clock mode.
<Setup time for each main clock mode>
- HS (high-speed main) mode: \(5 \mu \mathrm{~s}\)
- LS (low-speed main) mode: 720 ns
\(<3>\) After the wait, the data flash memory can be accessed.

Cautions 1. Accessing the data flash memory is not possible during the setup time.
2. Before executing a STOP instruction during the setup time, temporarily clear DFLEN to 0 .
3. Be sure to set the HIOSTOP bit in the CSC register to 0 when the CPU operates with the clock other than the high-speed on-chip oscillator clock.
4. The data flash should be read in either of following ways.
- Use the flash library provided by Renesas (EEL (Pack01) version V1.13 or later).
- Stop the DMA transfer before reading.

\subsection*{29.5 Programming Method}

\subsection*{29.5.1 Controlling flash memory}

The following figure illustrates the procedure to manipulate the flash memory.
Figure 29-7. Flash Memory Manipulation Procedure


\subsection*{29.5.2 Flash memory programming mode}

To rewrite the contents of the flash memory, set the RL78/D1A in the flash memory programming mode. To enter the mode, set as follows.
<When programming by using the dedicated flash memory programmer>
Set the TOOLO pin to the low level, and then cancel the reset. Next, communication from the dedicated flash memory programmer is performed to automatically switch to the flash memory programming mode.
<When programming by using an external device>
Set the TOOLO pin to the low level, and then cancel the reset. Keep the TOOLO pin at the low level for at least 1 ms after the reset ends, and then use UART communication to send the data "00H" from the external device. Complete UART communication within 100 ms after the reset ends.

When performing on-board writing, either switch the mode by using jumpers or perform pin processing in advance so that it will be okay if the flash memory programming mode is switched to (For details, see 29.3 Connection of Pins on Board).

Figure 29-8. Setting of Flash Memory Programming Mode

\(<1>\) The low level is input to the TOOLO pin.
<2> The pins reset ends (POR and LVD reset must end before the pin reset ends).
\(<3>\) The TOOLO pin is set to the high level.
\(<4>\) Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external and internal resets end.
tsu: How long from when the TOOLO pin is placed at the low level until a pin reset ends.
thD: How long to keep the TOOLO pin at the low level from when the external and internal resets end.

Table 29-4. Relationship Between TOOLO Pin and Operation Mode After Reset Release
\begin{tabular}{|c|l|}
\hline TOOLO & \multicolumn{1}{|c|}{ Operation Mode } \\
\hline \(\mathrm{V} D \mathrm{D}\) & Normal operation mode \\
\hline 0 & Flash memory programming mode \\
\hline
\end{tabular}

There are two flash memory programming modes for which the voltage range in which to write, erase, or verify data differs.

Table 29-5. Programming Modes and Voltages at Which Data Can Be Written, Erased, or Verified
\begin{tabular}{|c|c|c|}
\hline Mode & Voltages at which data can be written, erased, or verified & Writing Clock Frequency \\
\hline Full speed mode \({ }^{\text {Note }}\) & 2.7 V to 5.5 V & \(32 \mathrm{MHz}(\mathrm{MAX})\). \\
\hline
\end{tabular}

Note This can only be specified if the CMODEO bit is 1 .

Specify the mode that corresponds to the voltage range in which to write data. When programming by using the dedicated flash memory programmer, the mode is automatically selected by the voltage setting on GUI.

Remark For details about communication commands, see 29.5.4 Communication commands..

\subsection*{29.5.3 Selecting communication mode}

Communication mode of the RL78/D1A as follows.

Table 29-6. Communication Modes
\begin{tabular}{|l|l|l|c|c|l|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Communication \\
\multicolumn{1}{|c|}{ Mode }
\end{tabular}} & \multicolumn{4}{|c|}{ Standard Setting \({ }^{\text {Note } 1}\)} & \multirow{2}{*}{ Pins Used } \\
\cline { 2 - 5 } & \multicolumn{1}{|c|}{ Port } & \multicolumn{1}{|c|}{ Speed Note 2 } & Frequency & Multiply Rate & \\
\hline 1-line mode & UART & 115200 bps, & - & - & TOOLO \\
(when flash & & 250000 bps, & & \\
\begin{tabular}{l} 
memory \\
programmer is \\
used)
\end{tabular} & & 500000 bps, & & \\
\hline UART0 & & 1 Mbps & & \\
(when external & & 115200 bps, & - & TOOLTxD, \\
device is used) & & 250000 bps, & & TOOLRxD \\
& & 500000 bps, & & \\
\hline
\end{tabular}

Notes 1. Selection items for Standard settings on GUI of the flash memory programmer.
2. Because factors other than the baud rate error, such as the signal waveform slew, also affect UART communication, thoroughly evaluate the slew as well as the baud rate error.

\subsection*{29.5.4 Communication commands}

The RL78/D1A communicates with the dedicated flash memory programmer or external device by using commands. The signals sent from the flash memory programmer or external device to the RL78/D1A are called commands, and the signals sent from the RL78/D1A to the dedicated flash memory programmer or external device are called response.

Figure 29-9. Communication Commands


The flash memory control commands of the RL78/D1A are listed in the table below. All these commands are issued from the programmer or external device, and the RL78/D1A perform processing corresponding to the respective commands.

Table 29-7. Flash Memory Control Commands
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Classification } & \multicolumn{1}{c|}{ Command Name } & \multicolumn{1}{c|}{ Function } \\
\hline Verify & Verify & \begin{tabular}{l} 
Compares the contents of a specified area of the flash memory with \\
data transmitted from the programmer.
\end{tabular} \\
\hline Erase & Block Erase & Erases a specified area in the flash memory. \\
\hline \multirow{2}{*}{ Blank check } & Block Blank Check & \begin{tabular}{l} 
Checks if a specified block in the flash memory has been correctly \\
erased.
\end{tabular} \\
\hline \multirow{2}{*}{ Write } & Programming & Writes data to a specified area in the flash memory. \\
\hline \multirow{2}{*}{ Getting information } & Silicon Signature & \begin{tabular}{l} 
Gets the RL78/D1A information (such as the part number and flash \\
memory configuration).
\end{tabular} \\
\cline { 2 - 3 } & Checksum & Gets the checksum data for a specified area. \\
\hline \multirow{3}{*}{ Security } & Security Set & Sets security information. \\
\cline { 2 - 3 } & Security Get & Gets security information. \\
\cline { 2 - 4 } & Security Release & Release setting of prohibition of writing. \\
\hline \multirow{2}{*}{ Others } & Reset & Used to detect synchronization status of communication. \\
\cline { 2 - 3 } & Baud Rate Set & Sets baud rate when UART communication mode is selected. \\
\hline
\end{tabular}

The RL78/D1A returns a response for the command issued by the dedicated flash memory programmer or external device. The response names sent from the RL78/D1A are listed below.

Table 29-8. Response Names
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Response Name } & \multicolumn{1}{c|}{ Function } \\
\hline ACK & Acknowledges command/data. \\
\hline NAK & Acknowledges illegal command/data. \\
\hline
\end{tabular}

\subsection*{29.5.5 Description of signature data}

When the "silicon signature" command is performed, the RL78/D1A information (such as the part number, flash memory configuration, and programming firmware version) can be obtained.

Table 29-9 and 29-10 show signature data list and example of signature data list.

Table 29-9. Signature Data List
\begin{tabular}{|l|l|l|}
\hline Field name & Description & \begin{tabular}{l} 
Number of transmit \\
data
\end{tabular} \\
\hline Device code & The serial number assigned to the device & 3 bytes \\
\hline Device name & Device name (ASCII code) & 10 bytes \\
\hline Code flash memory area last address & \begin{tabular}{l} 
Last address of code flash memory area \\
(Sent from lower address. \\
Example. 00000H to 0FFFFH \((64 \mathrm{~KB}) \rightarrow \mathrm{FFH}, 1 \mathrm{FH}, 00 \mathrm{H})\)
\end{tabular} & 3 bytes \\
\hline Data flash memory area last address & \begin{tabular}{l} 
Last address of data flash memory area \\
(Sent from lower address. \\
Example. F1000H to F1FFFH \((4 \mathrm{~KB}) \rightarrow \mathrm{FFH}, 1 \mathrm{FH}, 0 \mathrm{FH})\)
\end{tabular} & 3 bytes \\
\hline Firmware version & \begin{tabular}{l} 
Version information of firmware for programming \\
\((\) Sent from upper address. \\
Example. From Ver. \(1.23 \rightarrow 01 \mathrm{H}, 02 \mathrm{H}, 03 \mathrm{H})\)
\end{tabular} & 3 bytes \\
\hline
\end{tabular}

Table 28-10. Example of Signature Data
\begin{tabular}{|c|c|c|c|}
\hline Field name & Description & Number of transmit data & Data (hexadecimal) \\
\hline Device code & RL78 protocol A & 3 bytes & \[
\begin{array}{|l}
10 \\
00 \\
06 \\
\hline
\end{array}
\] \\
\hline Device name & R5F10DPJ & 10 bytes & \[
\begin{aligned}
& 52=" \mathrm{R} " \\
& 35=" 5 " \\
& 46=" \mathrm{~F} " \\
& 31=" 1 " \\
& 30=" 0 " \\
& 44=" \mathrm{D} " \\
& 50=" \mathrm{P} " \\
& 4 \mathrm{~A}=" \mathrm{~J} " \\
& 20=" " \\
& 20=" " \\
& \hline
\end{aligned}
\] \\
\hline Code flash memory area last address & Code flash memory area 00000H to 3FFFFH ( 256 KB ) & 3 bytes & \[
\begin{aligned}
& \mathrm{FF} \\
& \mathrm{FF} \\
& 03
\end{aligned}
\] \\
\hline Data flash memory area last address & Data flash memory area F1000H to F2FFFH (8 KB) & 3 bytes & \[
\begin{array}{|l}
\hline \text { FF } \\
2 F \\
0 F \\
\hline
\end{array}
\] \\
\hline Firmware version & Ver.1.23 & 3 bytes & \[
\begin{array}{|l|}
\hline 01 \\
02 \\
03 \\
\hline
\end{array}
\] \\
\hline
\end{tabular}

\subsection*{29.6 Security Settings}

The RL78/D1A supports a security function that prohibits rewriting the user program written to the internal flash memory, so that the program cannot be changed by an unauthorized person.

The operations shown below can be performed using the Security Set command. The security setting is valid when the programming mode is set next.
- Disabling block erase

Execution of the block erase command for a specific block in the flash memory is prohibited during on-board/offboard programming. However, blocks can be erased by means of self-programming.
- Disabling write

Execution of the write command for entire blocks in the flash memory is prohibited during on-board/off-board programming. However, blocks can be written by means of self-programming.
- Disabling rewriting boot cluster 0

Execution of the block erase command and write command on boot cluster 0 ( 00000 H to 00 FFFH ) in the flash memory is prohibited by this setting.

The block erase, write commands and rewriting boot cluster 0 are enabled by the default setting when the flash memory is shipped. Security can be set by on-board/off-board programming and self-programming. Each security setting can be used in combination.

Table 29-11 shows the relationship between the erase and write commands when the RL78/D1A security function is enabled.

Remark To prohibit writing and erasing during self-programming, use the flash sealed window function (see 29.7.2 for detail).

Table 29-11. Relationship Between Enabling Security Function and Command
(1) During on-board/off-board programming
\begin{tabular}{|l|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Security } & \multicolumn{2}{c|}{ Executed Command } \\
\cline { 2 - 3 } & \multicolumn{1}{|c|}{ Block Erase } & \multicolumn{1}{c|}{ Write } \\
\hline Prohibition of block erase & Blocks cannot be erased. & Can be performed. Note \\
\hline Prohibition of writing & Blocks can be erased. & Cannot be performed. \\
\hline Prohibition of rewriting boot cluster 0 & Boot cluster 0 cannot be erased. & Boot cluster 0 cannot be written. \\
\hline
\end{tabular}

Note Confirm that no data has been written to the write area. Because data cannot be erased after block erase is prohibited, do not write data if the data has not been erased.
(2) During self-programming
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Valid Security } & \multicolumn{2}{c|}{ Executed Command } \\
& \multicolumn{1}{c|}{ Block Erase } & \\
\hline Prohibition of block erase & Blocks can be erased. & Can be performed. \\
\hline Prohibition of writing & & \\
\hline Prohibition of rewriting boot cluster 0 & Boot cluster 0 cannot be erased. & Boot cluster 0 cannot be written. \\
\hline
\end{tabular}

Remark To prohibit writing and erasing during self-programming, use the flash sealed window function (see 29.7.2 for detail).

Table 29-12. Setting Security in Each Programming Mode

\section*{(1) On-board/off-board programming}
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Security } & \multicolumn{1}{c|}{ Security Setting } & \multicolumn{1}{c|}{ How to Disable Security Setting } \\
\hline Prohibition of block erase & Set via GUI of dedicated flash memory \\
programmer, etc. & Cannot be disabled after set. \\
\cline { 1 - 1 } Prohibition of writing & & Execute security release command \\
\cline { 1 - 1 } Prohibition of rewriting boot cluster 0 & & Cannot be disabled after set. \\
\hline
\end{tabular}

Caution The security release command can be applied only when the security is not set as the block erase prohibition and the boot cluster 0 rewrite prohibition with code flash memory area and data flash memory area being blanks.

\section*{(2) Self programming}
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Security } & \multicolumn{1}{c|}{ Security Setting } & \multicolumn{1}{c|}{ How to Disable Security Setting } \\
\hline Prohibition of block erase & \begin{tabular}{l} 
Set by using flash self-programming \\
library.
\end{tabular} & \begin{tabular}{l} 
Cannot be disabled after set.
\end{tabular} \\
\cline { 1 - 1 } Prohibition of writing & \begin{tabular}{l} 
Execute security release command during \\
on-board/off-board programming (cannot \\
be disabled during self-programming)
\end{tabular} \\
\cline { 1 - 1 } Prohibition of rewriting boot cluster 0 & & Cannot be disabled after set. \\
\hline
\end{tabular}

\subsection*{29.7 Flash Memory Programming by Self-Programming}

The RL78/D1A supports a self-programming function that can be used to rewrite the flash memory via a user program. Because this function allows a user application to rewrite the flash memory by using the RL78/D1A self-programming library, it can be used to upgrade the program in the field.

Cautions 1. The self-programming function cannot be used when the CPU operates with the subsystem clock. Be sure to set the HIOSTOP bit in the CSC register to 0 when using the self-programming function if the CPU operates with the main system clock.
2. To prohibit an interrupt during self-programming, in the same way as in the normal operation mode, execute the self-programming library in the state where the IE flag is cleared (0) by the DI instruction. To enable an interrupt, clear ( 0 ) the interrupt mask flag to accept in the state where the IE flag is set (1) by the El instruction, and then execute the self-programming library.
3. Do not transit to standby mode during self-programming.

Remarks 1. For details of the self-programming function and the RL78/D1A self-programming library, refer to RL78 Microcontroller Self Programming Library Type01 User's Manual.
2. For details of the time required to execute self-programming, see the notes on use that accompany the flash self-programming library tool.

Similar to when writing data by using the flash memory programmer, there are two flash memory programming modes for which the voltage range in which to write, erase, or verify data differs.

Table 28-13. Programming Modes and Voltages at Which Data Can Be Written, Erased, or Verified
\begin{tabular}{|c|c|c|}
\hline Mode & Voltages at which data can be written, erased, or verified & Writing Clock Frequency \\
\hline Full speed mode \({ }^{\text {Note }}\) & 2.7 V to 5.5 V & \(32 \mathrm{MHz}(\mathrm{MAX})\). \\
\hline
\end{tabular}

Note This can only be specified if the CMODEO bits bit is 1 .

The argument fsl_flash_voltage_u08 must be set to 00 H when the FSL_Init function of the self-programming library provided by Renesas Electronics.

Remark For details of the self-programming function and the RL78/D1A self-programming library, refer to RL78 Microcontroller Self Programming Library Type01 User's Manual.

The following figure illustrates a flow of rewriting the flash memory by using a self-programming library.

Figure 29-10. Flow of Self Programming (Rewriting Flash Memory)


\subsection*{29.7.1 Boot swap function}

If rewriting the boot area failed by temporary power failure or other reasons, restarting a program by resetting or overwriting is disabled due to data destruction in the boot area.

The boot swap function is used to avoid this problem.
Before erasing boot cluster \(0^{\text {Note }}\), which is a boot program area, by self-programming, write a new boot program to boot cluster 1 in advance. When the program has been correctly written to boot cluster 1 , swap this boot cluster 1 and boot cluster 0 by using the set information function of the firmware of the RL78/D1A, so that boot cluster 1 is used as a boot area. After that, erase or write the original boot program area, boot cluster 0 .

As a result, even if a power failure occurs while the boot programming area is being rewritten, the program is executed correctly because it is booted from boot cluster 1 to be swapped when the program is reset and started next.

Note A boot cluster is a 8 KB area and boot clusters 0 and 1 are swapped by the boot swap function.

Figure 29-11. Boot Swap Function


In an example of above figure, it is as follows.
Boot cluster 0: Boot program area before boot swap
Boot cluster 1: Boot program area after boot swap

Figure 29-12. Example of Executing Boot Swapping


Booted by boot cluster 0


Booted by boot cluster 1
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Erasing block A} & \multirow{17}{*}{\(\square\)} & \multicolumn{2}{|l|}{Erasing block F} & \multicolumn{4}{|r|}{Writing blocks 8 to F} \\
\hline F & Boot program & & F & & & F & Boot program & \\
\hline E & Boot program & & E & & & E & Boot program & \\
\hline D & Boot program & & D & & & D & Boot program & \\
\hline C & Boot program & & C & & & C & Boot program & \\
\hline B & Boot program & & B & & & B & Boot program & \\
\hline A & & & A & & & A & Boot program & \\
\hline 9 & & & 9 & & & 9 & Boot program & \\
\hline 8 & & & 8 & & & 8 & Boot program & 02000 \\
\hline 7 & New boot program & & 7 & New boot program & \(\checkmark\) & 7 & New boot program & \\
\hline 6 & New boot program & & 6 & New boot program & & 6 & New boot program & \\
\hline 5 & New boot program & & 5 & New boot program & & 5 & New boot program & \\
\hline 4 & New boot program & & 4 & New boot program & & 4 & New boot program & \\
\hline 3 & New boot program & & 3 & New boot program & & 3 & New boot program & \\
\hline 2 & New boot program & & 2 & New boot program & & 2 & New boot program & \\
\hline 1 & New boot program & & 1 & New boot program & & 1 & New boot program & \\
\hline 0 & New boot program & & 0 & New boot program & & 0 & New boot program & 00000 \\
\hline
\end{tabular}

\subsection*{29.7.2 Flash shield window function}

The flash shield window function is provided as one of the security functions for self-programming. It disables writing to and erasing areas outside the range specified as a window only during self-programming.

The window range can be set by specifying the start and end blocks. The window range can be set or changed during both on-board/off-board programming and self-programming.

Writing to and erasing areas outside the window range are disabled during self-programming. During on-board/offboard programming, however, areas outside the range specified as a window can be written and erased.

Figure 29-13. Flash Shield Window Setting Example
(Start Block: 04H, End Block: 06H)


Cautions 1. If the rewrite-prohibited area of the boot cluster 0 overlaps with the flash shield window range, prohibition to rewrite the boot cluster 0 takes priority.
2. The flash shield window can only be used for the code flash memory (and is not supported for the data flash memory).

Table 29-14. Relationship between Flash Shield Window Function Setting/Change Methods and Commands
\begin{tabular}{|l|l|l|l|}
\hline \multicolumn{1}{|c|}{ Programming conditions } & \multicolumn{1}{|c|}{\begin{tabular}{l} 
Window Range \\
Setting/Change Methods
\end{tabular}} & \multicolumn{1}{|c|}{ Execution Commands } \\
\cline { 3 - 4 } & \multicolumn{1}{|c|}{ Block erase } & \multicolumn{1}{c|}{ Write } \\
\hline Self-programming & \begin{tabular}{l} 
Specify the starting and \\
ending blocks by the set \\
information library.
\end{tabular} & \begin{tabular}{l} 
Block erasing is enabled \\
only within the window \\
range.
\end{tabular} & \begin{tabular}{l} 
Writing is enabled only \\
within the range of \\
window range.
\end{tabular} \\
\hline \begin{tabular}{l} 
On-board/Off-board \\
programming
\end{tabular} & \begin{tabular}{l} 
Specify the starting and \\
ending blocks on GUI of \\
dedicated flash memory \\
programmer, etc.
\end{tabular} & \begin{tabular}{l} 
Block erasing is enabled \\
also outside the window \\
range.
\end{tabular} & \begin{tabular}{l} 
Writing is enabled also \\
outside the window \\
range.
\end{tabular} \\
\hline
\end{tabular}

Remark See 29.6 Security Settings to prohibit writing/erasing during on-board/off-board programming.

\section*{CHAPTER 30 ON-CHIP DEBUG FUNCTION}

\subsection*{30.1 Connecting E1 On-chip Debugging Emulator to RL78/D1A}

The RL78/D1A uses the Vdd, \(\overline{\text { RESET, TOOLO, and Vss pins to communicate with the host machine via an E1 on-chip }}\) debugging emulator. Serial communication is performed by using a single-line UART that uses the TOOLO pin.

Caution The RL78/D1A has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

Figure 30-1. Connection Example of E1 On-chip Debugging Emulator and RL78/D1A


Notes 1. Connecting the dotted line is not necessary during flash programming.
2. If the reset circuit on the target system does not have a buffer and generates a reset signal only with resistors and capacitors, this pull-up resistor is not necessary.

Caution This circuit diagram is assumed that the reset signal outputs from an N-ch O.D. buffer (output resistor: \(100 \Omega\) or less)

\subsection*{30.2 On-Chip Debug Security ID}

The RL78/D1A has an on-chip debug operation control bit in the flash memory at 000C3H (see CHAPTER 28 OPTION BYTE) and an on-chip debug security ID setting area at 000 C 4 H to 000 CDH , to prevent third parties from reading memory content.

When the boot swap function is used, also set a value that is the same as that of 020 C 3 H and 020 C 4 H to 020 CDH in advance, because \(000 \mathrm{C} 3 \mathrm{H}, 000 \mathrm{C} 4 \mathrm{H}\) to 000 CDH and 020 C 3 H , and 020 C 4 H to 020 CDH are switched.

Table 30-1. On-Chip Debug Security ID
\begin{tabular}{|c|c|}
\hline Address & On-Chip Debug Security ID \\
\hline 0000 C 4 H to 000 CDH & \multirow{2}{*}{ Any ID code of 10 bytes } \\
\cline { 1 - 1 } 020 C 4 H to 020 CDH & \\
\hline
\end{tabular}

\subsection*{30.3 Securing of User Resources}

To perform communication between the RL78/D1A and E1 on-chip debugging emulator, as well as each debug function, the securing of memory space must be done beforehand.

If Renesas Electronics assembler or compiler is used, the items can be set by using linker options.
(1) Securement of memory space

The shaded portions in Figure 30-2 are the areas reserved for placing the debug monitor program, so user programs or data cannot be allocated in these spaces. When using the on-chip debug function, these spaces must be secured so as not to be used by the user program. Moreover, this area must not be rewritten by the user program.

Figure 30-2. Memory Spaces Where Debug Monitor Programs Are Allocated


Notes 1. Address differs depending on products as follows.
\begin{tabular}{|c|c|}
\hline Products (code flash memory capacity) & Address of Note 1 \\
\hline R5F10CGB & 05C00H to 05FFFH \\
\hline R5F10CGC, R5F10DGC & 07 COOH to 07FFFH \\
\hline R5F10CxD, R5F10DxD ( \(x=G, L, M\) ) & OBCOOH to OBFFFH \\
\hline R5F10CME, R5F10DxE ( \(\mathrm{x}=\mathrm{G}, \mathrm{L}, \mathrm{M}, \mathrm{P}\) ) & OFCOOH to OFFFFH \\
\hline R5F10DxF ( \(\mathrm{x}=\mathrm{M}, \mathrm{P}\) ) & 17 COOH to 17FFFH \\
\hline R5F10DxG ( \(\mathrm{x}=\mathrm{M}, \mathrm{P}\) ) & 1 FCOOH to 1FFFFH \\
\hline R5F10DxJ, R5F10TPJ ( \(x=M, P\) ) & 3 FCOOH to 3FFFFH \\
\hline R5F10DPK & 5 FCOOH to 5FFFFH \\
\hline R5F10DPL, R5F10DSx ( \(x=L, K, \mathrm{~J}\) ) & 7FCOOH to 7FFFFH \\
\hline
\end{tabular}
2. When real-time RAM monitor (RRM) function and dynamic memory modification (DMM) function are not used, it is 256 bytes
3. In debugging, reset vector is rewritten to address allocated to a monitor program.
4. Since this area is allocated immediately before the stack area, the address of this area varies depending on the stack increase and decrease. That is, 4 extra bytes are consumed for the stack area used. When using self-programming, 12 extra bytes are consumed for the stack area used.

\section*{CHAPTER 31 BCD CORRECTION CIRCUIT}

\subsection*{31.1 BCD Correction Circuit Function}

The result of addition/subtraction of the BCD (binary-coded decimal) code and BCD code can be obtained as BCD code with this circuit.

The decimal correction operation result is obtained by performing addition/subtraction having the A register as the operand and then adding/ subtracting the BCD correction result register (BCDADJ).

\subsection*{31.2 Registers Used by BCD Correction Circuit}

The BCD correction circuit uses the following registers.
- BCD correction result register (BCDADJ)
(1) BCD correction result register (BCDADJ)

The BCDADJ register stores correction values for obtaining the add/subtract result as BCD code through add/subtract instructions using the A register as the operand.

The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags.
The BCDADJ register is read by an 8-bit memory manipulation instruction.
Reset input sets this register to undefined.

Figure 31-1. Format of BCD Correction Result Register (BCDADJ)


\subsection*{31.3 BCD Correction Circuit Operation}

The basic operation of the BCD correction circuit is as follows.
(1) Addition: Calculating the result of adding a BCD code value and another BCD code value by using a \(B C D\) code value
\(<1>\) The BCD code value to which addition is performed is stored in the A register.
<2> By adding the value of the A register and the second operand (value of one more BCD code to be added) as are in binary, the binary operation result is stored in the A register and the correction value is stored in the BCD correction result register (BCDADJ).
<3> Decimal correction is performed by adding in binary the value of the A register (addition result in binary) and the BCDADJ register (correction value), and the correction result is stored in the A register and CY flag.

Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

Examples are shown below.

Example 1: \(99+89=188\)
\begin{tabular}{|ll|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Instruction } & A Register & CY Flag & AC Flag & BCDADJ Register \\
\hline MOV A, \#99H & \(;<1>\) & 99 H & - & - & - \\
\cline { 3 - 6 } ADD A, \#89H & \(;<2>\) & 22 H & 1 & 1 & 66 H \\
\cline { 3 - 6 } ADD A, !BCDADJ & \(;<3>\) & 88 H & 1 & 0 & - \\
\hline
\end{tabular}

Example 2: \(85+15=100\)
\begin{tabular}{|ll|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Instruction } & A Register & CY Flag & AC Flag & BCDADJ Register \\
\hline MOV A, \#85H & \(;<1>\) & 85 H & - & - & - \\
\cline { 3 - 6 } ADD A, \#15H & \(;<2>\) & 9 AH & 0 & 0 & 66 H \\
\cline { 3 - 6 } ADD A, !BCDADJ & \(;<3>\) & 00 H & 1 & 1 & - \\
\hline
\end{tabular}

Example 3: \(80+80=160\)
\begin{tabular}{|cc|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Instruction } & A Register & CY Flag & AC Flag & BCDADJ Register \\
\hline MOV A, \#80H & \(;<1>\) & 80 H & - & - & - \\
\cline { 3 - 6 } ADD A, \#80H & \(;<2>\) & 00 H & 1 & 0 & 60 H \\
\cline { 3 - 6 } ADD A, !BCDADJ & \(;<3>\) & 60 H & 1 & 0 & - \\
\hline
\end{tabular}
(2) Subtraction: Calculating the result of subtracting a BCD code value from another BCD code value by using a BCD code value
\(<1>\) The BCD code value from which subtraction is performed is stored in the A register.
\(<2>\) By subtracting the value of the second operand (value of BCD code to be subtracted) from the A register as is in binary, the calculation result in binary is stored in the A register, and the correction value is stored in the BCD correction result register (BCDADJ).
\(<3>\) Decimal correction is performed by subtracting the value of the BCDADJ register (correction value) from the A register (subtraction result in binary) in binary, and the correction result is stored in the A register and CY flag.

Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Example: \(91-52=39\)
\begin{tabular}{|ll|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Instruction } & A Register & CY Flag & AC Flag & BCDADJ Register \\
\hline MOV A, \#91H & \(;<1>\) & 91 H & - & - & - \\
\cline { 4 - 6 } SUB A, \#52H & \(;<2>\) & \(3 F H\) & 0 & 1 & 06 H \\
\cline { 4 - 6 } SUB A, ! BCDADJ & \(;<3>\) & 39 H & 0 & 0 & - \\
\hline
\end{tabular}

\section*{CHAPTER 32 INSTRUCTION SET}

This chapter lists the instructions in the RL78 microcontroller instruction set. For details of each operation and operation code, refer to the separate document RL78 Family User's Manual: Software (R01US0015E).

Remark The shaded parts of the tables in Table 32-5 Operation List indicate the operation or instruction format that is newly added for the RL78 microcontrollers.

\subsection*{32.1 Conventions Used in Operation List}

\subsection*{32.1.1 Operand identifiers and specification methods}

Operands are described in the "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more description methods, select one of them. Alphabetic letters in capitals and the symbols, \#, !, !!, \$, \$!, [ ], and ES: are keywords and are described as they are. Each symbol has the following meaning.
- \#: Immediate data specification
- !: 16-bit absolute address specification
- !!: 20-bit absolute address specification
- \$: 8-bit relative address specification
- \$!: 16-bit relative address specification
- [ ]: Indirect address specification
- ES:: Extension address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the \#, !, !!, \$, \$!, [ ], and ES: symbols.

For operand register identifiers, \(r\) and \(r p\), either function names ( \(X, A, C\), etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Table 32-1. Operand Identifiers and Specification Methods
\begin{tabular}{|c|c|}
\hline Identifier & Description Method \\
\hline \begin{tabular}{l}
rp \\
sfr \\
sfrp
\end{tabular} & \begin{tabular}{l}
\[
X(R 0), A(R 1), C(R 2), B(R 3), E(R 4), D(R 5), L(R 6), H(R 7)
\] \\
AX (RP0), BC (RP1), DE (RP2), HL (RP3) \\
Special-function register symbol (SFR symbol) FFF00H to FFFFFH \\
Special-function register symbols (16-bit manipulatable SFR symbol. Even addresses only \({ }^{\text {Note }}\) ) FFFOOH to \\
FFFFFH
\end{tabular} \\
\hline \begin{tabular}{l}
saddr \\
saddrp
\end{tabular} & \begin{tabular}{l}
FFE20H to FFF1FH Immediate data or labels \\
FFE20H to FF1FH Immediate data or labels (even addresses only \({ }^{\text {Note }}\) )
\end{tabular} \\
\hline \begin{tabular}{l}
addr20 \\
addr16 \\
addr5
\end{tabular} & 00000 H to FFFFFFH Immediate data or labels 0000 H to FFFFH Immediate data or labels (only even addresses for 16 -bit data transfer instructions \({ }^{\text {Note }}\) ) 0080H to 00BFH Immediate data or labels (even addresses only) \\
\hline \begin{tabular}{l}
word \\
byte \\
bit
\end{tabular} & \begin{tabular}{l}
16-bit immediate data or label \\
8-bit immediate data or label \\
3-bit immediate data or label
\end{tabular} \\
\hline RBn & RB0 to RB3 \\
\hline
\end{tabular}

Note Bit \(0=0\) when an odd address is specified.
Remark The special function registers can be described to operand sfr as symbols. See Table 3-5 SFR List for the symbols of the special function registers. The extended special function registers can be described to operand !addr16 as symbols. See Table 3-6 Extended SFR (2nd SFR) List for the symbols of the extended special function registers.

\subsection*{32.1.2 Description of operation column}

The operation when the instruction is executed is shown in the "Operation" column using the following symbols.

Table 32-2. Symbols in "Operation" Column
\begin{tabular}{|c|c|}
\hline Symbol & Function \\
\hline A & A register; 8-bit accumulator \\
\hline X & X register \\
\hline B & B register \\
\hline C & C register \\
\hline D & D register \\
\hline E & E register \\
\hline H & H register \\
\hline L & L register \\
\hline ES & ES register \\
\hline CS & CS register \\
\hline AX & AX register pair; 16-bit accumulator \\
\hline BC & BC register pair \\
\hline DE & DE register pair \\
\hline HL & HL register pair \\
\hline PC & Program counter \\
\hline SP & Stack pointer \\
\hline PSW & Program status word \\
\hline CY & Carry flag \\
\hline AC & Auxiliary carry flag \\
\hline Z & Zero flag \\
\hline RBS & Register bank select flag \\
\hline IE & Interrupt request enable flag \\
\hline () & Memory contents indicated by address or register contents in parentheses \\
\hline \[
\begin{aligned}
& X_{H}, X_{L} \\
& X_{s}, X_{H}, X_{L}
\end{aligned}
\] & \begin{tabular}{l}
16-bit registers: \(X_{H}=\) higher 8 bits, \(X_{L}=\) lower 8 bits \\
20-bit registers: \(X_{s}=(\) bits 19 to 16\(), X_{H}=(\) bits 15 to 8\(), X_{L}=(\) bits 7 to 0 )
\end{tabular} \\
\hline \(\wedge\) & Logical product (AND) \\
\hline \(\checkmark\) & Logical sum (OR) \\
\hline \(\forall\) & Exclusive logical sum (exclusive OR) \\
\hline - & Inverted data \\
\hline addr5 & 16-bit immediate data (even addresses only in 0080H to 00BFH) \\
\hline addr16 & 16-bit immediate data \\
\hline addr20 & 20-bit immediate data \\
\hline jdisp8 & Signed 8-bit data (displacement value) \\
\hline jdisp16 & Signed 16-bit data (displacement value) \\
\hline
\end{tabular}

\subsection*{32.1.3 Description of flag operation column}

The change of the flag value when the instruction is executed is shown in the "Flag" column using the following symbols.

Table 32-3. Symbols in "Flag" Column
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Symbol } & \multicolumn{1}{c|}{ Change of Flag Value } \\
\hline (Blank) & Unchanged \\
0 & Cleared to 0 \\
1 & Set to 1 \\
\(\times\) & Set/cleared according to the result \\
R & Previously saved value is restored \\
\hline
\end{tabular}

\subsection*{32.1.4 PREFIX instruction}

Instructions with "ES:" have a PREFIX operation code as a prefix to extend the accessible data area to the 1 MB space ( 00000 H to FFFFFH ), by adding the ES register value to the 64 KB space from F0000H to FFFFFH. When a PREFIX operation code is attached as a prefix to the target instruction, only one instruction immediately after the PREFIX operation code is executed as the addresses with the ES register value added.

A interrupt and DMA transfer are not acknowledged between a PREFIX instruction code and the instruction immediately after.

Table 32-4. Use Example of PREFIX Operation Code
\begin{tabular}{|l|c|c|c|c|c|}
\hline \multirow{2}{*}{\multicolumn{1}{|c|}{ Instruction }} & \multicolumn{5}{c|}{ Opcode } \\
\cline { 2 - 6 } & 1 & 2 & 3 & 4 & 5 \\
\hline MOV !addr16, \#byte & CFH & \multicolumn{6}{|c|}{ !addr16 } & \#byte & - \\
\hline MOV ES:!addr16, \#byte & 11 H & CFH & \multicolumn{2}{|c|}{ !addr16 } & \#byte \\
\hline MOV A, [HL] & 8 BH & - & - & - & - \\
\hline MOV A, ES:[HL] & 11 H & \(8 B H\) & - & - & - \\
\hline
\end{tabular}

Caution Set the ES register value with MOV ES, A, etc., before executing the PREFIX instruction.

\subsection*{32.2 Operation List}

Table 32-5. Operation List (1/17)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction Group} & \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Bytes} & \multicolumn{2}{|c|}{Clocks} & \multirow[t]{2}{*}{Operation} & Flag \\
\hline & & & & Note 1 & Note 2 & & Z AC CY \\
\hline \multirow[t]{30}{*}{8-bit data transfer} & \multirow[t]{30}{*}{MOV} & r, \#byte & 2 & 1 & - & \(r \leftarrow\) byte & \\
\hline & & saddr, \#byte & 3 & 1 & - & (saddr) \(\leftarrow\) byte & \\
\hline & & sfr, \#byte & 3 & 1 & - & sfr \(\leftarrow\) byte & \\
\hline & & !addr16, \#byte & 4 & 1 & - & (addr16) \(\leftarrow\) byte & \\
\hline & & A, r Note 3 & 1 & 1 & - & \(\mathrm{A} \leftarrow \mathrm{r}\) & \\
\hline & & \(r, A \quad\) Note 3 & 1 & 1 & - & \(r \leftarrow A\) & \\
\hline & & A, saddr & 2 & 1 & - & \(\mathrm{A} \leftarrow\) (saddr) & \\
\hline & & saddr, A & 2 & 1 & - & (saddr) \(\leftarrow \mathrm{A}\) & \\
\hline & & A, sfr & 2 & 1 & - & \(\mathrm{A} \leftarrow \mathrm{sfr}\) & \\
\hline & & sfr, A & 2 & 1 & - & \(\mathrm{sfr} \leftarrow \mathrm{A}\) & \\
\hline & & A, !addr16 & 3 & 1 & 4 & A \(\leftarrow\) ( addr16) & \\
\hline & & !addr16, A & 3 & 1 & - & (addr16) \(\leftarrow \mathrm{A}\) & \\
\hline & & PSW, \#byte & 3 & 3 & - & PSW \(\leftarrow\) byte & \(\times \times\) \\
\hline & & A, PSW & 2 & 1 & - & \(\mathrm{A} \leftarrow \mathrm{PSW}\) & \\
\hline & & PSW, A & 2 & 3 & - & PSW \(\leftarrow \mathrm{A}\) & \(\times \times\) \\
\hline & & ES, \#byte & 2 & 1 & - & ES \(\leftarrow\) byte & \\
\hline & & ES, saddr & 3 & 1 & - & ES \(\leftarrow\) ( saddr) & \\
\hline & & A, ES & 2 & 1 & - & \(\mathrm{A} \leftarrow \mathrm{ES}\) & \\
\hline & & ES, A & 2 & 1 & - & ES \(\leftarrow \mathrm{A}\) & \\
\hline & & CS, \#byte & 3 & 1 & - & CS \(\leftarrow\) byte & \\
\hline & & A, CS & 2 & 1 & - & \(\mathrm{A} \leftarrow \mathrm{CS}\) & \\
\hline & & CS, A & 2 & 1 & - & \(\mathrm{CS} \leftarrow \mathrm{A}\) & \\
\hline & & A, [DE] & 1 & 1 & 4 & \(A \leftarrow(D E)\) & \\
\hline & & [DE], A & 1 & 1 & - & \((\mathrm{DE}) \leftarrow \mathrm{A}\) & \\
\hline & & [DE + byte], \#byte & 3 & 1 & - & (DE + byte) \(\leftarrow\) byte & \\
\hline & & A, [DE + byte] & 2 & 1 & 4 & A \(\leftarrow(\) DE + byte \()\) & \\
\hline & & [DE + byte], A & 2 & 1 & - & (DE + byte) \(\leftarrow\) A & \\
\hline & & A, [HL] & 1 & 1 & 4 & \(A \leftarrow(H L)\) & \\
\hline & & [HL], A & 1 & 1 & - & \((\mathrm{HL}) \leftarrow \mathrm{A}\) & \\
\hline & & [HL + byte], \#byte & 3 & 1 & - & \((\mathrm{HL}+\) byte \() \leftarrow\) byte & \\
\hline
\end{tabular}

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.
2. When the program memory area is accessed.
3. Except \(r=A\)

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).
2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3, maximum.

Table 32-5. Operation List (2/17)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction Group} & \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Bytes} & \multicolumn{2}{|r|}{Clocks} & \multirow[t]{2}{*}{Operation} & Flag \\
\hline & & & & Note 1 & Note 2 & & Z AC CY \\
\hline \multirow[t]{32}{*}{8-bit data transfer} & \multirow[t]{32}{*}{MOV} & A, [HL + byte] & 2 & 1 & 4 & \(\mathrm{A} \leftarrow(\mathrm{HL}+\) byte \()\) & \\
\hline & & [HL + byte], A & 2 & 1 & - & \((\mathrm{HL}+\) byte \() \leftarrow \mathrm{A}\) & \\
\hline & & A, [HL + B] & 2 & 1 & 4 & \(A \leftarrow(H L+B)\) & \\
\hline & & [ \(\mathrm{HL}+\mathrm{B}], \mathrm{A}\) & 2 & 1 & - & \((\mathrm{HL}+\mathrm{B}) \leftarrow \mathrm{A}\) & \\
\hline & & A, [ \(\mathrm{HL}+\mathrm{C}\) ] & 2 & 1 & 4 & \(\mathrm{A} \leftarrow(\mathrm{HL}+\mathrm{C})\) & \\
\hline & & [ \(\mathrm{HL}+\mathrm{C}], \mathrm{A}\) & 2 & 1 & - & \((\mathrm{HL}+\mathrm{C}) \leftarrow \mathrm{A}\) & \\
\hline & & word[B], \#byte & 4 & 1 & - & (B+ word) \(\leftarrow\) byte & \\
\hline & & A, word[B] & 3 & 1 & 4 & \(A \leftarrow(B+\) word \()\) & \\
\hline & & word[B], A & 3 & 1 & - & \((\mathrm{B}+\) word \() \leftarrow \mathrm{A}\) & \\
\hline & & word[C], \#byte & 4 & 1 & - & \((\mathrm{C}+\) word \() \leftarrow\) byte & \\
\hline & & A, word[C] & 3 & 1 & 4 & \(A \leftarrow(C+\) word \()\) & \\
\hline & & word[C], A & 3 & 1 & - & \((\mathrm{C}+\) word \() \leftarrow \mathrm{A}\) & \\
\hline & & word[BC], \#byte & 4 & 1 & - & (BC + word) \(\leftarrow\) byte & \\
\hline & & A, word[BC] & 3 & 1 & 4 & \(A \leftarrow(B C+\) word \()\) & \\
\hline & & word[BC], A & 3 & 1 & - & (BC + word \() \leftarrow \mathrm{A}\) & \\
\hline & & [SP + byte], \#byte & 3 & 1 & - & (SP + byte) \(\leftarrow\) byte & \\
\hline & & A, [SP + byte] & 2 & 1 & - & \(\mathrm{A} \leftarrow(\mathrm{SP}+\) byte \()\) & \\
\hline & & [SP + byte], A & 2 & 1 & - & (SP + byte) \(\leftarrow \mathrm{A}\) & \\
\hline & & B, saddr & 2 & 1 & - & \(\mathrm{B} \leftarrow\) (saddr) & \\
\hline & & B, !addr16 & 3 & 1 & 4 & \(\mathrm{B} \leftarrow\) (addr16) & \\
\hline & & C, saddr & 2 & 1 & - & \(\mathrm{C} \leftarrow\) (saddr) & \\
\hline & & C, !addr16 & 3 & 1 & 4 & \(\mathrm{C} \leftarrow\) ( addr16) & \\
\hline & & X, saddr & 2 & 1 & - & \(X \leftarrow\) (saddr) & \\
\hline & & X, !addr16 & 3 & 1 & 4 & \(\mathrm{X} \leftarrow\) (addr16) & \\
\hline & & ES:!addr16, \#byte & 5 & 2 & - & \((\) ES, addr16) \(\leftarrow\) byte & \\
\hline & & A, ES:!addr16 & 4 & 2 & 5 & \(A \leftarrow(E S, ~ a d d r 16)\) & \\
\hline & & ES:!addr16, A & 4 & 2 & - & \((E S\), addr16) \(\leftarrow \mathrm{A}\) & \\
\hline & & A, ES:[DE] & 2 & 2 & 5 & \(A \leftarrow(E S, D E)\) & \\
\hline & & ES:[DE], A & 2 & 2 & - & \((\mathrm{ES}, \mathrm{DE}) \leftarrow \mathrm{A}\) & \\
\hline & & ES:[DE + byte],\#byte & 4 & 2 & - & \(((\) ES, DE \()+\) byte \() \leftarrow\) byte & \\
\hline & & A, ES:[DE + byte] & 3 & 2 & 5 & \(A \leftarrow((E S, D E)+\) byte \()\) & \\
\hline & & ES:[DE + byte], A & 3 & 2 & - & \(((E S, ~ D E)+\) byte \() \leftarrow \mathrm{A}\) & \\
\hline
\end{tabular}

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.
2. When the program memory area is accessed.

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).
2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3 , maximum.

Table 32-5. Operation List (3/17)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction Group} & \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Bytes} & \multicolumn{2}{|l|}{Clocks} & \multirow[t]{2}{*}{Operation} & Flag \\
\hline & & & & Note 1 & Note 2 & & Z AC CY \\
\hline \multirow[t]{31}{*}{8-bit data transfer} & \multirow[t]{21}{*}{MOV} & A, ES:[HL] & 2 & 2 & 5 & \(A \leftarrow(E S, H L)\) & \\
\hline & & ES:[HL], A & 2 & 2 & - & \((\mathrm{ES}, \mathrm{HL}) \leftarrow \mathrm{A}\) & \\
\hline & & ES:[HL + byte],\#byte & 4 & 2 & - & \(((\mathrm{ES}, \mathrm{HL})+\) byte \() \leftarrow\) byte & \\
\hline & & A, ES:[HL + byte] & 3 & 2 & 5 & \(\mathrm{A} \leftarrow((\mathrm{ES}, \mathrm{HL})+\) byte \()\) & \\
\hline & & ES:[HL + byte], A & 3 & 2 & - & \(((E S, H L)+\) byte \() \leftarrow A\) & \\
\hline & & A, ES:[HL + B] & 3 & 2 & 5 & \(A \leftarrow((E S, H L)+B)\) & \\
\hline & & ES:[HL + B], A & 3 & 2 & - & \(((E S, H L)+B) \leftarrow A\) & \\
\hline & & A, ES:[HL + C] & 3 & 2 & 5 & \(A \leftarrow((E S, H L)+C)\) & \\
\hline & & ES:[HL + C], A & 3 & 2 & - & \(((E S, H L)+C) \leftarrow A\) & \\
\hline & & ES:word[B], \#byte & 5 & 2 & - & \(((E S, B)+\) word \() \leftarrow\) byte & \\
\hline & & A, ES:word[B] & 4 & 2 & 5 & \(A \leftarrow((E S, B)+\) word \()\) & \\
\hline & & ES:word[B], A & 4 & 2 & - & \(((E S, B)+\) word \() \leftarrow A\) & \\
\hline & & ES:word[C], \#byte & 5 & 2 & - & \(((E S, C)+\) word \() \leftarrow\) byte & \\
\hline & & A, ES:word[C] & 4 & 2 & 5 & A \(\leftarrow((E S, C)+\) word \()\) & \\
\hline & & ES:word[C], A & 4 & 2 & - & \(((E S, C)+\) word \() \leftarrow A\) & \\
\hline & & ES:word[BC], \#byte & 5 & 2 & - & \(((\) ES, BC \()+\) word \() \leftarrow\) byte & \\
\hline & & A, ES:word[BC] & 4 & 2 & 5 & \(A \leftarrow((E S, B C)+\) word \()\) & \\
\hline & & ES:word[BC], A & 4 & 2 & - & \(((\) ES, BC \()+\) word \() \leftarrow \mathrm{A}\) & \\
\hline & & B, ES:!addr16 & 4 & 2 & 5 & \(\mathrm{B} \leftarrow\) (ES, addr16) & \\
\hline & & C, ES:!addr16 & 4 & 2 & 5 & \(\mathrm{C} \leftarrow(\mathrm{ES}\), addr16) & \\
\hline & & X, ES:!addr16 & 4 & 2 & 5 & \(\mathrm{X} \leftarrow\) (ES, addr16) & \\
\hline & \multirow[t]{10}{*}{XCH} & A, r Note 3 & \[
\begin{array}{|l|}
\hline 1(r=X) \\
2(\text { other } \\
\text { than } r=X) \\
\hline
\end{array}
\] & 1 & - & \(A \longleftrightarrow r\) & \\
\hline & & A, saddr & 3 & 2 & - & A \(\longleftrightarrow\) (saddr) & \\
\hline & & A, sfr & 3 & 2 & - & \(\mathrm{A} \longleftrightarrow \mathrm{sfr}\) & \\
\hline & & A, !addr16 & 4 & 2 & - & \(\mathrm{A} \longleftrightarrow\) (addr16) & \\
\hline & & A, [DE] & 2 & 2 & - & \(A \longleftrightarrow\) (DE) & \\
\hline & & A, [DE + byte] & 3 & 2 & - & A & \\
\hline & & A, [HL] & 2 & 2 & - & \(A \longleftrightarrow(H L)\) & \\
\hline & & A, [HL + byte] & 3 & 2 & - & \(\mathrm{A} \longleftrightarrow\) (HL + byte) & \\
\hline & & A, [HL + B] & 2 & 2 & - & \(\mathrm{A} \longleftrightarrow(\mathrm{HL}+\mathrm{B})\) & \\
\hline & & A, [ \(\mathrm{HL}+\mathrm{C}\) ] & 2 & 2 & - & \(\mathrm{A} \longleftrightarrow(\mathrm{HL}+\mathrm{C})\) & \\
\hline
\end{tabular}

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.
2. When the program memory area is accessed.
3. Except \(r=A\)

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).
2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3, maximum.

Table 32-5. Operation List (4/17)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction Group} & \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Bytes} & \multicolumn{2}{|r|}{Clocks} & \multirow[t]{2}{*}{Operation} & Flag \\
\hline & & & & Note 1 & Note 2 & & Z AC CY \\
\hline \multirow[t]{23}{*}{8-bit data transfer} & \multirow[t]{7}{*}{XCH} & A, ES:!addr16 & 5 & 3 & - & \(A \longleftrightarrow(E S, ~ a d d r 16)\) & \\
\hline & & A, ES:[DE] & 3 & 3 & - & \(A \longleftrightarrow(E S, D E)\) & \\
\hline & & A, ES:[DE + byte] & 4 & 3 & - & \(A \longleftrightarrow(\) (ES, DE) + byte) & \\
\hline & & A, ES:[HL] & 3 & 3 & - & \(A \longleftrightarrow(E S, H L)\) & \\
\hline & & A, ES:[HL + byte] & 4 & 3 & - & \(A \longleftrightarrow(\) (ES, HL) + byte \()\) & \\
\hline & & A, ES:[HL + B] & 3 & 3 & - & \(A \longleftrightarrow((E S, H L)+B)\) & \\
\hline & & A, ES:[HL + C] & 3 & 3 & - & \(A \longleftrightarrow((E S, H L)+C)\) & \\
\hline & \multirow[t]{7}{*}{ONEB} & A & 1 & 1 & - & \(\mathrm{A} \leftarrow 01 \mathrm{H}\) & \\
\hline & & X & 1 & 1 & - & \(X \leftarrow 01 \mathrm{H}\) & \\
\hline & & B & 1 & 1 & - & \(\mathrm{B} \leftarrow 01 \mathrm{H}\) & \\
\hline & & C & 1 & 1 & - & \(\mathrm{C} \leftarrow 01 \mathrm{H}\) & \\
\hline & & saddr & 2 & 1 & - & (saddr) \(\leftarrow 01 \mathrm{H}\) & \\
\hline & & !addr16 & 3 & 1 & - & (addr16) \(\leftarrow 01 \mathrm{H}\) & \\
\hline & & ES:!addr16 & 4 & 2 & - & \((\) ES, addr16) \(\leftarrow 01 \mathrm{H}\) & \\
\hline & \multirow[t]{7}{*}{CLRB} & A & 1 & 1 & - & \(\mathrm{A} \leftarrow 00 \mathrm{H}\) & \\
\hline & & X & 1 & 1 & - & \(\mathrm{X} \leftarrow \mathrm{OOH}\) & \\
\hline & & B & 1 & 1 & - & \(\mathrm{B} \leftarrow 00 \mathrm{H}\) & \\
\hline & & C & 1 & 1 & - & \(\mathrm{C} \leftarrow \mathrm{OOH}\) & \\
\hline & & saddr & 2 & 1 & - & (saddr) \(\leftarrow 00 \mathrm{H}\) & \\
\hline & & !addr16 & 3 & 1 & - & (addr16) \(\leftarrow 00 \mathrm{H}\) & \\
\hline & & ES:!addr16 & 4 & 2 & - & \((\) ES, addr 16\() \leftarrow 00 \mathrm{H}\) & \\
\hline & \multirow[t]{2}{*}{MOVS} & [HL + byte], X & 3 & 1 & - & \((\mathrm{HL}+\) byte \() \leftarrow \mathrm{X}\) & \(x \quad x\) \\
\hline & & ES:[HL + byte], X & 4 & 2 & - & \((\) ES, \(\mathrm{HL}+\) byte \() \leftarrow \mathrm{X}\) & \(x \quad \times\) \\
\hline \multirow[t]{9}{*}{\begin{tabular}{l}
16-bit \\
data \\
transfer
\end{tabular}} & \multirow[t]{9}{*}{MOVW} & rp, \#word & 3 & 1 & - & \(\mathrm{rp} \leftarrow\) word & \\
\hline & & saddrp, \#word & 4 & 1 & - & (saddrp) \(\leftarrow\) word & \\
\hline & & sfrp, \#word & 4 & 1 & - & sfrp \(\leftarrow\) word & \\
\hline & & AX, saddrp & 2 & 1 & - & \(\mathrm{AX} \leftarrow\) (saddrp) & \\
\hline & & saddrp, AX & 2 & 1 & - & (saddrp) \(\leftarrow\) AX & \\
\hline & & AX, sfrp & 2 & 1 & - & \(\mathrm{AX} \leftarrow \mathrm{sfrp}\) & \\
\hline & & sfrp, AX & 2 & 1 & - & \(\operatorname{sfrp} \leftarrow A X\) & \\
\hline & & AX, rp Note 3 & 1 & 1 & - & \(A X \leftarrow r p\) & \\
\hline & & rp, AX Note 3 & 1 & 1 & - & \(\mathrm{rp} \leftarrow \mathrm{AX}\) & \\
\hline
\end{tabular}

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.
2. When the program memory area is accessed.
3. Except rp = AX

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcru) selected by the system clock control register (CKC).
2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3 , maximum.

Table 32-5. Operation List (5/17)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction Group} & \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Bytes} & \multicolumn{2}{|r|}{Clocks} & \multirow[t]{2}{*}{Operation} & Flag \\
\hline & & & & Note 1 & Note 2 & & Z AC CY \\
\hline \multirow[t]{32}{*}{\begin{tabular}{l}
16-bit \\
data transfer
\end{tabular}} & \multirow[t]{32}{*}{MOVW} & AX, !addr16 & 3 & 1 & 4 & \(\mathrm{AX} \leftarrow\) (addr16) & \\
\hline & & !addr16, AX & 3 & 1 & - & (addr16) \(\leftarrow A X\) & \\
\hline & & AX, [DE] & 1 & 1 & 4 & \(A X \leftarrow(D E)\) & \\
\hline & & [DE], AX & 1 & 1 & - & \((\mathrm{DE}) \leftarrow \mathrm{AX}\) & \\
\hline & & AX, [DE + byte] & 2 & 1 & 4 & \(\mathrm{AX} \leftarrow(\mathrm{DE}+\) byte \()\) & \\
\hline & & [DE + byte], AX & 2 & 1 & - & (DE + byte) \(\leftarrow \mathrm{AX}\) & \\
\hline & & AX, [HL] & 1 & 1 & 4 & \(A X \leftarrow(H L)\) & \\
\hline & & [HL], AX & 1 & 1 & - & \((\mathrm{HL}) \leftarrow \mathrm{AX}\) & \\
\hline & & AX, [HL + byte] & 2 & 1 & 4 & \(A X \leftarrow(H L+\) byte \()\) & \\
\hline & & [HL + byte], AX & 2 & 1 & - & \((\mathrm{HL}+\) byte \() \leftarrow A X\) & \\
\hline & & AX, word[B] & 3 & 1 & 4 & \(A X \leftarrow\) (B+word) & \\
\hline & & word[B], AX & 3 & 1 & - & (B + word) \(\leftarrow \mathrm{AX}\) & \\
\hline & & AX, word[C] & 3 & 1 & 4 & \(\mathrm{AX} \leftarrow(\mathrm{C}+\) word \()\) & \\
\hline & & word[C], AX & 3 & 1 & - & \((\mathrm{C}+\) word) \(\leftarrow \mathrm{AX}\) & \\
\hline & & \(A X\), word[BC] & 3 & 1 & 4 & \(A X \leftarrow(B C+\) word \()\) & \\
\hline & & word[BC], AX & 3 & 1 & - & \((B C+\) word \() \leftarrow A X\) & \\
\hline & & AX, [SP + byte] & 2 & 1 & - & \(A X \leftarrow(S P+\) byte \()\) & \\
\hline & & [SP + byte], AX & 2 & 1 & - & \((\mathrm{SP}+\) byte \() \leftarrow\) AX & \\
\hline & & BC, saddrp & 2 & 1 & - & \(\mathrm{BC} \leftarrow\) (saddrp) & \\
\hline & & BC, !addr16 & 3 & 1 & 4 & \(\mathrm{BC} \leftarrow(\) addr16) & \\
\hline & & DE, saddrp & 2 & 1 & - & DE \(\leftarrow\) (saddrp) & \\
\hline & & DE, !addr16 & 3 & 1 & 4 & DE \(\leftarrow\) (addr16) & \\
\hline & & HL, saddrp & 2 & 1 & - & \(\mathrm{HL} \leftarrow\) (saddrp) & \\
\hline & & HL, !addr16 & 3 & 1 & 4 & \(\mathrm{HL} \leftarrow(\) addr 16\()\) & \\
\hline & & AX, ES:!addr16 & 4 & 2 & 5 & \(\mathrm{AX} \leftarrow(\mathrm{ES}, \mathrm{addr16})\) & \\
\hline & & ES:!addr16, AX & 4 & 2 & - & \((E S\), addr16) \(\leftarrow A X\) & \\
\hline & & AX, ES:[DE] & 2 & 2 & 5 & \(A X \leftarrow(E S, D E)\) & \\
\hline & & ES:[DE], AX & 2 & 2 & - & \((\mathrm{ES}, \mathrm{DE}) \leftarrow \mathrm{AX}\) & \\
\hline & & AX, ES:[DE + byte] & 3 & 2 & 5 & \(A X \leftarrow((E S, D E)+\) byte \()\) & \\
\hline & & ES:[DE + byte], AX & 3 & 2 & - & \(((E S, D E)+\) byte \() \leftarrow A X\) & \\
\hline & & AX, ES:[HL] & 2 & 2 & 5 & \(A X \leftarrow(E S, H L)\) & \\
\hline & & ES:[HL], AX & 2 & 2 & - & \((E S, H L) \leftarrow A X\) & \\
\hline
\end{tabular}

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.
2. When the program memory area is accessed.

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).
2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3 , maximum.

Table 32-5. Operation List (6/17)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction Group} & \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Bytes} & \multicolumn{2}{|r|}{Clocks} & \multirow[t]{2}{*}{Operation} & \multicolumn{3}{|c|}{Flag} \\
\hline & & & & Note 1 & Note 2 & & Z & & CY \\
\hline \multirow[t]{16}{*}{\begin{tabular}{l}
16-bit \\
data \\
transfer
\end{tabular}} & \multirow[t]{11}{*}{MOVW} & AX, ES:[HL + byte] & 3 & 2 & 5 & \(A X \leftarrow((E S, H L)+\) byte \()\) & & & \\
\hline & & ES:[HL + byte], AX & 3 & 2 & - & \(((\mathrm{ES}, \mathrm{HL})+\) byte \() \leftarrow \mathrm{AX}\) & & & \\
\hline & & AX, ES:word[B] & 4 & 2 & 5 & \(\mathrm{AX} \leftarrow((\mathrm{ES}, \mathrm{B})+\) word \()\) & & & \\
\hline & & ES:word[B], AX & 4 & 2 & - & \(((E S, B)+\) word \() \leftarrow A X\) & & & \\
\hline & & AX, ES:word[C] & 4 & 2 & 5 & \(A X \leftarrow((E S, C)+\) word \()\) & & & \\
\hline & & ES:word[C], AX & 4 & 2 & - & \(((E S, C)+\) word \() \leftarrow A X\) & & & \\
\hline & & AX, ES:word[BC] & 4 & 2 & 5 & \(\mathrm{AX} \leftarrow((\mathrm{ES}, \mathrm{BC})+\) word \()\) & & & \\
\hline & & ES:word[BC], AX & 4 & 2 & - & \(((\) ES, BC \()+\) word \() \leftarrow A X\) & & & \\
\hline & & BC, ES:!addr16 & 4 & 2 & 5 & \(\mathrm{BC} \leftarrow(\mathrm{ES}\), addr16) & & & \\
\hline & & DE, ES:!addr16 & 4 & 2 & 5 & DE \(\leftarrow\) (ES, addr16) & & & \\
\hline & & HL, ES:!addr16 & 4 & 2 & 5 & \(\mathrm{HL} \leftarrow(\mathrm{ES}, \mathrm{addr} 16)\) & & & \\
\hline & XCHW & AX, rp Note 3 & 1 & 1 & - & \(A X \leftrightarrow r p\) & & & \\
\hline & \multirow[t]{2}{*}{ONEW} & AX & 1 & 1 & - & \(\mathrm{AX} \leftarrow 0001 \mathrm{H}\) & & & \\
\hline & & BC & 1 & 1 & - & \(\mathrm{BC} \leftarrow 0001 \mathrm{H}\) & & & \\
\hline & \multirow[t]{2}{*}{CLRW} & AX & 1 & 1 & - & \(\mathrm{AX} \leftarrow 0000 \mathrm{H}\) & & & \\
\hline & & BC & 1 & 1 & - & \(\mathrm{BC} \leftarrow 0000 \mathrm{H}\) & & & \\
\hline \multirow[t]{15}{*}{8-bit operation} & \multirow[t]{15}{*}{ADD} & A, \#byte & 2 & 1 & - & A, CY \(\leftarrow \mathrm{A}+\) byte & \(\times\) & \(\times\) & \(\times\) \\
\hline & & saddr, \#byte & 3 & 2 & - & (saddr), CY \(\leftarrow\) (saddr) + byte & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, r Note 4 & 2 & 1 & - & \(A, C Y \leftarrow A+r\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & r, A & 2 & 1 & - & \(r, C Y \leftarrow r+A\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, saddr & 2 & 1 & - & \(\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+\) (saddr) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, !addr16 & 3 & 1 & 4 & \(\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+(\) addr16) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, [HL] & 1 & 1 & 4 & \(A, C Y \leftarrow A+(H L)\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, [HL + byte] & 2 & 1 & 4 & \(A, C Y \leftarrow A+(H L+\) byte \()\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, [HL + B] & 2 & 1 & 4 & \(A, C Y \leftarrow A+(H L+B)\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, [ \(\mathrm{HL}+\mathrm{C}\) ] & 2 & 1 & 4 & \(A, C Y \leftarrow A+(H L+C)\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:!addr16 & 4 & 2 & 5 & \(\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+(\mathrm{ES}\), addr16) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:[HL] & 2 & 2 & 5 & \(A, C Y \leftarrow A+(E S, H L)\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:[HL + byte] & 3 & 2 & 5 & \(\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+((\mathrm{ES}, \mathrm{HL})+\) byte \()\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:[HL + B] & 3 & 2 & 5 & \(A, C Y \leftarrow A+((E S, H L)+B)\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:[HL + C] & 3 & 2 & 5 & \(\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+((\mathrm{ES}, \mathrm{HL})+\mathrm{C})\) & \(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.
2. When the program memory area is accessed.
3. Except \(r p=A X\)
4. Except \(r=A\)

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).
2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3 , maximum.

Table 32-5. Operation List (7/17)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction Group} & \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Bytes} & \multicolumn{2}{|r|}{Clocks} & \multirow[t]{2}{*}{Operation} & \multicolumn{3}{|c|}{Flag} \\
\hline & & & & Note 1 & Note 2 & & Z & & CY \\
\hline \multirow[t]{30}{*}{8-bit operation} & \multirow[t]{15}{*}{ADDC} & A, \#byte & 2 & 1 & - & \(\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+\) byte + CY & \(\times\) & \(\times\) & \(\times\) \\
\hline & & saddr, \#byte & 3 & 2 & - & (saddr), \(\mathrm{CY} \leftarrow\) (saddr) + byte + CY & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, r Note 3 & 2 & 1 & - & \(A, C Y \leftarrow A+r+C Y\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & r, A & 2 & 1 & - & \(r, C Y \leftarrow r+A+C Y\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, saddr & 2 & 1 & - & A, CY \(\leftarrow \mathrm{A}+\) (saddr) + CY & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, !addr16 & 3 & 1 & 4 & A, CY \(\leftarrow \mathrm{A}+(\) addr 16\()+\mathrm{CY}\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, [HL] & 1 & 1 & 4 & \(A, C Y \leftarrow A+(H L)+C Y\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, [HL + byte] & 2 & 1 & 4 & A, \(\mathrm{CY} \leftarrow \mathrm{A}+(\mathrm{HL}+\) byte \()+\mathrm{CY}\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, [HL + B] & 2 & 1 & 4 & \(A, C Y \leftarrow A+(H L+B)+C Y\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, [ \(\mathrm{HL}+\mathrm{C}\) ] & 2 & 1 & 4 & \(A, C Y \leftarrow A+(H L+C)+C Y\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:!addr16 & 4 & 2 & 5 & \(A, C Y \leftarrow A+(E S\), addr16) + CY & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:[HL] & 2 & 2 & 5 & \(A, C Y \leftarrow A+(E S, H L)+C Y\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:[HL + byte] & 3 & 2 & 5 & \(A, C Y \leftarrow A+((E S, H L)+\) byte \()+C Y\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:[HL + B] & 3 & 2 & 5 & \(A, C Y \leftarrow A+((E S, H L)+B)+C Y\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:[HL + C] & 3 & 2 & 5 & \(\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+((\mathrm{ES}, \mathrm{HL})+\mathrm{C})+\mathrm{CY}\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & \multirow[t]{15}{*}{SUB} & A, \#byte & 2 & 1 & - & A, CY \(\leftarrow\) A - byte & \(\times\) & \(\times\) & \(\times\) \\
\hline & & saddr, \#byte & 3 & 2 & - & (saddr), CY \(\leftarrow\) (saddr) - byte & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, r Note 3 & 2 & 1 & - & \(A, C Y \leftarrow A-r\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & r, A & 2 & 1 & - & \(r, C Y \leftarrow r-A\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, saddr & 2 & 1 & - & A, CY \(\leftarrow \mathrm{A}\) - (saddr) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, !addr16 & 3 & 1 & 4 & A, CY \(\leftarrow\) A - (addr16) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, [HL] & 1 & 1 & 4 & \(A, C Y \leftarrow A-(H L)\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, [HL + byte] & 2 & 1 & 4 & \(A, C Y \leftarrow A-(H L+\) byte \()\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, [ \(\mathrm{HL}+\mathrm{B}\) ] & 2 & 1 & 4 & \(A, C Y \leftarrow A-(H L+B)\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, [ \(\mathrm{HL}+\mathrm{C}\) ] & 2 & 1 & 4 & \(A, C Y \leftarrow A-(H L+C)\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:!addr16 & 4 & 2 & 5 & A, CY \(\leftarrow\) A - (ES:addr16) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:[HL] & 2 & 2 & 5 & A, CY \(\leftarrow \mathrm{A}-(\mathrm{ES}: \mathrm{HL})\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:[HL + byte] & 3 & 2 & 5 & \(A, C Y \leftarrow A-((E S: H L)+\) byte \()\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:[HL + B] & 3 & 2 & 5 & \(A, C Y \leftarrow A-((E S: H L)+B)\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:[HL + C] & 3 & 2 & 5 & A, CY \(\leftarrow\) A - ((ES:HL) + C) & \(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.
2. When the program memory area is accessed.
3. Except \(r=A\)

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).
2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3, maximum.

Table 32-5. Operation List (8/17)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction Group} & \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Bytes} & \multicolumn{2}{|r|}{Clocks} & \multirow[t]{2}{*}{Operation} & \multicolumn{2}{|r|}{Flag} \\
\hline & & & & Note 1 & Note 2 & & Z & AC CY \\
\hline \multirow[t]{30}{*}{8-bit operation} & \multirow[t]{15}{*}{SUBC} & A, \#byte & 2 & 1 & - & A, CY \(\leftarrow \mathrm{A}\) - byte - CY & \(\times\) & \(\times \times\) \\
\hline & & saddr, \#byte & 3 & 2 & - & (saddr), CY \(\leftarrow\) (saddr) - byte - CY & \(\times\) & \(\times \times\) \\
\hline & & A, r Note 3 & 2 & 1 & - & \(A, C Y \leftarrow A-r-C Y\) & \(\times\) & \(\times \times\) \\
\hline & & r, A & 2 & 1 & - & \(r, C Y \leftarrow r-A-C Y\) & \(\times\) & \(\times \times\) \\
\hline & & A, saddr & 2 & 1 & - & A, CY \(\leftarrow \mathrm{A}\) - (saddr) - CY & \(\times\) & \(\times \times\) \\
\hline & & A, !addr16 & 3 & 1 & 4 & A, CY \(\leftarrow \mathrm{A}\) - (addr16) - CY & \(\times\) & \(\times \times\) \\
\hline & & A, [HL] & 1 & 1 & 4 & A, CY \(\leftarrow \mathrm{A}-(\mathrm{HL})-\mathrm{CY}\) & \(\times\) & \(\times \times\) \\
\hline & & A, [HL + byte] & 2 & 1 & 4 & A, CY \(\leftarrow \mathrm{A}-(\mathrm{HL}+\) byte \()-\mathrm{CY}\) & \(\times\) & \(\times \times\) \\
\hline & & A, [HL + B] & 2 & 1 & 4 & \(A, C Y \leftarrow A-(H L+B)-C Y\) & \(\times\) & \(\times \times\) \\
\hline & & A, [HL + C] & 2 & 1 & 4 & \(A, C Y \leftarrow A-(H L+C)-C Y\) & \(\times\) & \(\times \times\) \\
\hline & & A, ES:!addr16 & 4 & 2 & 5 & A, CY \(\leftarrow \mathrm{A}-(\mathrm{ES}:\) addr16) - CY & \(\times\) & \(\times \times\) \\
\hline & & A, ES:[HL] & 2 & 2 & 5 & \(A, C Y \leftarrow A-(E S: H L)-C Y\) & \(\times\) & \(\times \times\) \\
\hline & & A, ES:[HL + byte] & 3 & 2 & 5 & A, CY \(\leftarrow\) A - ((ES:HL) + byte) - CY & \(\times\) & \(\times \times\) \\
\hline & & A, ES:[HL + B] & 3 & 2 & 5 & \(A, C Y \leftarrow A-((E S: H L)+B)-C Y\) & \(\times\) & \(\times \times\) \\
\hline & & A, ES:[HL + C] & 3 & 2 & 5 & \(A, C Y \leftarrow A-((E S: H L)+C)-C Y\) & \(\times\) & \(\times \times\) \\
\hline & \multirow[t]{15}{*}{AND} & A, \#byte & 2 & 1 & - & \(\mathrm{A} \leftarrow \mathrm{A} \wedge\) byte & \(\times\) & \\
\hline & & saddr, \#byte & 3 & 2 & - & (saddr) \(\leftarrow\) (saddr) \(\wedge\) byte & \(\times\) & \\
\hline & & A, r Note 3 & 2 & 1 & - & \(A \leftarrow A \wedge r\) & \(\times\) & \\
\hline & & r, A & 2 & 1 & - & \(r \leftarrow r \wedge A\) & \(\times\) & \\
\hline & & A, saddr & 2 & 1 & - & \(A \leftarrow A \wedge\) (saddr) & \(\times\) & \\
\hline & & A, !addr16 & 3 & 1 & 4 & \(\mathrm{A} \leftarrow \mathrm{A} \wedge\) (addr16) & \(\times\) & \\
\hline & & A, [HL] & 1 & 1 & 4 & \(A \leftarrow A \wedge(H L)\) & \(\times\) & \\
\hline & & A, [HL + byte] & 2 & 1 & 4 & \(A \leftarrow A \wedge(H L+\) byte \()\) & \(\times\) & \\
\hline & & A, [ \(\mathrm{HL}+\mathrm{B}\) ] & 2 & 1 & 4 & \(A \leftarrow A \wedge(H L+B)\) & \(\times\) & \\
\hline & & A, [ \(\mathrm{HL}+\mathrm{C}\) ] & 2 & 1 & 4 & \(A \leftarrow A \wedge(H L+C)\) & \(\times\) & \\
\hline & & A, ES:!addr16 & 4 & 2 & 5 & \(A \leftarrow A \wedge(E S: a d d r 16)\) & \(\times\) & \\
\hline & & A, ES:[HL] & 2 & 2 & 5 & \(A \leftarrow A \wedge(E S: H L)\) & \(\times\) & \\
\hline & & A, ES:[HL + byte] & 3 & 2 & 5 & \(A \leftarrow A \wedge((E S: H L)+\) byte \()\) & \(\times\) & \\
\hline & & A, ES:[HL + B] & 3 & 2 & 5 & \(A \leftarrow A \wedge((E S: H L)+B)\) & \(\times\) & \\
\hline & & A, ES:[HL + C] & 3 & 2 & 5 & \(A \leftarrow A \wedge((E S: H L)+C)\) & \(\times\) & \\
\hline
\end{tabular}

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.
2. When the program memory area is accessed.
3. Except \(r=A\)

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).
2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3, maximum.

Table 32-5. Operation List (9/17)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction Group} & \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Bytes} & \multicolumn{2}{|r|}{Clocks} & \multirow[t]{2}{*}{Operation} & Flag \\
\hline & & & & Note 1 & Note 2 & & Z AC CY \\
\hline \multirow[t]{30}{*}{8-bit operation} & \multirow[t]{15}{*}{OR} & A, \#byte & 2 & 1 & - & \(A \leftarrow A \vee\) byte & \(\times\) \\
\hline & & saddr, \#byte & 3 & 2 & - & (saddr) \(\leftarrow\) ( saddr) \(\vee\) byte & \(\times\) \\
\hline & & A, r Note 3 & 2 & 1 & - & \(A \leftarrow A \vee r\) & \(\times\) \\
\hline & & r, A & 2 & 1 & - & \(r \leftarrow r \vee A\) & \(\times\) \\
\hline & & A, saddr & 2 & 1 & - & \(A \leftarrow A \vee\) (saddr) & \(\times\) \\
\hline & & A, !addr16 & 3 & 1 & 4 & \(\mathrm{A} \leftarrow \mathrm{A} \vee\) (addr16) & \(\times\) \\
\hline & & A, [ HL ] & 1 & 1 & 4 & \(A \leftarrow A \vee(H L)\) & \(\times\) \\
\hline & & A, [HL + byte] & 2 & 1 & 4 & \(A \leftarrow A \vee(H L+\) byte \()\) & \(\times\) \\
\hline & & A, [ \(\mathrm{HL}+\mathrm{B}\) ] & 2 & 1 & 4 & \(A \leftarrow A \vee(H L+B)\) & \(\times\) \\
\hline & & A, [HL + C] & 2 & 1 & 4 & \(A \leftarrow A \vee(H L+C)\) & \(\times\) \\
\hline & & A, ES:!addr16 & 4 & 2 & 5 & \(A \leftarrow A \vee(E S: a d d r 16)\) & \(\times\) \\
\hline & & A, ES:[HL] & 2 & 2 & 5 & \(A \leftarrow A \vee(E S: H L)\) & \(\times\) \\
\hline & & A, ES:[HL + byte] & 3 & 2 & 5 & \(A \leftarrow A \vee((E S: H L)+\) byte \()\) & \(\times\) \\
\hline & & A, \(\mathrm{ES}:[\mathrm{HL}+\mathrm{B}]\) & 3 & 2 & 5 & \(A \leftarrow A \vee((E S: H L)+B)\) & \(\times\) \\
\hline & & A, ES:[HL + C] & 3 & 2 & 5 & \(A \leftarrow A \vee((E S: H L)+C)\) & \(\times\) \\
\hline & \multirow[t]{15}{*}{XOR} & A, \#byte & 2 & 1 & - & \(\mathrm{A} \leftarrow \mathrm{A} \forall\) byte & \(\times\) \\
\hline & & saddr, \#byte & 3 & 2 & - & (saddr) \(\leftarrow\) (saddr) \(\forall\) byte & \(\times\) \\
\hline & & A, r Note 3 & 2 & 1 & - & \(A \leftarrow A \forall r\) & \(\times\) \\
\hline & & r, A & 2 & 1 & - & \(r \leftarrow r * A\) & \(\times\) \\
\hline & & A, saddr & 2 & 1 & - & \(A \leftarrow A \forall\) (saddr) & \(\times\) \\
\hline & & A, !addr16 & 3 & 1 & 4 & \(A \leftarrow A \forall\) (addr16) & \(\times\) \\
\hline & & A, [HL] & 1 & 1 & 4 & \(A \leftarrow A \forall(H L)\) & \(\times\) \\
\hline & & A, [HL + byte] & 2 & 1 & 4 & \(A \leftarrow A \forall(H L+\) byte \()\) & \(\times\) \\
\hline & & A, [HL + B] & 2 & 1 & 4 & \(A \leftarrow A \forall(H L+B)\) & \(\times\) \\
\hline & & A, [HL + C] & 2 & 1 & 4 & \(A \leftarrow A \forall(H L+C)\) & \(\times\) \\
\hline & & A, ES:!addr16 & 4 & 2 & 5 & \(A \leftarrow A \forall\) (ES:addr16) & \(\times\) \\
\hline & & A, ES:[HL] & 2 & 2 & 5 & \(A \leftarrow A \forall(E S: H L)\) & \(\times\) \\
\hline & & A, ES:[HL + byte] & 3 & 2 & 5 & \(A \leftarrow A \forall((E S: H L)+\) byte \()\) & \(\times\) \\
\hline & & A, ES:[HL + B] & 3 & 2 & 5 & \(A \leftarrow A \forall((E S: H L)+B)\) & \(\times\) \\
\hline & & A, ES:[HL + C] & 3 & 2 & 5 & \(A \leftarrow A \forall((E S: H L)+C)\) & \(\times\) \\
\hline
\end{tabular}

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.
2. When the program memory area is accessed.
3. Except \(r=A\)

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).
2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3, maximum.

Table 32-5. Operation List (10/17)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction Group} & \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Bytes} & \multicolumn{2}{|r|}{Clocks} & \multirow[t]{2}{*}{Operation} & \multicolumn{3}{|c|}{Flag} \\
\hline & & & & Note 1 & Note 2 & & Z & AC & CY \\
\hline \multirow[t]{26}{*}{8-bit operation} & \multirow[t]{17}{*}{CMP} & A, \#byte & 2 & 1 & - & A - byte & \(\times\) & \(\times\) & \(\times\) \\
\hline & & saddr, \#byte & 3 & 1 & - & (saddr) - byte & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, r Note 3 & 2 & 1 & - & A - r & \(\times\) & \(\times\) & \(\times\) \\
\hline & & r, A & 2 & 1 & - & \(r-A\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, saddr & 2 & 1 & - & A - (saddr) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, !addr16 & 3 & 1 & 4 & A - (addr16) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, [HL] & 1 & 1 & 4 & A - (HL) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, [HL + byte] & 2 & 1 & 4 & A - (HL + byte) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, \([\mathrm{HL}+\mathrm{B}]\) & 2 & 1 & 4 & A - (HL + B) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, [HL + C] & 2 & 1 & 4 & A - (HL + C) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & !addr16, \#byte & 4 & 1 & 4 & (addr16) - byte & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:!addr16 & 4 & 2 & 5 & A - (ES:addr16) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:[HL] & 2 & 2 & 5 & A - (ES:HL) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:[HL + byte] & 3 & 2 & 5 & A - ((ES:HL) + byte) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:[HL + B] & 3 & 2 & 5 & A - ((ES:HL) + B) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & A, ES:[HL + C] & 3 & 2 & 5 & A - ((ES:HL) + C) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & ES:!addr16, \#byte & 5 & 2 & 5 & (ES:addr16) - byte & \(\times\) & \(\times\) & \(\times\) \\
\hline & \multirow[t]{7}{*}{CMPO} & A & 1 & 1 & - & A -OOH & \(\times\) & \(\times\) & \(\times\) \\
\hline & & X & 1 & 1 & - & \(\mathrm{X}-\mathrm{OOH}\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & B & 1 & 1 & - & \(\mathrm{B}-\mathrm{OOH}\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & C & 1 & 1 & - & \(\mathrm{C}-\mathrm{OOH}\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & saddr & 2 & 1 & - & (saddr) - 00H & \(\times\) & \(\times\) & \(\times\) \\
\hline & & !addr16 & 3 & 1 & 4 & (addr16) - 00H & \(\times\) & \(\times\) & \(\times\) \\
\hline & & ES:!addr16 & 4 & 2 & 5 & (ES:addr16) - 00H & \(\times\) & \(\times\) & \(\times\) \\
\hline & \multirow[t]{2}{*}{CMPS} & X, [HL + byte] & 3 & 1 & 4 & X - (HL + byte) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & X, ES:[HL + byte] & 4 & 2 & 5 & X - ((ES:HL) + byte) & \(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.
2. When the program memory area is accessed.
3. Except \(r=A\)

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).
2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3 , maximum.

Table 32-5. Operation List (11/17)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction Group} & \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Bytes} & \multicolumn{2}{|r|}{Clocks} & \multirow[t]{2}{*}{Operation} & \multicolumn{3}{|c|}{Flag} \\
\hline & & & & Note 1 & Note 2 & & Z & & CY \\
\hline \multirow[t]{28}{*}{16-bit operation} & \multirow[t]{10}{*}{ADDW} & AX, \#word & 3 & 1 & - & \(A X, C Y \leftarrow A X+\) word & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, AX & 1 & 1 & - & \(A X, C Y \leftarrow A X+A X\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, BC & 1 & 1 & - & \(A X, C Y \leftarrow A X+B C\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, DE & 1 & 1 & - & \(A X, C Y \leftarrow A X+D E\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, HL & 1 & 1 & - & \(A X, C Y \leftarrow A X+H L\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, saddrp & 2 & 1 & - & \(A X, C Y \leftarrow A X+\) (saddrp) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, !addr16 & 3 & 1 & 4 & \(\mathrm{AX}, \mathrm{CY} \leftarrow \mathrm{AX}+\) (addr16) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, [HL+byte] & 3 & 1 & 4 & \(A X, C Y \leftarrow A X+(H L+\) byte \()\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, ES:!addr16 & 4 & 2 & 5 & \(A X, C Y \leftarrow A X+\) (ES:addr16) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, ES: [HL+byte] & 4 & 2 & 5 & \(A X, C Y \leftarrow A X+((E S: H L)+\) byte \()\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & \multirow[t]{9}{*}{SUBW} & AX, \#word & 3 & 1 & - & \(A X, C Y \leftarrow A X\) - word & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, BC & 1 & 1 & - & \(A X, C Y \leftarrow A X-B C\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, DE & 1 & 1 & - & \(A X, C Y \leftarrow A X-D E\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, HL & 1 & 1 & - & \(A X, C Y \leftarrow A X-H L\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, saddrp & 2 & 1 & - & \(A X, C Y \leftarrow A X-\) (saddrp) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, !addr16 & 3 & 1 & 4 & AX, CY \(\leftarrow \mathrm{AX}\) - (addr16) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, [HL+byte] & 3 & 1 & 4 & \(A X, C Y \leftarrow A X-(H L+\) byte \()\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, ES:!addr16 & 4 & 2 & 5 & \(A X, C Y \leftarrow A X-(E S: a d d r 16)\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, ES: [HL+byte] & 4 & 2 & 5 & \(A X, C Y \leftarrow A X-((E S: H L)+\) byte \()\) & \(\times\) & \(\times\) & \(\times\) \\
\hline & \multirow[t]{9}{*}{CMPW} & AX, \#word & 3 & 1 & - & AX - word & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, BC & 1 & 1 & - & AX - BC & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, DE & 1 & 1 & - & AX - DE & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, HL & 1 & 1 & - & AX - HL & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, saddrp & 2 & 1 & - & AX - (saddrp) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, !addr16 & 3 & 1 & 4 & AX - (addr16) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, [HL+byte] & 3 & 1 & 4 & \(A X\) - (HL + byte) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, ES:!addr16 & 4 & 2 & 5 & AX - (ES:addr16) & \(\times\) & \(\times\) & \(\times\) \\
\hline & & AX, ES: [HL+byte] & 4 & 2 & 5 & AX - ((ES:HL) + byte) & \(\times\) & \(\times\) & \(\times\) \\
\hline Multiply & MULU & X & 1 & 1 & - & \(A X \leftarrow A \times X\) & & & \\
\hline
\end{tabular}

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.
2. When the program memory area is accessed.

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).
2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3 , maximum.

Table 32-5. Operation List (12/17)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction Group} & \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Bytes} & \multicolumn{2}{|r|}{Clocks} & \multirow[t]{2}{*}{Operation} & \multicolumn{2}{|r|}{Flag} \\
\hline & & & & Note 1 & Note 2 & & Z & AC CY \\
\hline \multirow[t]{24}{*}{Increment/ decrement} & \multirow[t]{6}{*}{INC} & r & 1 & 1 & - & \(r \leftarrow r+1\) & \(\times\) & \(\times\) \\
\hline & & saddr & 2 & 2 & - & \((\) saddr \() \leftarrow(\) saddr \()+1\) & \(\times\) & \(\times\) \\
\hline & & !addr16 & 3 & 2 & - & (addr16) \(\leftarrow(\) addr16 \()+1\) & \(\times\) & \(\times\) \\
\hline & & [HL+byte] & 3 & 2 & - & \((\mathrm{HL}+\) byte \() \leftarrow(\mathrm{HL}+\) byte \()+1\) & \(\times\) & \(\times\) \\
\hline & & ES:!addr16 & 4 & 3 & - & \((\) ES, addr16 \() \leftarrow(\) ES, addr16) +1 & \(\times\) & \(\times\) \\
\hline & & ES: [HL+byte] & 4 & 3 & - & \(((\mathrm{ES}: \mathrm{HL})+\) byte \() \leftarrow((\) ES:HL \()+\) byte \()+1\) & \(\times\) & \(\times\) \\
\hline & \multirow[t]{6}{*}{DEC} & r & 1 & 1 & - & \(\mathrm{r} \leftarrow \mathrm{r}-1\) & \(\times\) & \(\times\) \\
\hline & & saddr & 2 & 2 & - & ( saddr) \(\leftarrow\) ( saddr) - 1 & \(\times\) & \(\times\) \\
\hline & & !addr16 & 3 & 2 & - & (addr16) \(\leftarrow(\) addr 16\()-1\) & \(\times\) & \(\times\) \\
\hline & & [HL+byte] & 3 & 2 & - & \((\mathrm{HL}+\) byte \() \leftarrow(\mathrm{HL}+\) byte \()-1\) & \(\times\) & \(\times\) \\
\hline & & ES:!addr16 & 4 & 3 & - & (ES, addr16) \(\leftarrow(\) ES, addr16) - 1 & \(\times\) & \(\times\) \\
\hline & & ES: [HL+byte] & 4 & 3 & - & \(((\mathrm{ES}: \mathrm{HL})+\) byte \() \leftarrow((\) ES: HL \()+\) byte \()-1\) & \(\times\) & \(\times\) \\
\hline & \multirow[t]{6}{*}{INCW} & rp & 1 & 1 & - & \(\mathrm{rp} \leftarrow \mathrm{rp}+1\) & & \\
\hline & & saddrp & 2 & 2 & - & (saddrp) \(\leftarrow(\) saddrp \()+1\) & & \\
\hline & & !addr16 & 3 & 2 & - & (addr16) \(\leftarrow(\) addr16 \()+1\) & & \\
\hline & & [HL+byte] & 3 & 2 & - & \((\mathrm{HL}+\) byte \() \leftarrow(\mathrm{HL}+\) byte \()+1\) & & \\
\hline & & ES:!addr16 & 4 & 3 & - & \((\) ES, addr16) \(\leftarrow(\) ES, addr16) + 1 & & \\
\hline & & ES: [HL+byte] & 4 & 3 & - & \(((\mathrm{ES}: \mathrm{HL})+\) byte \() \leftarrow((\) ES: HL\()+\) byte \()+1\) & & \\
\hline & \multirow[t]{6}{*}{DECW} & rp & 1 & 1 & - & \(\mathrm{rp} \leftarrow \mathrm{rp}-1\) & & \\
\hline & & saddrp & 2 & 2 & - & ( saddrp) \(\leftarrow\) ( saddrp) - 1 & & \\
\hline & & !addr16 & 3 & 2 & - & (addr16) \(\leftarrow(\) addr16) - 1 & & \\
\hline & & [HL+byte] & 3 & 2 & - & \((\mathrm{HL}+\) byte \() \leftarrow(\mathrm{HL}+\) byte \()-1\) & & \\
\hline & & ES:!addr16 & 4 & 3 & - & \((\) ES, addr16) \(\leftarrow(\) ES, addr16) - 1 & & \\
\hline & & ES: [HL+byte] & 4 & 3 & - & \(((\mathrm{ES}: \mathrm{HL})+\) byte \() \leftarrow((\) ES: HL\()+\) byte \()-1\) & & \\
\hline \multirow[t]{9}{*}{Shift} & SHR & A, cnt & 2 & 1 & - & \(\left(\mathrm{CY} \leftarrow \mathrm{A}_{0}, \mathrm{Am}_{\mathrm{m}-1} \leftarrow \mathrm{~A}_{\mathrm{m}}, \mathrm{A}_{7} \leftarrow 0\right) \times \mathrm{cnt}\) & & \(\times\) \\
\hline & SHRW & AX, cnt & 2 & 1 & - & \(\left(\mathrm{CY} \leftarrow \mathrm{AX} 0, \mathrm{AX} \mathrm{X}_{\mathrm{m}-1} \leftarrow \mathrm{AX} \mathrm{m}, \mathrm{AX} \mathrm{X}_{15} \leftarrow 0\right) \times \mathrm{cnt}\) & & \(\times\) \\
\hline & \multirow[t]{3}{*}{SHL} & A, cnt & 2 & 1 & - & \(\left(C Y \leftarrow A_{7}, A_{m} \leftarrow A_{m-1}, A_{0} \leftarrow 0\right) \times \mathrm{cnt}\) & & \(\times\) \\
\hline & & B, cnt & 2 & 1 & - & \(\left(C Y \leftarrow B_{7}, B_{m} \leftarrow B_{m-1}, B_{0} \leftarrow 0\right) \times \mathrm{cnt}\) & & \(\times\) \\
\hline & & C, cnt & 2 & 1 & - & \(\left(\mathrm{CY} \leftarrow \mathrm{C}_{7}, \mathrm{C}_{\mathrm{m}} \leftarrow \mathrm{C}_{\mathrm{m}-1}, \mathrm{C}_{0} \leftarrow 0\right) \times \mathrm{cnt}\) & & \(\times\) \\
\hline & \multirow[t]{2}{*}{SHLW} & AX, cnt & 2 & 1 & - & \(\left(C Y \leftarrow A X_{15}, A X_{m} \leftarrow A X_{m-1}, A X_{0} \leftarrow 0\right) \times \mathrm{cnt}\) & & \(\times\) \\
\hline & & BC, cnt & 2 & 1 & - & \(\left(\mathrm{CY} \leftarrow \mathrm{BC}_{15}, \mathrm{BC}_{\mathrm{m}} \leftarrow \mathrm{BC}_{\mathrm{m}-1}, \mathrm{BC}_{0} \leftarrow 0\right) \times \mathrm{cnt}\) & & \(\times\) \\
\hline & SAR & A, cnt & 2 & 1 & - & \(\left(C Y \leftarrow A_{0}, A_{m-1} \leftarrow A_{m}, A_{7} \leftarrow A_{7}\right) \times \mathrm{cnt}\) & & \(\times\) \\
\hline & SARW & AX, cnt & 2 & 1 & - & \(\left(C Y \leftarrow A X_{0}, A X_{m-1} \leftarrow A X_{m}, A X_{15} \leftarrow A X_{15}\right) \times \mathrm{cnt}\) & & \(\times\) \\
\hline
\end{tabular}

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.
2. When the program memory area is accessed.

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).
2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3 , maximum.
3. cnt indicates the bit shift count.

Table 32-5. Operation List (13/17)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction Group} & \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Bytes} & \multicolumn{2}{|r|}{Clocks} & \multirow[t]{2}{*}{Operation} & Flag \\
\hline & & & & Note 1 & Note 2 & & Z AC CY \\
\hline \multirow[t]{6}{*}{Rotate} & ROR & A, 1 & 2 & 1 & - & \(\left(C Y, A_{7} \leftarrow A_{0}, A_{m-1} \leftarrow A_{m}\right) \times 1\) & \(\times\) \\
\hline & ROL & A, 1 & 2 & 1 & - & \(\left(C Y, A_{0} \leftarrow A_{7}, A_{m+1} \leftarrow A_{m}\right) \times 1\) & \(\times\) \\
\hline & RORC & A, 1 & 2 & 1 & - & \(\left(C Y \leftarrow A_{0}, A_{7} \leftarrow C Y, A_{m-1} \leftarrow A_{m}\right) \times 1\) & \(\times\) \\
\hline & ROLC & A, 1 & 2 & 1 & - & \(\left(C Y \leftarrow A_{7}, A_{0} \leftarrow C Y, A_{m+1} \leftarrow A_{m}\right) \times 1\) & \(\times\) \\
\hline & ROLWC & AX,1 & 2 & 1 & - & \(\left(C Y \leftarrow A X_{15}, A X_{0} \leftarrow C Y, A X_{m+1} \leftarrow A X_{m}\right) \times 1\) & \(\times\) \\
\hline & & BC,1 & 2 & 1 & - & \(\left(\mathrm{CY} \leftarrow \mathrm{BC}_{15}, \mathrm{BC}_{0} \leftarrow \mathrm{CY}, \mathrm{BC}_{\mathrm{m}+1} \leftarrow \mathrm{BC}_{\mathrm{m}}\right) \times 1\) & \(\times\) \\
\hline \multirow[t]{24}{*}{Bit manipulate} & \multirow[t]{12}{*}{MOV1} & CY, saddr.bit & 3 & 1 & - & CY \(\leftarrow\) (saddr). bit & \(\times\) \\
\hline & & CY, sfr.bit & 3 & 1 & - & CY \(\leftarrow\) sfr.bit & \(\times\) \\
\hline & & CY, A.bit & 2 & 1 & - & CY \(\leftarrow\) A.bit & \(\times\) \\
\hline & & CY, PSW.bit & 3 & 1 & - & CY \(\leftarrow\) PSW.bit & \(\times\) \\
\hline & & CY,[HL].bit & 2 & 1 & 4 & \(\mathrm{CY} \leftarrow(\mathrm{HL})\). bit & \(\times\) \\
\hline & & saddr.bit, CY & 3 & 2 & - & (saddr). bit \(\leftarrow \mathrm{CY}\) & \\
\hline & & sfr.bit, CY & 3 & 2 & - & sfr.bit \(\leftarrow C Y\) & \\
\hline & & A.bit, CY & 2 & 1 & - & A.bit \(\leftarrow \mathrm{CY}\) & \\
\hline & & PSW.bit, CY & 3 & 4 & - & PSW.bit \(\leftarrow\) CY & \(\times \times\) \\
\hline & & [HL].bit, CY & 2 & 2 & - & ( HL ) . bit \(\leftarrow \mathrm{CY}\) & \\
\hline & & CY, ES:[HL].bit & 3 & 2 & 5 & \(\mathrm{CY} \leftarrow(\mathrm{ES}, \mathrm{HL})\).bit & \(\times\) \\
\hline & & ES:[HL].bit, CY & 3 & 3 & - & (ES, HL).bit \(\leftarrow \mathrm{CY}\) & \\
\hline & \multirow[t]{6}{*}{AND1} & CY, saddr.bit & 3 & 1 & - & \(\mathrm{CY} \leftarrow \mathrm{CY} \wedge\) (saddr). bit & \(\times\) \\
\hline & & CY, sfr.bit & 3 & 1 & - & \(\mathrm{CY} \leftarrow \mathrm{CY} \wedge\) sfr.bit & \(\times\) \\
\hline & & CY, A.bit & 2 & 1 & - & \(\mathrm{CY} \leftarrow \mathrm{CY} \wedge\) A.bit & \(\times\) \\
\hline & & CY, PSW.bit & 3 & 1 & - & \(\mathrm{CY} \leftarrow \mathrm{CY} \wedge\) PSW.bit & \(\times\) \\
\hline & & CY,[HL].bit & 2 & 1 & 4 & \(C Y \leftarrow C Y \wedge(H L)\). bit & \(\times\) \\
\hline & & CY, ES:[HL].bit & 3 & 2 & 5 & \(\mathrm{CY} \leftarrow \mathrm{CY} \wedge(\mathrm{ES}, \mathrm{HL})\). bit & \(\times\) \\
\hline & \multirow[t]{6}{*}{OR1} & CY, saddr.bit & 3 & 1 & - & \(\mathrm{CY} \leftarrow \mathrm{CY} \vee\) (saddr). bit & \(\times\) \\
\hline & & CY, sfr.bit & 3 & 1 & - & \(C Y \leftarrow C Y \vee\) sfr.bit & \(\times\) \\
\hline & & CY, A.bit & 2 & 1 & - & \(\mathrm{CY} \leftarrow \mathrm{CY} \vee\) A.bit & \(\times\) \\
\hline & & CY, PSW.bit & 3 & 1 & - & \(\mathrm{CY} \leftarrow \mathrm{CY} \vee\) PSW.bit & \(\times\) \\
\hline & & CY, [HL].bit & 2 & 1 & 4 & \(\mathrm{CY} \leftarrow \mathrm{CY} \vee(\mathrm{HL})\). bit & \(\times\) \\
\hline & & CY, ES:[HL].bit & 3 & 2 & 5 & \(C Y \leftarrow C Y \vee(E S, H L)\). bit & \(\times\) \\
\hline
\end{tabular}

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.
2. When the program memory area is accessed.

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).
2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3 , maximum.

Table 32-5. Operation List (14/17)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction Group} & \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Bytes} & \multicolumn{2}{|r|}{Clocks} & \multirow[t]{2}{*}{Operation} & \multicolumn{2}{|r|}{Flag} \\
\hline & & & & Note 1 & Note 2 & & Z & AC CY \\
\hline \multirow[t]{25}{*}{Bit manipulate} & \multirow[t]{6}{*}{XOR1} & CY, saddr.bit & 3 & 1 & - & CY \(\leftarrow \mathrm{CY} \forall\) (saddr). bit & & \(\times\) \\
\hline & & CY, sfr.bit & 3 & 1 & - & \(C Y \leftarrow C Y \forall\) sfr.bit & & \(\times\) \\
\hline & & CY, A.bit & 2 & 1 & - & \(C Y \leftarrow C Y *\) A.bit & & \(\times\) \\
\hline & & CY, PSW.bit & 3 & 1 & - & \(C Y \leftarrow C Y \forall\) PSW.bit & & \(\times\) \\
\hline & & CY, [HL].bit & 2 & 1 & 4 & \(C Y \leftarrow C Y \forall(H L)\). bit & & \(\times\) \\
\hline & & CY, ES:[HL].bit & 3 & 2 & 5 & \(C Y \leftarrow C Y \forall(E S, H L)\). bit & & \(\times\) \\
\hline & \multirow[t]{8}{*}{SET1} & saddr.bit & 3 & 2 & - & (saddr).bit \(\leftarrow 1\) & & \\
\hline & & sfr.bit & 3 & 2 & - & sfr.bit \(\leftarrow 1\) & & \\
\hline & & A.bit & 2 & 1 & - & A.bit \(\leftarrow 1\) & & \\
\hline & & !addr16.bit & 4 & 2 & - & (addr16). bit \(\leftarrow 1\) & & \\
\hline & & PSW.bit & 3 & 4 & - & PSW.bit \(\leftarrow 1\) & \(\times\) & \(\times \times\) \\
\hline & & [HL].bit & 2 & 2 & - & (HL).bit \(\leftarrow 1\) & & \\
\hline & & ES:!addr16.bit & 5 & 3 & - & (ES, addr16). . \(\mathrm{it} \leftarrow 1\) & & \\
\hline & & ES:[HL].bit & 3 & 3 & - & (ES, HL). bit \(\leftarrow 1\) & & \\
\hline & \multirow[t]{8}{*}{CLR1} & saddr.bit & 3 & 2 & - & (saddr.bit) \(\leftarrow 0\) & & \\
\hline & & sfr.bit & 3 & 2 & - & sfr.bit \(\leftarrow 0\) & & \\
\hline & & A.bit & 2 & 1 & - & A.bit \(\leftarrow 0\) & & \\
\hline & & !addr16.bit & 4 & 2 & - & (addr16). bit \(\leftarrow 0\) & & \\
\hline & & PSW.bit & 3 & 4 & - & PSW.bit \(\leftarrow 0\) & \(\times\) & \(\times \times\) \\
\hline & & [HL].bit & 2 & 2 & - & (HL). bit \(\leftarrow 0\) & & \\
\hline & & ES:!addr16.bit & 5 & 3 & - & (ES, addr16).bit \(\leftarrow 0\) & & \\
\hline & & ES:[HL].bit & 3 & 3 & - & (ES, HL). bit \(\leftarrow 0\) & & \\
\hline & SET1 & CY & 2 & 1 & - & \(\mathrm{CY} \leftarrow 1\) & & 1 \\
\hline & CLR1 & CY & 2 & 1 & - & \(\mathrm{CY} \leftarrow 0\) & & 0 \\
\hline & NOT1 & CY & 2 & 1 & - & \(\mathrm{CY} \leftarrow \overline{\mathrm{CY}}\) & & \(\times\) \\
\hline
\end{tabular}

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.
2. When the program memory area is accessed.

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).
2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3, maximum.

Table 32-5. Operation List (15/17)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction Group} & \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Bytes} & \multicolumn{2}{|r|}{Clocks} & \multirow[t]{2}{*}{Operation} & \multicolumn{2}{|r|}{Flag} \\
\hline & & & & Note 1 & Note 2 & & Z & AC CY \\
\hline \multirow[t]{9}{*}{Call/ return} & \multirow[t]{4}{*}{CALL} & rp & 2 & 3 & - & \[
\begin{aligned}
& (S P-2) \leftarrow(P C+2) s,(S P-3) \leftarrow(P C+2) н, \\
& (S P-4) \leftarrow(P C+2)\llcorner, P C \leftarrow C S, r p \\
& S P \leftarrow S P-4
\end{aligned}
\] & & \\
\hline & & \$!addr20 & 3 & 3 & - & \[
\begin{aligned}
& (S P-2) \leftarrow(P C+3) \mathrm{s},(S P-3) \leftarrow(P C+3) \text { н } \\
& (S P-4) \leftarrow(P C+3)\llcorner, P C \leftarrow P C+3+ \\
& \text { jdisp16, } \\
& S P \leftarrow S P-4
\end{aligned}
\] & & \\
\hline & & !addr16 & 3 & 3 & - & \[
\begin{aligned}
& (S P-2) \leftarrow(P C+3) \mathrm{s},(S P-3) \leftarrow(P C+3) н, \\
& (S P-4) \leftarrow(P C+3)\llcorner, P C \leftarrow 0000, \text { addr16 } \\
& S P \leftarrow S P-4
\end{aligned}
\] & & \\
\hline & & !!addr20 & 4 & 3 & - & \[
\begin{aligned}
& (\mathrm{SP}-2) \leftarrow(\mathrm{PC}+4) \mathrm{s},(\mathrm{SP}-3) \leftarrow(\mathrm{PC}+4) \mathrm{н}, \\
& (\mathrm{SP}-4) \leftarrow(\mathrm{PC}+4)\llcorner, \mathrm{PC} \leftarrow \mathrm{addr} 20 \\
& \mathrm{SP} \leftarrow \mathrm{SP}-4
\end{aligned}
\] & & \\
\hline & CALLT & [addr5] & 2 & 5 & - & \[
\begin{aligned}
& (S P-2) \leftarrow(P C+2) s,(S P-3) \leftarrow(P C+2) н, \\
& (S P-4) \leftarrow(P C+2)\llcorner, P C s \leftarrow 0000, \\
& P C H \leftarrow(0000, \text { addr } 5+1), \\
& P C L \leftarrow(0000, \text { addr5 }), \\
& S P \leftarrow S P-4
\end{aligned}
\] & & \\
\hline & BRK & - & 2 & 5 & - & \[
\begin{aligned}
& (S P-1) \leftarrow P S W,(S P-2) \leftarrow(P C+2) s, \\
& (S P-3) \leftarrow(P C+2) н,(S P-4) \leftarrow(P C+2)\llcorner, \\
& P C s \leftarrow 0000, \\
& P C H \leftarrow(0007 F H), P C L \leftarrow(0007 E H), \\
& S P \leftarrow S P-4, I E \leftarrow 0
\end{aligned}
\] & & \\
\hline & RET & - & 1 & 6 & - & \[
\begin{aligned}
& \mathrm{PCL} \leftarrow(\mathrm{SP}), \mathrm{PC} H \leftarrow(\mathrm{SP}+1), \\
& \mathrm{PCs} \leftarrow(\mathrm{SP}+2), \mathrm{SP} \leftarrow \mathrm{SP}+4
\end{aligned}
\] & & \\
\hline & RETI & - & 2 & 6 & - & \[
\begin{aligned}
& \mathrm{PCL} \leftarrow(\mathrm{SP}), \mathrm{PC} \mathrm{H} \leftarrow(\mathrm{SP}+1) \\
& \mathrm{PCs} \leftarrow(\mathrm{SP}+2), \mathrm{PSW} \leftarrow(\mathrm{SP}+3) \\
& \mathrm{SP} \leftarrow \mathrm{SP}+4
\end{aligned}
\] & R & R R \\
\hline & RETB & - & 2 & 6 & - & \[
\begin{aligned}
& \mathrm{PCL} \leftarrow(\mathrm{SP}), \mathrm{PC} H \leftarrow(\mathrm{SP}+1), \\
& \mathrm{PCs} \leftarrow(\mathrm{SP}+2), \mathrm{PSW} \leftarrow(\mathrm{SP}+3), \\
& \mathrm{SP} \leftarrow \mathrm{SP}+4
\end{aligned}
\] & R & \(R \quad \mathrm{R}\) \\
\hline
\end{tabular}

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.
2. When the program memory area is accessed.

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).
2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3 , maximum.

Table 32-5. Operation List (16/17)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction Group} & \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Bytes} & \multicolumn{2}{|r|}{Clocks} & \multirow[t]{2}{*}{Operation} & Flag \\
\hline & & & & Note 1 & Note 2 & & Z AC CY \\
\hline \multirow[t]{12}{*}{Stack manipulate} & \multirow[t]{2}{*}{PUSH} & PSW & 2 & 1 & - & \[
\begin{aligned}
& (\mathrm{SP}-1) \leftarrow \mathrm{PSW},(\mathrm{SP}-2) \leftarrow 00 \mathrm{H}, \\
& \mathrm{SP} \leftarrow \mathrm{SP}-2
\end{aligned}
\] & \\
\hline & & rp & 1 & 1 & - & \[
\begin{aligned}
& (\mathrm{SP}-1) \leftarrow \mathrm{rpн},(\mathrm{SP}-2) \leftarrow \mathrm{rpL} \\
& \mathrm{SP} \leftarrow \mathrm{SP}-2
\end{aligned}
\] & \\
\hline & \multirow[t]{2}{*}{POP} & PSW & 2 & 3 & - & \(\mathrm{PSW} \leftarrow(\mathrm{SP}+1), \mathrm{SP} \leftarrow \mathrm{SP}+2\) & \(\mathrm{R} \quad \mathrm{R} \quad \mathrm{R}\) \\
\hline & & rp & 1 & 1 & - & \(\mathrm{rpL} \leftarrow(\mathrm{SP}), \mathrm{rp}_{\mathrm{r}} \leftarrow(\mathrm{SP}+1), \mathrm{SP} \leftarrow \mathrm{SP}+2\) & \\
\hline & \multirow[t]{6}{*}{MOVW} & SP, \#word & 4 & 1 & - & SP \(\leftarrow\) word & \\
\hline & & SP, AX & 2 & 1 & - & \(\mathrm{SP} \leftarrow \mathrm{AX}\) & \\
\hline & & AX, SP & 2 & 1 & - & \(\mathrm{AX} \leftarrow \mathrm{SP}\) & \\
\hline & & HL, SP & 3 & 1 & - & \(\mathrm{HL} \leftarrow \mathrm{SP}\) & \\
\hline & & BC, SP & 3 & 1 & - & \(\mathrm{BC} \leftarrow \mathrm{SP}\) & \\
\hline & & DE, SP & 3 & 1 & - & \(D E \leftarrow S P\) & \\
\hline & ADDW & SP, \#byte & 2 & 1 & - & \(\mathrm{SP} \leftarrow \mathrm{SP}+\) byte & \\
\hline & SUBW & SP, \#byte & 2 & 1 & - & \(\mathrm{SP} \leftarrow \mathrm{SP}\) - byte & \\
\hline \multirow[t]{5}{*}{Unconditional branch} & \multirow[t]{5}{*}{BR} & AX & 2 & 3 & - & \(\mathrm{PC} \leftarrow \mathrm{CS}, \mathrm{AX}\) & \\
\hline & & \$addr20 & 2 & 3 & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+2+\) jdisp8 & \\
\hline & & \$!addr20 & 3 & 3 & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+3+\) jdisp16 & \\
\hline & & !addr16 & 3 & 3 & - & \(\mathrm{PC} \leftarrow 0000\), addr16 & \\
\hline & & !!addr20 & 4 & 3 & - & \(\mathrm{PC} \leftarrow\) addr20 & \\
\hline \multirow[t]{12}{*}{Conditional branch} & BC & \$addr20 & 2 & \(2 / 4^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+2+\) jdisp8 if \(\mathrm{CY}=1\) & \\
\hline & BNC & \$addr20 & 2 & \(2 / 4^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+2+\) jdisp8 if \(\mathrm{CY}=0\) & \\
\hline & BZ & \$addr20 & 2 & \(2 / 4^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+2+j d i s p 8\) if \(\mathrm{Z}=1\) & \\
\hline & BNZ & \$addr20 & 2 & \(2 / 4^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+2+\) jdisp8 if \(\mathrm{Z}=0\) & \\
\hline & BH & \$addr20 & 3 & \(2 / 4^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+3+\) jdisp8 if \((Z \vee C Y)=0\) & \\
\hline & BNH & \$addr20 & 3 & \(2 / 4^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+3+\) jdisp8 if \((\mathrm{Z} \vee \mathrm{CY})=1\) & \\
\hline & \multirow[t]{6}{*}{BT} & saddr.bit, \$addr20 & 4 & \(3 / 5^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+4+\) jdisp8 if (saddr) . \(\mathrm{bit}=1\) & \\
\hline & & sfr.bit, \$addr20 & 4 & \(3 / 5^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+4+\) jdisp8 if sfr.bit \(=1\) & \\
\hline & & A.bit, \$addr20 & 3 & \(3 / 5^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+3+\) jdisp8 if \(\mathrm{A} . \mathrm{bit}=1\) & \\
\hline & & PSW.bit, \$addr20 & 4 & \(3 / 5^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+4+\) jdisp8 if PSW.bit \(=1\) & \\
\hline & & [HL].bit, \$addr20 & 3 & \(3 / 5^{\text {Note } 3}\) & 6/7 & \(\mathrm{PC} \leftarrow \mathrm{PC}+3+\) jdisp8 if \((\mathrm{HL})\). bit \(=1\) & \\
\hline & & \begin{tabular}{l}
ES:[HL].bit, \\
\$addr20
\end{tabular} & 4 & \(4 / 6{ }^{\text {Note } 3}\) & 7/8 & \[
\begin{aligned}
& \mathrm{PC} \leftarrow \mathrm{PC}+4+\text { jdisp8 } \\
& \text { if }(\mathrm{ES}, \mathrm{HL}) \cdot \mathrm{bit}=1
\end{aligned}
\] & \\
\hline
\end{tabular}

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.
2. When the program memory area is accessed.
3. This indicates the number of clocks "when condition is not met/when condition is met".

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).
2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3 , maximum.

Table 32-5. Operation List (17/17)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction Group} & \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Bytes} & \multicolumn{2}{|l|}{Clocks} & \multirow[t]{2}{*}{Operation} & Flag \\
\hline & & & & Note 1 & Note 2 & & Z AC CY \\
\hline \multirow[t]{12}{*}{Conditional branch} & \multirow[t]{6}{*}{BF} & saddr.bit, \$addr20 & 4 & \(3 / 5^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+4+\) jdisp8 if (saddr) \(\cdot\) bit \(=0\) & \\
\hline & & sfr.bit, \$addr20 & 4 & \(3 / 5^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+4+\) jdisp8 if sfr.bit \(=0\) & \\
\hline & & A.bit, \$addr20 & 3 & \(3 / 5^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+3+\) jdisp8 if A. bit \(=0\) & \\
\hline & & PSW.bit, \$addr20 & 4 & \(3 / 5^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+4+\) jdisp8 if PSW.bit \(=0\) & \\
\hline & & [HL].bit, \$addr20 & 3 & \(3 / 5^{\text {Note } 3}\) & 6/7 & \(\mathrm{PC} \leftarrow \mathrm{PC}+3+\) jdisp8 if \((\mathrm{HL}) \cdot\) bit \(=0\) & \\
\hline & & ES:[HL].bit, \$addr20 & 4 & \(4 / 6{ }^{\text {Note } 3}\) & 7/8 & \(\mathrm{PC} \leftarrow \mathrm{PC}+4+\) jdisp8 if \((\mathrm{ES}, \mathrm{HL}) \cdot\) bit \(=0\) & \\
\hline & \multirow[t]{6}{*}{BTCLR} & saddr.bit, \$addr20 & 4 & \(3 / 5^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+4+\) jdisp8 if (saddr).bit \(=1\) then reset (saddr).bit & \\
\hline & & sfr.bit, \$addr20 & 4 & \(3 / 5^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+4+\) jdisp8 if sfr.bit \(=1\) then reset sfr.bit & \\
\hline & & A.bit, \$addr20 & 3 & \(3 / 5^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+3+\) jdisp8 if A.bit \(=1\) then reset A.bit & \\
\hline & & PSW.bit, \$addr20 & 4 & \(3 / 5^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+4+\) jdisp8 if PSW.bit \(=1\) then reset PSW.bit & \(\times \times \times\) \\
\hline & & [HL].bit, \$addr20 & 3 & \(3 / 5^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+3+\) jdisp8 if \((\mathrm{HL}) \cdot\) bit \(=1\) then reset ( HL ).bit & \\
\hline & & ES:[HL].bit, \$addr20 & 4 & \(4 / 6^{\text {Note } 3}\) & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+4+\) jdisp8 if (ES, HL).bit \(=1\) then reset (ES, HL).bit & \\
\hline \multirow[t]{6}{*}{Conditional skip} & SKC & - & 2 & 1 & - & Next instruction skip if CY \(=1\) & \\
\hline & SKNC & - & 2 & 1 & - & Next instruction skip if CY \(=0\) & \\
\hline & SKZ & - & 2 & 1 & - & Next instruction skip if \(Z=1\) & \\
\hline & SKNZ & - & 2 & 1 & - & Next instruction skip if \(Z=0\) & \\
\hline & SKH & - & 2 & 1 & - & Next instruction skip if ( \(Z \vee C Y\) ) \(=0\) & \\
\hline & SKNH & - & 2 & 1 & - & Next instruction skip if \((\mathrm{Z} \vee \mathrm{CY})=1\) & \\
\hline \multirow[t]{6}{*}{\begin{tabular}{l}
CPU \\
control
\end{tabular}} & SEL & RBn & 2 & 1 & - & \(\mathrm{RBS}[1: 0] \leftarrow \mathrm{n}\) & \\
\hline & NOP & - & 1 & 1 & - & No Operation & \\
\hline & El & - & 3 & 4 & - & IE \(\leftarrow 1\) (Enable Interrupt) & \\
\hline & DI & - & 3 & 4 & - & IE \(\leftarrow 0\) (Disable Interrupt) & \\
\hline & HALT & - & 2 & 3 & - & Set HALT Mode & \\
\hline & STOP & - & 2 & 3 & - & Set STOP Mode & \\
\hline
\end{tabular}

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.
2. When the program memory area is accessed.
3. This indicates the number of clocks "when condition is not met/when condition is met".

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the system clock control register (CKC).
2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3 , maximum.
3. n indicates the number of register banks ( \(\mathrm{n}=0\) to 3 )

\section*{CHAPTER 33 ELECTRICAL SPECIFICATIONS (J GRADE PRODUCT)}

Cautions 1. These specifications show target values, which may change after device evaluation.
2. The RL78/D1A has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

\section*{Definition of Pin Groups}

Definition of pin groups described in this chapter is shown in the following table.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{<R>} & \multicolumn{2}{|r|}{\multirow[t]{2}{*}{Pin groups}} & \multicolumn{5}{|c|}{Pin names} \\
\hline & & & 48-pin products & 64-pin products & 80-pin products & 100-pin products & 128-pin products \\
\hline & \multirow[t]{3}{*}{Pin group 1} & Group 1R & P40 & P40, P70, P71 & P40, P70, P71 & \[
\begin{aligned}
& \text { P40, P70, P71, } \\
& \text { P130 to P135, } \\
& \text { P140 }
\end{aligned}
\] & \begin{tabular}{l}
P40 to P44, \\
P70, P71, \\
P100 to P103, \\
P130 to P135, \\
P140
\end{tabular} \\
\hline & & Group 1L & \begin{tabular}{l}
P00 to P01, \\
P10 to P14, \\
P30 to P33, \\
P54 to P57, P60, \\
P61, P72 to P75
\end{tabular} & P00 to P05, P07, P10 to P15, P17, P30 to P33, P54 to P57, P60, P61, P72 to P75 & \begin{tabular}{l}
P00 to P07, \\
P10 to P17, \\
P30 to P37, \\
P54 to P57,P60, \\
P61, P65, P66, \\
P72 to P75
\end{tabular} & \begin{tabular}{l}
P00 to P07, \\
P10 to P17, \\
P30 to P37, \\
P50 to P57, \\
P72 to P75, P136
\end{tabular} & \begin{tabular}{l}
P00 to P07, \\
P10 to P17, \\
P30 to P37, \\
P45 to P47, \\
P50 to P57, \\
P72 to P75, \\
P104 to P107, \\
P110 to P117, \\
P125 to P127 \\
P136
\end{tabular} \\
\hline & & Group 1C & - & - - & - & P60 to P66 & P60 to P66 \\
\hline & \multicolumn{2}{|l|}{Pin group 2 (ANI pins)} & P20 to P23, P27 & P20 to P23, P27 & P20 to P27 & P20 to P27, P150 & \[
\begin{aligned}
& \text { P20 to P27, } \\
& \text { P150 to P152 }
\end{aligned}
\] \\
\hline & \multirow[t]{5}{*}{Pin group 3 (SMC pins)} & Group 3A & P80 to P83 & P80 to P83 & P80 to P83 & P80 to P83 & P80 to P83 \\
\hline & & Group 3B & - & P84 to P87 & P84 to P87 & P84 to P87 & P84 to P87 \\
\hline & & Group 3C & P90 to P94 & P90 to P94 & P90 to P93 & P90 to P93 & P90 to P93 \\
\hline & & Group 3D & - & - & P94 to P97 & P94 to P97 & P94 to P97 \\
\hline & & Group 3E & P90 to P94 & \[
\begin{array}{|l}
\text { P84 to P87, P90 to } \\
\text { P94 }
\end{array}
\] & - & - & - \\
\hline <R> & \multicolumn{2}{|l|}{Pin group 4 (System pins)} & \[
\begin{array}{|l}
\mathrm{P} 121 \text { to P122, } \\
\hline \text { RESET, P137 }
\end{array}
\] & \[
\begin{aligned}
& \text { P121 to P124, } \\
& \hline \text { RESET, P137 } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{P} 121 \text { to P124, } \\
& \hline \text { RESET, P137 }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{P} 121 \text { to P124, } \\
& \hline \text { RESET, P137 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { P121 to P124, } \\
& \text { RESET, P137 }
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{Definition of Product Groups}

Definition of product groups described in this chapter is shown in the following table.
<R> \begin{tabular}{|l|l|l|l|l|l|}
\hline \multicolumn{1}{|c|}{ Product groups } & \multicolumn{5}{|c|}{ Product names } \\
\cline { 2 - 7 } & 48-pin products & 64-pin products & 80-pin products & 100-pin products & 128-pin products \\
\hline Product Group A & R5F10CGBJFB & R5F10CLDJFB & R5F10CMDJFB & R5F10DPEJFB & - \\
& R5F10CGCJFB & R5F10DLDJFB & R5F10CMEJFB & R5F10DPFJFB & \\
& R5F10CGDJFB & R5F10DLEJFB & R5F10DMDJFB & R5F10DPGJFB & \\
& R5F10DGCJFB & & R5F10DMEJFB & R5F10DPJJFB & \\
& R5F10DGDJFB & & R5F10DMFJFB & R5F10TPJJFB & \\
\hline R5F10DGEJFB & & & R5F10DMGJFB & & \\
\hline
\end{tabular}

\subsection*{33.1 Absolute Maximum Ratings}
\(\mathrm{TA}=+25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Symbols & Conditions & Ratings & Unit \\
\hline \multirow[t]{6}{*}{Supply voltage} & VdD & VDD & -0.5 to +6.5 & V \\
\hline & \begin{tabular}{l}
EVddo \\
EVDD1
\end{tabular} & \(E V_{D D 0}=E V_{D D 1}\) & \[
\begin{aligned}
& -0.5 \text { to }+6.5 \\
& \text { and }-0.5 \text { to } V D D+0.3
\end{aligned}
\] & V \\
\hline & SMVdDo SMVDD1 & \(S M V_{\text {dD }}=S M V_{\text {dD }}\) & \[
\begin{gathered}
-0.5 \text { to }+6.5 \\
\text { and }-0.5 \text { to } V_{D D}+0.3 \\
\hline
\end{gathered}
\] & V \\
\hline & Vss & Vss & -0.5 to +0.3 & V \\
\hline & \begin{tabular}{l}
EVsso \\
EVss1
\end{tabular} & \(E V \mathrm{ss} 0=E V \mathrm{ss} 1\) & -0.5 to +0.3 & V \\
\hline & SMVsso SMVss1 & SMVsso \(=\) SMVss1 & -0.5 to +0.3 & V \\
\hline Supply voltage up/down ramp & Vddramp & & \(\leq 50\) & V/ms \\
\hline REGC pin input voltage & Viregc & REGC & \[
\begin{gathered}
-0.3 \text { to }+2.8 \\
\text { and }-0.3 \text { to VDD }+0.3^{\text {Note1 } 1}
\end{gathered}
\] & V \\
\hline \multirow[t]{4}{*}{Input voltage} & \(\mathrm{V}_{11}\) & Pin group 1 & \[
\begin{gathered}
-0.3 \text { to }+6.5 \\
\text { and }-0.3 \text { to } \mathrm{EV}_{\mathrm{DDO}}\left(\mathrm{EV}_{\mathrm{DD} 1}\right)+0.3
\end{gathered}
\] & V \\
\hline & V 12 & Pin group 2 & \[
\begin{gathered}
-0.3 \text { to }+6.5 \\
\text { and }-0.3 \text { to } V_{D D}+0.3 \\
\hline
\end{gathered}
\] & V \\
\hline & V13 & Pin group 3 & \[
\begin{gathered}
-0.3 \text { to }+6.5 \\
\text { and }-0.3 \text { to SMVDDo(SMVDD1) }+0.3 \\
\hline
\end{gathered}
\] & V \\
\hline & \(V_{14}\) & Pin group 4 & \[
\begin{gathered}
-0.3 \text { to }+6.5 \\
\text { and }-0.3 \text { to } V_{D D}+0.3
\end{gathered}
\] & V \\
\hline
\end{tabular}
(Continue to next page)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{3}{|c|}{Conditions} & Ratings & Unit \\
\hline \multirow[t]{4}{*}{Output voltage} & Vo1 & \multicolumn{3}{|l|}{Pin group 1} & -0.3 to EVDDo (EVDD1) + 0.3 & V \\
\hline & Vo2 & \multicolumn{3}{|l|}{Pin group 2} & -0.3 to VDD +0.3 & V \\
\hline & Vo3 & \multicolumn{3}{|l|}{Pin group 3} & -0.3 to SMV \({ }_{\text {ddo }}\left(S M V_{\text {DD1 }}\right)+0.3\) & V \\
\hline & Vсом & \multicolumn{3}{|l|}{COM0 to COM3} & -0.3 to \(V_{D D}+0.3\) & V \\
\hline \multirow[t]{17}{*}{Output current, high} & \multirow[t]{5}{*}{Ioh1} & Per pin & \multicolumn{2}{|l|}{Pin group 1} & -20 & mA \\
\hline & & \multirow[t]{4}{*}{Total} & \multicolumn{2}{|l|}{Pin group 1} & -150 & mA \\
\hline & & & \multicolumn{2}{|l|}{Pin group 1L} & -60 & mA \\
\hline & & & \multicolumn{2}{|l|}{Pin group 1R} & -55 & mA \\
\hline & & & \multicolumn{2}{|l|}{Pin group 1C} & -40 & mA \\
\hline & \multirow[t]{2}{*}{IoH2} & Per pin & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Pin group 2}} & -0.5 & mA \\
\hline & & Total & & & -2.0 & mA \\
\hline & \multirow[t]{8}{*}{Іон3} & Per pin & \multicolumn{2}{|l|}{Pin group 3} & -58 & mA \\
\hline & & \multirow[t]{7}{*}{Total} & \multirow[t]{2}{*}{Pin group 3} & 48-pin, 64-pin & -270 & mA \\
\hline & & & & \[
\begin{aligned}
& \text { 80-pin, 100-pin, } \\
& \text { 128-pin }
\end{aligned}
\] & -480 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 3A} & -120 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 3B} & -120 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 3C} & -120 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 3D} & -120 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 3E} & -150 & mA \\
\hline & \multirow[t]{2}{*}{Іонсом} & Per pin & \multicolumn{2}{|l|}{COM0 to COM3} & -0.5 & mA \\
\hline & & Total & \multicolumn{2}{|l|}{COM0 to COM3} & -1.0 & mA \\
\hline \multirow[t]{17}{*}{Output current, low} & \multirow[t]{5}{*}{IoL1} & Per pin & \multicolumn{2}{|l|}{Pin group 1} & 20 & mA \\
\hline & & \multirow[t]{4}{*}{Total} & \multicolumn{2}{|l|}{Pin group 1} & 150 & mA \\
\hline & & & Pin gr & p 1L & 60 & mA \\
\hline & & & Pin grour & p 1R & 50 & mA \\
\hline & & & Pin gr & p 1C & 40 & mA \\
\hline & \multirow[t]{2}{*}{IoL2} & Per pin & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Pin group 2}} & 1.0 & mA \\
\hline & & Total & & & 5.0 & mA \\
\hline & \multirow[t]{8}{*}{IoL3} & Per pin & \multicolumn{2}{|l|}{Pin group 3} & 58 & mA \\
\hline & & \multirow[t]{7}{*}{Total} & \multirow[t]{2}{*}{Pin group 3} & 48-pin, 64-pin & 270 & mA \\
\hline & & & & \[
\begin{array}{|l|}
\hline \begin{array}{l}
80-\text {-pin, } 100-\text {-pin, } \\
128-\text { pin }
\end{array} \\
\hline
\end{array}
\] & 480 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 3A} & 120 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 3B} & 120 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 3C} & 120 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 3D} & 120 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 3E} & 150 & mA \\
\hline & \multirow[t]{2}{*}{Iolcom} & Per pin & \multicolumn{2}{|l|}{COM0 to COM3} & 0.5 & mA \\
\hline & & Total & \multicolumn{2}{|l|}{COM0 to COM3} & 1.0 & mA \\
\hline \multirow[t]{3}{*}{Operating ambient temperature} & \multirow[t]{3}{*}{TA} & \multicolumn{3}{|l|}{for normal operation mode} & -40 to +85 & \({ }^{\circ} \mathrm{C}\) \\
\hline & & \multicolumn{3}{|l|}{for code flash programming} & -40 to +85 & \({ }^{\circ} \mathrm{C}\) \\
\hline & & \multicolumn{3}{|l|}{for data flash programming} & -40 to +85 & \({ }^{\circ} \mathrm{C}\) \\
\hline Storage temperature & \(\mathrm{T}_{\text {stg }}\) & \multicolumn{3}{|l|}{} & -65 to +150 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Note Connect the REGC pin to Vss via a capacitor ( 0.47 to \(1 \mu \mathrm{~F}\) ).
This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

\subsection*{33.2 Power consumption characteristics}

\subsection*{33.2.1 Product group A}
\(\mathrm{TA}=-40\) to \(+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}\), \(\mathrm{Vss}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{3}{|c|}{Conditions} & Typ. & Max. & Unit \\
\hline \multirow[t]{14}{*}{Supply current, run mode} & \multirow[t]{14}{*}{\[
\text { IdD }{ }^{\text {Note } 1}
\]} & \multirow[t]{13}{*}{High speed MAIN RUN Note 2, 3, 4} & \multirow[t]{4}{*}{\(\mathrm{fcLK}=32 \mathrm{MHz}\)} & \(\mathrm{f}_{\text {Hoco }}=32 \mathrm{MHz}\) & \multirow[t]{4}{*}{5.2} & \multirow[t]{4}{*}{22} & \multirow[t]{4}{*}{mA} \\
\hline & & & & froco \(=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) with PLL & & & \\
\hline & & & \multirow[t]{4}{*}{\(\mathrm{fcLK}=24 \mathrm{MHz}\)} & \(\mathrm{f}_{\mathrm{H} \text { Oco }}=24 \mathrm{MHz}\) & \multirow[t]{4}{*}{4.2} & \multirow[t]{4}{*}{18} & \multirow[t]{4}{*}{mA} \\
\hline & & & &  & & & \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) with PLL & & & \\
\hline & & & fclk \(=20 \mathrm{MHz}\) & \(\mathrm{fx}=20 \mathrm{MHz}\) & 3.8 & 16 & mA \\
\hline & & & \multirow[t]{2}{*}{\(\mathrm{fcLK}=8 \mathrm{MHz}\)} & f O co \(=8 \mathrm{MHz}\) & \multirow[t]{2}{*}{2.1} & \multirow[t]{2}{*}{11} & \multirow[t]{2}{*}{mA} \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) & & & \\
\hline & & & \multirow[t]{2}{*}{\(\mathrm{fcLK}=4 \mathrm{MHz}\)} & f \(\mathrm{foco}=4 \mathrm{MHz}\) & \multirow[t]{2}{*}{1.6} & \multirow[t]{2}{*}{9} & \multirow[t]{2}{*}{mA} \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) & & & \\
\hline & & \begin{tabular}{l}
SUB RUN \\
Note 2, 3, 5
\end{tabular} & \multicolumn{2}{|l|}{\(\mathrm{fcLk}=\mathrm{fxT}^{\text {a }}=32.768 \mathrm{kHz}\)} & 6 & 300 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Notes 1. The common condition for \(\mathrm{I}_{\mathrm{DD} 1}\) :
- I \(I_{D D}\) includes the total current flowing into whole power pins, including the input leakage current flowing when the level of the input pin is fixed to \(V_{D D}\) or \(\mathrm{V}_{\mathrm{SS}}\).
- The program is running in the code flash.
2. The typical value is that when \(\mathrm{Ta}=+25\) deg. C and \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\). Peripheral devices and the data flash are stopped.
3. The maximum value is that when all peripheral devices are operating. But the \(A / D\) converter, RTC, LCD circuit and stepper motor circuit are stopped, and the data flash and the code flash are stated to read mode. The 16-bit wakeup timer operates with floco.
4. Either fx or froco which is selected for fclk is operated. The other is stopped.
5. \(f x\) and fHoco are stopped.
\(\mathrm{TA}=-40\) to \(+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}\), Vss \(=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{3}{|c|}{Conditions} & Typ. & Max. & Unit \\
\hline \multirow[t]{15}{*}{Supply current, halt mode} & \multirow[t]{15}{*}{IdD2 \({ }^{\text {Note } 1}\)} & \multirow[t]{13}{*}{High speed MAIN HALT Note 3, 4, 5} & \multirow[t]{4}{*}{\[
\begin{aligned}
& \text { fCLK }=32 \mathrm{MHz} \\
& 2.7 \mathrm{~V} \leq \mathrm{VDD}
\end{aligned}
\]} & froco \(=32 \mathrm{MHz}\) & \multirow[t]{4}{*}{1.0} & \multirow[t]{4}{*}{8.1} & \multirow[t]{4}{*}{mA} \\
\hline & & & & fHoco \(=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) with PLL & & & \\
\hline & & & \multirow[t]{4}{*}{\(\mathrm{fcLk}=24 \mathrm{MHz}\)} & \(\mathrm{fHOCO}=24 \mathrm{MHz}\) & \multirow[t]{4}{*}{0.8} & \multirow[t]{4}{*}{6.9} & \multirow[t]{4}{*}{mA} \\
\hline & & & & fH Oco \(=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) with PLL & & & \\
\hline & & & \(\mathrm{fcLK}=20 \mathrm{MHz}\) & \(\mathrm{fx}=20 \mathrm{MHz}\) & 0.7 & 6.0 & mA \\
\hline & & & \multirow[t]{2}{*}{\(\mathrm{fcLK}=8 \mathrm{MHz}\)} & f \(\mathrm{foco}=8 \mathrm{MHz}\) & \multirow[t]{2}{*}{0.4} & \multirow[t]{2}{*}{4.3} & \multirow[t]{2}{*}{mA} \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) & & & \\
\hline & & & \multirow[t]{2}{*}{\(\mathrm{fcLK}=4 \mathrm{MHz}\)} & f носо \(=4 \mathrm{MHz}\) & \multirow[t]{2}{*}{0.35} & \multirow[t]{2}{*}{3.6} & \multirow[t]{2}{*}{mA} \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) & & & \\
\hline & & \multirow[t]{2}{*}{\begin{tabular}{l}
SUB HALT \\
Note 3, 4, 6
\end{tabular}} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { fcLK }=\mathrm{fXT} \\
& =32.768 \mathrm{kHz}
\end{aligned}
\]} & RTC is stopped & 1.0 & \multirow[t]{2}{*}{130} & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & & RTC is operated by \(f_{x T}\)
\[
=32.768 \mathrm{KHz}
\] & 1.2 & & \\
\hline \multirow[t]{2}{*}{Supply current, stop mode} & \multirow[t]{2}{*}{IDD3 \({ }^{\text {Note }} 2\)} & \multirow[t]{2}{*}{\[
\text { STOP }^{\text {Note 3, } 4}
\]} & \multicolumn{2}{|l|}{RTC and \(f_{x}\) are stopped} & 0.4 & \multirow[t]{2}{*}{60} & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & \multicolumn{2}{|l|}{RTC is operated by \(\mathrm{f}_{\mathrm{xT}}=32.768 \mathrm{KHz}\)} & 0.8 & & \\
\hline
\end{tabular}

Notes 1. The common condition for \(\mathrm{I}_{\mathrm{DD} 2}\) :
- \(I_{D D}\) includes the total current flowing into whole power pins, including the input leakage current flowing when the level of the input pin is fixed to \(V_{D D}\) or \(V_{S S}\).
- The HALT instruction is executed by the program in the code flash.
- The specification shows the stable current during HALT mode.
2. The common condition for \(I_{D D 3}\) :
- \(I_{D D}\) includes the total current flowing into whole power pins, including the input leakage current flowing when the level of the input pin is fixed to \(V_{D D}\) or \(V_{S S}\).
- The STOP instruction is executed by the program in the code flash during MAIN RUN operation.
- The spec shows the stable current during STOP mode.
3. The typical value is that when \(\mathrm{Ta}=+25\) deg. C and \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\). Peripheral devices and the data flash are stopped.
4. The maximum value is that when all peripheral devices are operating. But the \(A / D\) converter, LCD circuit, stepper motor circuit, the data flash and the code flash are stopped. The 16-bit wakeup timer operates with floco.
5. Either fx or froco which is selected for fclk is operated. The other is stopped.
6. fx and fHoco are stopped.
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}\), V ss \(=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{2}{|c|}{Conditions} & Typ. & Max. & Unit \\
\hline WDT operating current \({ }^{\text {Note } 1}\) & IWdT & & & 0.25 & 1.0 & \(\mu \mathrm{A}\) \\
\hline ADC operating & I ADC & Normal mode & \(\mathrm{V} D \mathrm{DD}=5.0 \mathrm{~V}\) & 1.3 & 1.7 & mA \\
\hline current \({ }^{\text {Note } 2}\) & & Low voltage mode & \(\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}\) & 0.5 & 0.7 & mA \\
\hline LCD operating & ILCD & flCD \(=\) fsub, & \(V_{D D}=5.0 \mathrm{~V}\) & 100 & 140 & \(\mu \mathrm{A}\) \\
\hline Current \({ }^{\text {Note } 3}\) & & LCD clock \(=512 \mathrm{~Hz}\) & \(V_{D D}=3.0 \mathrm{~V}\) & 90 & 130 & \(\mu \mathrm{A}\) \\
\hline ZPD operating & IzpD & One ZPD operated & \(V_{D D}=5.0 \mathrm{~V}\) & 150 & 600 & \(\mu \mathrm{A}\) \\
\hline \[
\text { current }^{\text {Note } 4}
\] & & & \(\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}\) & 100 & 500 & \(\mu \mathrm{A}\) \\
\hline & & Four ZPDs operated & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 500 & 2000 & \(\mu \mathrm{A}\) \\
\hline & & & \(V_{D D}=3.0 \mathrm{~V}\) & 400 & 1600 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Notes 1. Current flowing only to the watchdog timer. The maximum specification of \(I_{D D 1}, I_{D D 2}\) and \(I_{D D 3}\) include \(I_{\text {WDT }}\).
2. Current flowing only to the \(A / D\) converter. The current value of the RL78/D1A is the sum of \(I_{D D}\) and \(I_{A D C}\) when the A/D converter operates.
3. Current flowing only to the LCD controller/driver circuit. The current value of the RL78/D1A is the sum of \(I_{D D}\) and \(\mathrm{I}_{\mathrm{LCD}}\) when the LCD controller/driver circuit operates.
4. Current flowing only to the ZPD circuit. The current value of the RL78/D1A is the sum of IDD and I \({ }_{\text {ZPD }}\) when the ZPD circuit operates.

\subsection*{33.2.2 Product group B}
\(\mathrm{TA}=-40\) to \(+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}\), \(\mathrm{Vss}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{3}{|c|}{Conditions} & Typ. & Max. & Unit \\
\hline \multirow[t]{14}{*}{Supply current, run mode} & \multirow[t]{14}{*}{IDD1 \({ }^{\text {Note } 1}\)} & \multirow[t]{13}{*}{High speed MAIN RUN Note 2, 3, 4, 5} & \multirow[t]{4}{*}{\(\mathrm{fcLK}=32 \mathrm{MHz}\)} & f носо \(=32 \mathrm{MHz}\) & \multirow[t]{4}{*}{5.7} & \multirow[t]{4}{*}{24} & \multirow[t]{4}{*}{mA} \\
\hline & & & & \(\mathrm{fH}_{\text {coo }}=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) with PLL & & & \\
\hline & & & \multirow[t]{4}{*}{\(\mathrm{fcLK}=24 \mathrm{MHz}\)} & f Носо \(=24 \mathrm{MHz}\) & \multirow[t]{4}{*}{4.7} & \multirow[t]{4}{*}{20} & \multirow[t]{4}{*}{mA} \\
\hline & & & & fH Oco \(=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) with PLL & & & \\
\hline & & & fCLK \(=20 \mathrm{MHz}\) & \(\mathrm{fx}=20 \mathrm{MHz}\) & 4.3 & 17.5 & mA \\
\hline & & & \multirow[t]{2}{*}{\(\mathrm{fcLK}=8 \mathrm{MHz}\)} & fносо \(=8 \mathrm{MHz}\) & \multirow[t]{2}{*}{2.4} & \multirow[t]{2}{*}{12} & \multirow[t]{2}{*}{mA} \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) & & & \\
\hline & & & \multirow[t]{2}{*}{\(\mathrm{fcLK}=4 \mathrm{MHz}\)} & \(\mathrm{f}_{\mathrm{H}} \mathrm{coco}=4 \mathrm{MHz}\) & \multirow[t]{2}{*}{1.8} & \multirow[t]{2}{*}{9.5} & \multirow[t]{2}{*}{mA} \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) & & & \\
\hline & & \begin{tabular}{l}
SUB RUN \\
Note 2, 3, 6
\end{tabular} & \multicolumn{2}{|l|}{\(\mathrm{fcLk}=\mathrm{fxT}=32.768 \mathrm{kHz}\)} & 7 & 360 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Notes 1. The common condition for \(\mathrm{I}_{\mathrm{DD} 1}\) :
- \(I_{D D}\) includes the total current flowing into whole power pins, including the input leakage current flowing when the level of the input pin is fixed to \(V_{D D}\) or \(V_{S s}\).
- The program is running in the code flash.
2. The typical value is that when \(\mathrm{Ta}=+25 \mathrm{deg} . \mathrm{C}\) and \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\). Peripheral devices and the data flash are stopped.
3. The maximum value is that when all peripheral devices are operating. But the \(A / D\) converter, RTC, LCD circuit and stepper motor circuit are stopped, and the data flash and the code flash are stated to read mode. The 16-bit wakeup timer operates with floco.
4. Either fx or froco which is selected for fclk is operated. The other is stopped.
5. At 128-pin products, the value of \(\mathrm{I}_{\mathrm{DD} 1}\) does not include the LCDB (P11x, P46-7) pin toggle current.
\(\mathrm{I}_{\mathrm{DD} 1}\) condition of LCDB macro is Fclk=32MHz, mod8 mode, data rate \(=8 \mathrm{MHz}\), 4cycle, 16bit write/read.
6. \(f x\) and fHOCO are stopped.
\(\mathrm{TA}=-40\) to \(+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}\), Vss \(=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{3}{|c|}{Conditions} & Typ. & Max. & Unit \\
\hline \multirow[t]{15}{*}{Supply current, halt mode} & \multirow[t]{15}{*}{IDD2 \({ }^{\text {Note } 1}\)} & \multirow[t]{13}{*}{\begin{tabular}{l}
High speed \\
MAIN HALT Note 3, 4, 5
\end{tabular}} & \multirow[t]{4}{*}{\[
\begin{aligned}
& \text { fCLK }=32 \mathrm{MHz} \\
& 2.7 \mathrm{~V} \leq \mathrm{VDD}
\end{aligned}
\]} & fносо \(=32 \mathrm{MHz}\) & \multirow[t]{4}{*}{1.0} & \multirow[t]{4}{*}{8.9} & \multirow[t]{4}{*}{mA} \\
\hline & & & & froco \(=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) with PLL & & & \\
\hline & & & \multirow[t]{4}{*}{\(\mathrm{fcLk}=24 \mathrm{MHz}\)} & fH Oco \(=24 \mathrm{MHz}\) & \multirow[t]{4}{*}{0.8} & \multirow[t]{4}{*}{7.5} & \multirow[t]{4}{*}{mA} \\
\hline & & & & froco \(=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) with PLL & & & \\
\hline & & & fcLk \(=20 \mathrm{MHz}\) & \(\mathrm{fx}=20 \mathrm{MHz}\) & 0.7 & 6.5 & mA \\
\hline & & & \multirow[t]{2}{*}{fcLk \(=8 \mathrm{MHz}\)} & \(\mathrm{f}_{\text {foco }}=8 \mathrm{MHz}\) & \multirow[t]{2}{*}{0.4} & \multirow[t]{2}{*}{4.5} & \multirow[t]{2}{*}{mA} \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) & & & \\
\hline & & & \multirow[t]{2}{*}{\(\mathrm{fcLK}=4 \mathrm{MHz}\)} & fносо \(=4 \mathrm{MHz}\) & \multirow[t]{2}{*}{0.35} & \multirow[t]{2}{*}{3.8} & \multirow[t]{2}{*}{mA} \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) & & & \\
\hline & & \multirow[t]{2}{*}{\begin{tabular}{l}
SUB HALT \\
Note 3, 4, 6
\end{tabular}} & \(\mathrm{fcLK}=\mathrm{fxT}\) & RTC is stopped & 1.0 & \multirow[t]{2}{*}{140} & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & \(=32.768 \mathrm{kHz}\) & RTC is operated by \(\mathrm{f}_{\mathrm{xT}}\)
\[
=32.768 \mathrm{KHz}
\] & 1.2 & & \\
\hline \multirow[t]{2}{*}{Supply current, stop mode} & \multirow[t]{2}{*}{\[
\text { IdD3 }{ }^{\text {Note } 2}
\]} & \multirow[t]{2}{*}{\[
\text { STOP }^{\text {Note 3, } 4}
\]} & \multicolumn{2}{|l|}{} & 0.4 & \multirow[t]{2}{*}{70} & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & \multicolumn{2}{|l|}{RTC is operated by \(\mathrm{f}_{\mathrm{x}}=32.768 \mathrm{KHz}\)} & 0.8 & & \\
\hline
\end{tabular}

Notes 1. The common condition for \(\mathrm{I}_{\mathrm{DD} 2}\) :
- I \(I_{D D}\) includes the total current flowing into whole power pins, including the input leakage current flowing when the level of the input pin is fixed to \(V_{D D}\) or \(\mathrm{V}_{\mathrm{SS}}\).
- The HALT instruction is executed by the program in the code flash.
- The specification shows the stable current during HALT mode.
2. The common condition for \(\mathrm{I}_{\mathrm{DD} 3}\) :
- \(I_{D D}\) includes the total current flowing into whole power pins, including the input leakage current flowing when the level of the input pin is fixed to \(V_{D D}\) or \(\mathrm{V}_{\mathrm{SS}}\).
- The STOP instruction is executed by the program in the code flash during MAIN RUN operation.
- The spec shows the stable current during STOP mode.
3. The typical value is that when \(\mathrm{Ta}=+25 \mathrm{deg} . \mathrm{C}\) and \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\). Peripheral devices and the data flash are stopped.
4. The maximum value is that when all peripheral devices are operating. But the \(A / D\) converter, LCD circuit, stepper motor circuit, the data flash and the code flash are stopped. The 16-bit wakeup timer operates with floco.
5. Either fx or fHoco which is selected for fclk is operated. The other is stopped.
6. \(f x\) and fHoco are stopped.
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}\), V ss \(=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{2}{|c|}{Conditions} & Typ. & Max. & Unit \\
\hline WDT operating current \({ }^{\text {Note } 1}\) & IWdT & & & 0.25 & 1.0 & \(\mu \mathrm{A}\) \\
\hline ADC operating & I ADC & Normal mode & \(\mathrm{V} D \mathrm{DD}=5.0 \mathrm{~V}\) & 1.3 & 1.7 & mA \\
\hline current \({ }^{\text {Note } 2}\) & & Low voltage mode & \(\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}\) & 0.5 & 0.7 & mA \\
\hline LCD operating & ILCD & flCD \(=\) fsub, & \(V_{D D}=5.0 \mathrm{~V}\) & 100 & 140 & \(\mu \mathrm{A}\) \\
\hline Current \({ }^{\text {Note } 3}\) & & LCD clock \(=512 \mathrm{~Hz}\) & \(V_{D D}=3.0 \mathrm{~V}\) & 90 & 130 & \(\mu \mathrm{A}\) \\
\hline ZPD operating & IzpD & One ZPD operated & \(V_{D D}=5.0 \mathrm{~V}\) & 150 & 600 & \(\mu \mathrm{A}\) \\
\hline \[
\text { current }^{\text {Note } 4}
\] & & & \(\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}\) & 100 & 500 & \(\mu \mathrm{A}\) \\
\hline & & Four ZPDs operated & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 500 & 2000 & \(\mu \mathrm{A}\) \\
\hline & & & \(V_{D D}=3.0 \mathrm{~V}\) & 400 & 1600 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Notes 1. Current flowing only to the watchdog timer. The maximum specification of \(I_{D D 1}\), \(I_{D D 2}\) and \(I_{D D 3}\) include \(I_{\text {wDt }}\).
2. Current flowing only to the \(A / D\) converter. The current value of the RL78/D1A is the sum of \(I_{D D}\) and \(I_{A D C}\) when the A/D converter operates.
3. Current flowing only to the LCD controller/driver circuit. The current value of the RL78/D1A is the sum of \(I_{D D}\) and \(\mathrm{I}_{\mathrm{LCD}}\) when the LCD controller/driver circuit operates.
4. Current flowing only to the ZPD circuit. The current value of the RL78/D1A is the sum of IDD and I \({ }_{\text {ZPD }}\) when the ZPD circuit operates.

\subsection*{33.3 Oscillator characteristics}
33.3.1 Main(X1) oscillator characteristics
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}\), V ss \(=0 \mathrm{~V}\)
\begin{tabular}{|l|l|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Parameter } & Symbols & \multicolumn{1}{|c|}{ Conditions } & Min. & Typ. & Max. & Unit \\
\hline \multirow{3}{*}{\begin{tabular}{l} 
Main(X1) clock \\
oscillation frequency
\end{tabular}} & fx & Ceramic resonator & 1.0 & & 20.0 & MHz \\
\cline { 3 - 7 } & Crystal resonator & 1.0 & & 20.0 & MHz \\
\hline
\end{tabular}

Remark Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

\subsection*{33.3.2 High speed on chip oscillator characteristics}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & Conditions & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{5}{*}{\begin{tabular}{l}
HOCO \\
oscillation frequency
\end{tabular}} & \multirow[t]{5}{*}{froco} & 4 MHz mode & 3.92 & 4.00 & 4.08 & MHz \\
\hline & & 8 MHz mode & 7.84 & 8.00 & 8.16 & MHz \\
\hline & & 16 MHz mode & 15.68 & 16.00 & 16.32 & MHz \\
\hline & & 24 MHz mode & 23.52 & 24.00 & 24.48 & MHz \\
\hline & & 32 MHz mode & 31.36 & 32.00 & 32.64 & MHz \\
\hline
\end{tabular}

Remark Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

\subsection*{33.3.3 Low speed on chip oscillator characteristics}
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}\), V Ss \(=0 \mathrm{~V}\)
\begin{tabular}{|l|l|l|l|l|l|c|}
\hline \multicolumn{1}{|c|}{ Parameter } & Symbols & Conditions & Min. & Typ. & Max. & Unit \\
\hline \begin{tabular}{l} 
LOCO \\
oscillation frequency
\end{tabular} & floco & & 12.75 & 15.0 & 17.25 & kHz \\
\hline
\end{tabular}

\subsection*{33.3.4 Sub(XT1) oscillator characteristics}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & Conditions & Min. & Typ. & Max. & Unit \\
\hline Sub(XT1) clock oscillation frequency & fxt & Possible to oscillate & 29.0 & 32.768 & 35.0 & kHz \\
\hline
\end{tabular}

Remark Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

\subsection*{33.4 DC characteristics}

\subsection*{33.4.1 Pin group 1}

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{2}{|r|}{Conditions} & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{7}{*}{Output current, high \({ }^{\text {Note } 1}\)} & Ioh1 & \multicolumn{2}{|l|}{Per pin} & & & -5.0 & mA \\
\hline & Іон2 & \multicolumn{2}{|l|}{Per pin, P73 or P135 (SG port)} & & & -13.0 & mA \\
\hline & Iohtotal & \multirow[t]{3}{*}{Total (for duty factors \(\leq 70 \%{ }^{\text {Note } 2}\) )} & Group 1L & & & -40.0 & mA \\
\hline & & & Group 1R & & & -40.0 & mA \\
\hline & & & Group 1C (128-pin, 100-pin) & & & -30.0 & mA \\
\hline & & \multicolumn{2}{|r|}{for 128-pin, 100-pin} & & & -110.0 & mA \\
\hline & & \multicolumn{2}{|r|}{for 80-pin, 64-pin, 48-pin} & & & -60.0 & mA \\
\hline \multirow[t]{7}{*}{Output current, low} & IoL1 & \multicolumn{2}{|l|}{Per pin} & & & 8.5 & mA \\
\hline & Iol2 & \multicolumn{2}{|l|}{Per pin, P73 or P135 (SG ports)} & & & 13.0 & mA \\
\hline & loltotal & \multirow[t]{3}{*}{\begin{tabular}{l}
Total \\
(for duty factors
\[
\left.\leq 70 \%^{\text {Note } 3}\right)
\]
\end{tabular}} & Group 1L & & & 40.0 & mA \\
\hline & & & Group 1R & & & 35.0 & mA \\
\hline & & & Group 1C (128-pin, 100-pin) & & & 40.0 & mA \\
\hline & & \multicolumn{2}{|r|}{for 128-pin, 100-pin} & & & 115.0 & mA \\
\hline & & \multicolumn{2}{|r|}{for 80-pin, 64-pin, 48-pin} & & & 60.0 & mA \\
\hline
\end{tabular}
2. These output current values are obtained under the condition that the duty factor is no greater than \(70 \%\). The output current values when the duty factor is changed to a value greater than \(70 \%\) can be calculated from the following expression (when the duty factor is changed to \(\mathrm{n} \%\) ).
- Total output current of pins ( I . \(\times 0.7\) )/( \(\mathrm{n} \times 0.01\) )
<Example> Where \(\mathrm{n}=80 \%\) and I он \(=-30.0 \mathrm{~mA}\)
Total output current of pins \(=(-30.0 \times 0.7) /(80 \times 0.01) \approx-26.2 \mathrm{~mA}\)
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.
3. These output current values are obtained under the condition that the duty factor is no greater than \(70 \%\). The output current values when the duty factor is changed to a value greater than \(70 \%\) can be calculated from the following expression (when the duty factor is changed to \(n \%\) ).
- Total output current of pins (los \(\times 0.7\) )/( \(\mathrm{n} \times 0.01\) )
<Example> Where \(\mathrm{n}=80 \%\) and lo \(=40.0 \mathrm{~mA}\)
Total output current of pins \(=(40.0 \times 0.7) /(80 \times 0.01)=35.0 \mathrm{~mA}\)
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & Conditions & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{2}{*}{Input voltage, high \({ }^{\text {Note } 2}\)} & VIH1 & Schmitt3 mode & 0.8EVDD & & EVDD & V \\
\hline & \(\mathrm{V}_{\mathrm{IH} 2}\) & Schmitt1 mode \({ }^{\text {Note } 3}\) & 0.65 EVDD & & EVDD & V \\
\hline \multirow[t]{2}{*}{Input voltage, low \({ }^{\text {Note } 2}\)} & VIL1 & Schmitt3 mode & 0 & & 0.5EVDD & V \\
\hline & VIL2 & Schmitt1 mode \({ }^{\text {Note } 3}\) & 0 & & \(0.35 E V D D\) & V \\
\hline \multirow[t]{2}{*}{Input hysteresis width Note 2, 4} & VIHYS1 & Schmitt3 mode & 0.1 & 0.19 & 0.29 & V \\
\hline & VIHYS2 & Schmitt1 mode \({ }^{\text {Note } 3}\) & 0.15 & 0.59 & 0.84 & V \\
\hline \multirow[t]{3}{*}{Output voltage, high \({ }^{\text {Note } 1}\)} & \multirow[t]{2}{*}{Voh1} & I он \(=-5.0 \mathrm{~mA}\) & EVDD-1.0 & & EVDD & V \\
\hline & & \(\mathrm{IOH}=-3.0 \mathrm{~mA}\) up to 6 pins & EVdd-0.5 & & EVDD & V \\
\hline & Voh2 & I он \(=-13.0 \mathrm{~mA}, \mathrm{P} 73\) or P135 (SG port) & EVdd-0.7 & & EVDD & V \\
\hline \multirow[t]{3}{*}{Output voltage, low} & \multirow[t]{2}{*}{Vol1} & \(\mathrm{loL}=8.5 \mathrm{~mA}\) & 0 & & 0.7 & V \\
\hline & & \(\mathrm{loL}=3.0 \mathrm{~mA}\) up to 6 pins & 0 & & 0.5 & V \\
\hline & Vol2 & lol \(=13.0 \mathrm{~mA}, \mathrm{P} 73\) or P135 (SG port) & 0 & & 0.7 & V \\
\hline Input leakage current, high & ILIH1 & \(\mathrm{V}_{1}=E V_{\text {DD }}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline Input leakage current, low & ILLL1 & \(\mathrm{V}_{1}=E V_{\text {ss }}\) & & & -1 & \(\mu \mathrm{A}\) \\
\hline On chip pull-up resistance \({ }^{\text {Note } 5}\) & Ru & \(\mathrm{V}_{1}=\mathrm{E} \mathrm{V}_{\text {ss }}\) & 10 & 20 & 100 & k \(\Omega\) \\
\hline On chip pull-down resistance \({ }^{\text {Note } 6}\) & Ro & \(\mathrm{V}_{1}=E V_{\text {DD }}\) & 100 & & & k \(\Omega\) \\
\hline
\end{tabular}

Notes 1. When P60 or P61 is set to Nch open drain mode, it does not drive high level output.
2. Except P 130 because it is output only port.
3. P01, P10, P11, P17, P31, P40, P50 to P52, P55 to P57, P61, P63, P70, P110 to P117, P135 only.
4. This value is defined by evaluation result.
5. Except P130 and P137. Pull-up resistance is connected by software when pin is set to input mode.
6. LCD segment shared pins only. Pull-down resistance is connected during reset.

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & Parameter & Symbols & \multicolumn{2}{|r|}{Conditions} & Min. & Typ. & Max. & Unit \\
\hline & \multirow[t]{7}{*}{Output current, high \({ }^{\text {Note } 1}\)} & IoH1 & \multicolumn{2}{|l|}{Per pin} & & & -1.0 & mA \\
\hline & & Іон2 & \multicolumn{2}{|l|}{Per pin, P73 or P135 (SG port)} & & & -7.5 & mA \\
\hline & & Iohtotal & \multirow[t]{3}{*}{Total (for duty factors \(\leq 70 \%^{\text {Note } 2}\) )} & Group 1L & & & -15.0 & mA \\
\hline <R> & & & & Group 1R & & & -30.0 & mA \\
\hline <R> & & & & \[
\begin{aligned}
& \text { Group 1C (128-pin, } \\
& 100 \text {-pin) }
\end{aligned}
\] & & & -7.0 & mA \\
\hline \multirow[t]{2}{*}{<R>} & & & \multicolumn{2}{|r|}{for 128-pin, 100-pin} & & & -52.0 & mA \\
\hline & & & \multicolumn{2}{|r|}{for 80-pin, 64-pin, 48-pin} & & & -33.0 & mA \\
\hline & \multirow[t]{7}{*}{Output current, low} & IoL1 & \multicolumn{2}{|l|}{Per pin} & & & 1.5 & mA \\
\hline & & IoL2 & \multicolumn{2}{|l|}{Per pin, P73 or P135 (SG ports)} & & & 7.0 & mA \\
\hline & & loltotal & \multirow[t]{3}{*}{Total (for duty factors \(\leq 70 \%^{\text {Note } 3}\) )} & Group 1L & & & 18.0 & mA \\
\hline & & & & Group 1R & & & 30.0 & mA \\
\hline <R> & & & & \[
\begin{aligned}
& \text { Group 1C (128-pin, } \\
& 100 \text {-pin) }
\end{aligned}
\] & & & 10.0 & mA \\
\hline \multirow[t]{2}{*}{<R>} & & & \multicolumn{2}{|r|}{for 128-pin, 100-pin} & & & 58.0 & mA \\
\hline & & & \multicolumn{2}{|r|}{for 80-pin, 64-pin, 48-pin} & & & 35.0 & mA \\
\hline
\end{tabular}

Notes 1. When P60 or P61 is set to Nch open drain mode, it does not drive high level output.
2. These output current values are obtained under the condition that the duty factor is no greater than \(70 \%\). The output current values when the duty factor is changed to a value greater than \(70 \%\) can be calculated from the following expression (when the duty factor is changed to \(\mathrm{n} \%\) ).
- Total output current of pins (Іон \(\times 0.7\) )/( \(\mathrm{n} \times 0.01\) )
<Example> Where \(\mathrm{n}=80 \%\) and Іон \(=-7.0 \mathrm{~mA}\)
Total output current of pins \(=(-7.0 \times 0.7) /(80 \times 0.01) \approx-6.1 \mathrm{~mA}\)
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.
3. These output current values are obtained under the condition that the duty factor is no greater than \(70 \%\). The output current values when the duty factor is changed to a value greater than \(70 \%\) can be calculated from the following expression (when the duty factor is changed to \(n \%\) ).
- Total output current of pins (loL \(\times 0.7\) )/( \(\mathrm{n} \times 0.01\) )
<Example> Where \(\mathrm{n}=80 \%\) and \(\mathrm{loL}=10.0 \mathrm{~mA}\)
Total output current of pins \(=(10.0 \times 0.7) /(80 \times 0.01) \approx 8.7 \mathrm{~mA}\)
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq 4.0 \mathrm{~V}, \mathrm{EV}_{\mathrm{DD} 0}=\mathrm{EVDD} 1 \leq \mathrm{VDD}^{2} \leq 5.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{EVsso}=\mathrm{EVss}=0 \mathrm{~V}(2 / 2)\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & Parameter & Symbols & Conditions & Min. & Typ. & Max. & Unit \\
\hline & \multirow[t]{2}{*}{\[
\text { Input voltage, high Note } 2
\]} & \(\mathrm{V}_{\mathbf{H} 1}\) & Schmitt3 mode & 0.8 EVDD & & EVDD & V \\
\hline & & \(\mathrm{V}_{\mathbf{H} 2}\) & Schmitt1 mode \({ }^{\text {Note } 3}\) & 0.7EVDD & & EVDD & V \\
\hline & \multirow[t]{2}{*}{Input voltage, low \({ }^{\text {Note } 2}\)} & VIL1 & Schmitt3 mode & 0 & & 0.4 EV VD & V \\
\hline & & VIL2 & Schmitt1 mode \({ }^{\text {Note } 3}\) & 0 & & 0.3 EV VD & V \\
\hline & \multirow[t]{2}{*}{Input hysterisis width Note 2, 4} & VIHYS1 & Schmitt3 mode & 0.05 & & 0.21 & V \\
\hline & & VIHYS2 & Schmitt1 mode \({ }^{\text {Note } 3}\) & 0.08 & & 0.53 & V \\
\hline & \multirow[t]{2}{*}{\[
\text { Output voltage, high }{ }^{\text {Note } 1}
\]} & Voh1 & Іон \(=-1.0 \mathrm{~mA}\) & EVdd-0.5 & & EVDD & V \\
\hline & & Vон2 & Іон \(=-7.5 \mathrm{~mA}, \mathrm{P} 73\) or P135 (SG port) & EVdd-0.7 & & EVDD & V \\
\hline & \multirow[t]{2}{*}{Output voltage, low} & Vol1 & \(\mathrm{loL}=1.5 \mathrm{~mA}\) & 0 & & 0.5 & V \\
\hline & & Vol2 & IoL= \(7.0 \mathrm{~mA}, \mathrm{P} 73\) or P135 (SG port) & 0 & & 0.7 & V \\
\hline <R> & Input leakage current, high & ILIH1 & \(\mathrm{V}_{1}=E V_{\text {d }}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline <R> & Input leakage current, low & ILLL1 & \(V_{1}=E V_{s s}\) & & & -1 & \(\mu \mathrm{A}\) \\
\hline <R> & On chip pull-up resistance \({ }^{\text {Note } 5}\) & Ru & \(\mathrm{V}_{1}=\mathrm{EV}\) ss & 10 & 20 & 100 & k \(\Omega\) \\
\hline <R> & On chip pull-down resistance \({ }^{\text {Note } 6}\) & R & \(V_{1}=E V_{D D}\) & 100 & & & k \(\Omega\) \\
\hline
\end{tabular}

Notes 1. When P60 or P61 is set to Nch open drain mode, it does not drive high level output.
2. Except P 130 because it is output only port.
<R>
3. P01, P10, P11, P17, P31, P40, P50 to P52, P55 to P57, P61, P63, P70, P110 to P117, P135 only.
4. This value is defined by evaluation result.
5. Except P 130 and P 137 . Pull-up resistance is connected by software when pin is set to input mode.
6. LCD segment shared pins only. Pull-down resistance is connected during reset.

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

\subsection*{33.4.2 Pin group 2 (ANI pins)}
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+85^{\circ} \mathrm{C}, 4.0 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}\), V ss \(=0 \mathrm{~V}\)


Note This specification is guaranteed by design. It is not tested when shipment.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & Conditions & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{2}{*}{Output current, high} & Ioh1 & Per pin & & & -0.1 & mA \\
\hline & Іонtotal & Total & & & -0.8 & mA \\
\hline \multirow[t]{2}{*}{Output current, low} & IoL1 & Per pin & & & 0.4 & mA \\
\hline & loltotal & Total & & & 3.2 & mA \\
\hline Input voltage, high & \(\mathrm{V}_{\mathrm{H} 1}\) & & 0.8VDD & & VDD & V \\
\hline Input voltage, low & VIL1 & & 0 & & 0.4 VDD & V \\
\hline Input hysteresis width \({ }^{\text {Note }}\) & VIHYS1 & & 0.05 & & 0.21 & V \\
\hline Output voltage, high & Voh1 & \(\mathrm{IOH}=-0.1 \mathrm{~mA}\) & Vdd-0.5 & & VDD & V \\
\hline Output voltage, low & Vol1 & \(\mathrm{loL}=0.4 \mathrm{~mA}\) & 0 & & 0.4 & V \\
\hline Input leakage current, high & ILIH1 & \(\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline Input leakage current, low & ILLL1 & \(V_{1}=V_{s s}\) & & & -1 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Note This specification is guaranteed by design. It is not tested when shipment.

\subsection*{33.4.3 Pin group 3 (SMC pins)}
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+85^{\circ} \mathrm{C}, 4.0 \mathrm{~V} \leq \mathrm{V} D \mathrm{SD}=\mathrm{SMV} \mathrm{DD0}=\mathrm{SMVDD1} 1 \leq 5.5 \mathrm{~V}, \mathrm{~V}\) ss \(=\mathrm{SMV}\) sso \(=\mathrm{SMV}\) Ss1 \(=0 \mathrm{~V}(1 / 3)\)

<R> Note These output current values are obtained under the condition that the duty factor is no greater than \(70 \%\).
The output current values when the duty factor is changed to a value greater than \(70 \%\) can be calculated from the following expression (when the duty factor is changed to \(n \%\) ).
- Total output current of pins (Іон \(\times 0.7\) )/( \(\mathrm{n} \times 0.01\) )
<Example> Where \(\mathrm{n}=80 \%\) and \(\mathrm{Ioн}=-118.0 \mathrm{~mA}\)
Total output current of pins \(=(-118.0 \times 0.7) /(80 \times 0.01) \approx-103.2 \mathrm{~mA}\)
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{3}{|c|}{Conditions} & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{21}{*}{Output current, low} & \multirow[t]{3}{*}{loL1} & \multicolumn{2}{|l|}{\multirow[t]{3}{*}{Per pin}} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 52 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 39 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 32 & mA \\
\hline & \multirow[t]{18}{*}{loltotal} & \multirow[t]{18}{*}{Total (for duty factors \(\leq 70 \%^{\text {Note }}\) )} & \multirow[t]{3}{*}{Group 3A} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 96 & mA \\
\hline & & & \multirow[t]{3}{*}{Group 3B} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 96 & mA \\
\hline & & & Group 128-pin, & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & 3 C 100-pin & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & 80-pin & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 96 & mA \\
\hline & & & 64-pin & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & 48-pin & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 96 & mA \\
\hline & & & \multirow[t]{3}{*}{\begin{tabular}{l}
Group 3D \\
(128-pin, 100-pin, 80-pin)
\end{tabular}} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 96 & mA \\
\hline & & & \multirow[t]{3}{*}{Group 3E (64-pin, 48-pin)} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 148 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 96 & mA \\
\hline
\end{tabular}

Note These output current values are obtained under the condition that the duty factor is no greater than \(70 \%\).
The output current values when the duty factor is changed to a value greater than \(70 \%\) can be calculated from the following expression (when the duty factor is changed to \(\mathrm{n} \%\) ).
- Total output current of pins (lol \(\times 0.7\) )/( \(\mathrm{n} \times 0.01\) )
<Example> Where \(\mathrm{n}=80 \%\) and loL \(=118.0 \mathrm{~mA}\)
Total output current of pins \(=(118.0 \times 0.7) /(80 \times 0.01) \approx 103.2 \mathrm{~mA}\)
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{2}{|r|}{Conditions} & Min. & Typ. & Max. & Unit \\
\hline Input voltage, high & \(\mathrm{VIH1}_{1}\) & & & \(0.8 S M V_{\text {dD }}\) & & SMVDD & V \\
\hline Input voltage, low & VIL1 & & & 0 & & 0.5 SMV DD & V \\
\hline Input hysteresis width Note 1 & VIHYS1 & & & 0.1 & 0.19 & 0.29 & V \\
\hline \multirow[t]{3}{*}{Output voltage, high} & \multirow[t]{3}{*}{Voh1} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & Іон \(=-52 \mathrm{~mA}\) & \multirow[t]{3}{*}{\[
\begin{gathered}
\text { SMVDD } \\
-0.5
\end{gathered}
\]} & & \multirow[t]{3}{*}{SMVdo} & \multirow[t]{3}{*}{V} \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(\mathrm{IOH}=-39 \mathrm{~mA}\) & & & & \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & \(\mathrm{IOH}=-32 \mathrm{~mA}\) & & & & \\
\hline \multirow[t]{3}{*}{Output voltage, low} & \multirow[t]{3}{*}{VoL1} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & \(\mathrm{loL}=52 \mathrm{~mA}\) & \multirow[t]{3}{*}{0} & & \multirow[t]{3}{*}{0.5} & \multirow[t]{3}{*}{V} \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(\mathrm{loL}=39 \mathrm{~mA}\) & & & & \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & \(\mathrm{loL}=32 \mathrm{~mA}\) & & & & \\
\hline Output voltage deviation \({ }^{\text {Note } 2}\) & Vdev & & & 0 & & 50 & mV \\
\hline Input leakage current, high & ILIH1 & \(V_{1}=S M V D D\) & & & & 1 & \(\mu \mathrm{A}\) \\
\hline Input leakage current, low & ILIL1 & \(\mathrm{V}_{1}=S M V_{\text {ss }}\) & & & & -1 & \(\mu \mathrm{A}\) \\
\hline On chip pull-up resistance \({ }^{\text {Note } 3}\) & Ru & \(\mathrm{V}_{1}=S M V_{\text {ss }}\) & & 10 & 20 & 100 & k \(\Omega\) \\
\hline On chip pull-down resistance \({ }^{\text {Note } 4}\) & RD & \(V_{1}=S M V D D\) & & 100 & & & k \(\Omega\) \\
\hline
\end{tabular}

Notes 1. This specification is guaranteed by design. It is not tested when shipment.
2. Output voltage deviation defines the difference of the outputs levels of the same stepper motor.
\(V_{\text {DEV }}=\max \left(\left|\mathrm{V}_{\text {OHx }}-\mathrm{V}_{\text {OHy }}\right|,\left|\mathrm{V}_{\text {OLx }}-\mathrm{V}_{\text {OLy }}\right|\right) \varliminf_{\text {OHx }}=\mathrm{l}_{\text {OHy }}, \mathrm{l}_{\mathrm{OLx}}=\mathrm{l}_{\text {OLy }}\).
\(X\) and \(y\) denote any combination of two pins of the following pin groups: (P80-P83, P84-P87, P90-P93, P94-P97)
3. Pull-up resistance is connected by software when pin is set to input mode.
4. LCD segment shared pins only. Pull-down resistance is connected during reset.
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}=S M V_{D D 0}=S M V_{D D 1} \leq 4.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{SMV} \mathrm{VS}_{0}=\mathrm{SMV} \mathrm{SS} 1=0 \mathrm{~V}(1 / 3)\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{3}{|c|}{Conditions} & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{21}{*}{Output current, high} & \multirow[t]{3}{*}{IoH1} & \multicolumn{2}{|l|}{\multirow[t]{3}{*}{Per pin}} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -30 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -25 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -23 & mA \\
\hline & \multirow[t]{18}{*}{Iohtotal} & \multirow[t]{18}{*}{\begin{tabular}{l}
Total \\
(for duty factors
\[
\left.\leq 70 \%^{\text {Note }}\right)
\]
\end{tabular}} & \multirow[t]{3}{*}{Group 3A} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -90 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -75 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -69 & mA \\
\hline & & & \multirow[t]{3}{*}{Group 3B} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -90 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -75 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -69 & mA \\
\hline & & & Group 128-pin, & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -90 & mA \\
\hline & & & \[
\begin{array}{|l|l}
3 C & 100-\text { pin }
\end{array}
\] & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -75 & mA \\
\hline & & & 80-pin & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -69 & mA \\
\hline & & & 64-pin & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -90 & mA \\
\hline & & & 48-pin & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -75 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -69 & mA \\
\hline & & & \multirow[t]{3}{*}{\begin{tabular}{l}
Group 3D \\
(128-pin, 100-pin, \\
80-pin)
\end{tabular}} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -90 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -75 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -69 & mA \\
\hline & & & \multirow[t]{3}{*}{Group 3E
(64-pin, 48-pin)} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -90 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -75 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -69 & mA \\
\hline
\end{tabular}
<R> Note These output current values are obtained under the condition that the duty factor is no greater than 70\%.
The output current values when the duty factor is changed to a value greater than \(70 \%\) can be calculated from the following expression (when the duty factor is changed to \(n \%\) ).
- Total output current of pins ( \(\mathrm{I} \mathrm{oH} \times 0.7\) )/( \(\mathrm{n} \times 0.01\) )
<Example> Where \(\mathrm{n}=80 \%\) and \(\mathrm{Ioн}=-75.0 \mathrm{~mA}\)
Total output current of pins \(=(-75.0 \times 0.7) /(80 \times 0.01) \approx-65.6 \mathrm{~mA}\)
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.


Note These output current values are obtained under the condition that the duty factor is no greater than \(70 \%\).
The output current values when the duty factor is changed to a value greater than \(70 \%\) can be calculated from the following expression (when the duty factor is changed to \(\mathrm{n} \%\) ).
- Total output current of pins (lol \(\times 0.7\) )/( \(\mathrm{n} \times 0.01\) )
<Example> Where \(\mathrm{n}=80 \%\) and \(\mathrm{loL}=69.0 \mathrm{~mA}\)
Total output current of pins \(=(69.0 \times 0.7) /(80 \times 0.01) \approx 60.3 \mathrm{~mA}\)
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}=S M V_{D D 0}=S M V_{D D 1} \leq 4.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{SMV} \mathrm{Vs}_{0}=S M V_{s S} 1=0 \mathrm{~V}(3 / 3)\)


Notes 1. This speccification is guaranteed by design. It is not tested when shipment.
2. Output voltage deviation defines the difference of the outputs levels of the same stepper motor.

\(X\) and \(y\) denote any combination of two pins of the following pin groups: (P80-P83, P84-P87, P90-P93, P94-P97)
3. Pull-up resistance is connected by software when pin is set to input mode.
4. LCD segment shared pins only. Pull-down resistance is connected during reset.
33.4.4 Pin group 4 (OSC, reset and P137 pins)
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+85^{\circ} \mathrm{C}, 4.0 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}\), \(\mathrm{V} s \mathrm{~s}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{2}{|l|}{Conditions} & Min. & Typ. & Max. & Unit \\
\hline Input voltage, high & \(\mathrm{V}_{\mathrm{IH} 1}\) & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { P121, P122, P123, P124 } \\
& \text { (Port or EXCLK }{ }^{\text {Note } 1} \text { ) }
\end{aligned}
\]} & 0.8 VDD & & VDD & V \\
\hline & \(\mathrm{V}_{1+2}\) & \multicolumn{2}{|l|}{RESET} & 0.65Vdd & & VDD & V \\
\hline & \(\mathrm{V}_{\text {IH3 }}\) & \multicolumn{2}{|l|}{P137} & 0.8 VDD & & VDD & V \\
\hline \multirow[t]{3}{*}{Input voltage, low} & VIL1 & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { P121, P122, P123, P124 } \\
& \left(\text { Port or EXCLK }{ }^{\text {Note } 1}\right. \text { ) }
\end{aligned}
\]} & 0 & & 0.2VDD & V \\
\hline & VIL2 & \multicolumn{2}{|l|}{RESET} & 0 & & 0.35VDD & V \\
\hline & VIL3 & \multicolumn{2}{|l|}{P137} & 0 & & 0.5 V dD & V \\
\hline \multirow[t]{2}{*}{Input hysteresis width Note 2} & VIHYS1 & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { P121, P122, P123, P124 } \\
& \left(\text { Port or EXCLK }{ }^{\text {Note } 1}\right. \text { ) }
\end{aligned}
\]} & 0.1 & 0.7 & & V \\
\hline & VIHYS2 & \multicolumn{2}{|l|}{RESET} & 0.15 & 0.59 & 0.84 & V \\
\hline \multirow[t]{5}{*}{Input leakage current, high} & \multirow[t]{3}{*}{ILIH1} & \multirow[t]{3}{*}{\[
\begin{aligned}
& P 121, P 122, P 123, P 124 \\
& V_{I}=V_{D D}
\end{aligned}
\]} & Port & & & 1 & \(\mu \mathrm{A}\) \\
\hline & & & EXCLK \({ }^{\text {Note } 1}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline & & & OSC & & & 10 & \(\mu \mathrm{A}\) \\
\hline & ІІІн2 & \multicolumn{2}{|l|}{\(\overline{\mathrm{RESET}}\), \(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {do }}\)} & & & 1 & \(\mu \mathrm{A}\) \\
\hline & Іاıн3 & \multicolumn{2}{|l|}{\(\mathrm{P} 137, \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{DD}}\)} & & & 1 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{5}{*}{Input leakage current, low} & ILLL1 & \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { P121, P122, P123, P124 } \\
& V_{\mathrm{I}}=\mathrm{V}_{\mathrm{ss}}
\end{aligned}
\]} & Port & & & -1 & \(\mu \mathrm{A}\) \\
\hline & & & EXCLK \({ }^{\text {Note } 1}\) & & & -1 & \(\mu \mathrm{A}\) \\
\hline & & & OSC & & & -10 & \(\mu \mathrm{A}\) \\
\hline & ILLL2 & \multicolumn{2}{|l|}{\(\overline{\mathrm{RESET}}, \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{ss}}\)} & & & -1 & \(\mu \mathrm{A}\) \\
\hline & lıLı3 & \multicolumn{2}{|l|}{P137, V l = Vss} & & & -1 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Notes 1. P122(EXCLK) only.
2. This speccification is guaranteed by design. It is not tested when shipment.
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 4.0 \mathrm{~V}\), V ss \(=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{2}{|l|}{Conditions} & Min. & Typ. & Max. & Unit \\
\hline Input voltage, high & VIH1 & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { P121,P122,P123,P124 } \\
& \text { (Port or EXCLK }{ }^{\text {Note } 1} \text { ) }
\end{aligned}
\]} & 0.8Vdd & & VdD & V \\
\hline & VIH2 & \multicolumn{2}{|l|}{RESET} & 0.7VDd & & VdD & V \\
\hline & VIн3 & \multicolumn{2}{|l|}{P137} & 0.8Vdd & & VDD & V \\
\hline \multirow[t]{3}{*}{Input voltage, low} & VIL1 & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { P121, P122, P123, P124 } \\
& \text { (Port or EXCLK }{ }^{\text {Note } 1} \text { ) }
\end{aligned}
\]} & 0 & & 0.2Vdo & V \\
\hline & VIL2 & \multicolumn{2}{|l|}{\(\overline{\text { RESET }}\)} & 0 & & 0.3VDD & V \\
\hline & VIL3 & \multicolumn{2}{|l|}{P137} & 0 & & 0.4 VDD & V \\
\hline \multirow[t]{2}{*}{Input hysteresis width Note 2} & VIHYS1 & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { P121, P122, P123, P124 } \\
& \text { (Port or EXCLK }{ }^{\text {Note } 1} \text { ) }
\end{aligned}
\]} & 0.08 & & & V \\
\hline & VIHYS2 & \multicolumn{2}{|l|}{RESET} & 0.08 & & & V \\
\hline \multirow[t]{5}{*}{Input leakage current, high} & \multirow[t]{3}{*}{ILIH1} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { P121, P122, P123, P124 } \\
& V_{I}=V_{D D}
\end{aligned}
\]} & Port & & & 1 & \(\mu \mathrm{A}\) \\
\hline & & & EXCLK \({ }^{\text {Note } 1}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline & & & OSC & & & 10 & \(\mu \mathrm{A}\) \\
\hline & ILIH2 & \multicolumn{2}{|l|}{\(\overline{\mathrm{RESET}}, \mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}\)} & & & 1 & \(\mu \mathrm{A}\) \\
\hline & ІІІн3 & \multicolumn{2}{|l|}{P137, \(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {do }}\)} & & & 1 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{5}{*}{Input leakage current, low} & ILIL1 & \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { P121, P122, P123, P124 } \\
& V_{\mathrm{I}}=V_{s s}
\end{aligned}
\]} & Port & & & -1 & \(\mu \mathrm{A}\) \\
\hline & & & EXCLK \({ }^{\text {Note } 1}\) & & & -1 & \(\mu \mathrm{A}\) \\
\hline & & & OSC & & & -10 & \(\mu \mathrm{A}\) \\
\hline & ILIL2 & \multicolumn{2}{|l|}{RESET, \(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {ss }}\)} & & & -1 & \(\mu \mathrm{A}\) \\
\hline & ILLL3 & \multicolumn{2}{|l|}{P137, \(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {ss }}\)} & & & -1 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Notes 1. P122(EXCLK) only.
2. This speccification is guaranteed by design. It is not tested when shipment.

\subsection*{33.5 AC characteristics}

\subsection*{33.5.1 Basic operation}
\[
\mathrm{TA}=-40 \text { to }+85^{\circ} \mathrm{C},
\]


Notes 1. Value is in case of \(\mathrm{f}_{\text {CLK }}\) is 32.0 MHz . It is also allowed to exceed frequency up to \(+3 \%\).
2. \(f_{\text {MCK }}\) shows the frequency value of operation clock for TAU. Usually, \(f_{\text {MCK }}\) is defined by MHz but this speccification is defined by ns . It is not defined by \(\mu \mathrm{s}\), so please be careful.
3. Pulses longer than this value will pass the input filter.
4. Pulses shorter than this value do not pass the input filters.
5. If the value of " \(1 / \mathrm{f}_{\text {CLK }}+10\) [ns]" is less than \(\mathrm{t}_{\text {WRJ }}\), please use \(\mathrm{t}_{\text {WRJ }}\) value instead of " \(1 / \mathrm{f}_{\text {CLK }}+10[\mathrm{~ns}]\) ".

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

Figure 33-1. AC Timing Test Points


Figure 33-2. External Main System Clock Timing


Figure 33-3. TI Timing


Figure 33-4. Interrupt Request Input Timing


Figure 33-5. RESET Input Timing


\subsection*{33.5.2 Stepper motor controller/driver}


Notes 1. Source clock of the free-running counter.
2. \(t_{R}, t_{F}\) is not tested in production, specified by design.
3. The slew rate control generates a cross current in the output stage to control the energy of the external inductive load. The cross current flows only during the output transition time \(\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}\). It flows in addtion to the output current. The cross current is not tested,but derived from simulation.
4. The output buffer can not generate high or low pulses shorter than this time, because of its slew rate control system. This value is not tested, but derived from simulation.
5. The slew rate control function causes a deviation of output pulse time compared to the ideal selected output pulse setting. This value is not tested,but derived from simulation.
6. Indicates the dispersion of 16 PWM output voltages. ( 4 buffers' output voltage differences in the state of \(\mathrm{I}_{\mathrm{OH}}\left(\mathrm{I}_{\mathrm{OL}}\right)\) at the same time.) Not tested in production, specified by design.

Remark \(m=1\) to \(4, n=1\) to 4
\[
\mathrm{T}_{\mathrm{A}}=-40 \text { to }+85^{\circ} \mathrm{C},
\]
\(2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD} 0}=E \mathrm{~V}_{\mathrm{DD} 1} \leq \mathrm{SMV}_{\mathrm{DD} 0}=\mathrm{SMV}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=E \mathrm{~V}_{\mathrm{SS} 0}=\mathrm{EV}_{\mathrm{SS} 1}=\mathrm{SMV}_{\mathrm{SS} 0}=\mathrm{SMV}_{\mathrm{SS} 1}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\begin{tabular}{l|l} 
Items & Symbols \\
\hline
\end{tabular}} & \multicolumn{2}{|r|}{Conditions} & MIN. & TYP. & MAX. & Unit \\
\hline Sound generator input frequency & fsg & & & & & 32 & MHz \\
\hline \multirow[t]{2}{*}{SGO output rise time} & \multirow[t]{2}{*}{\(\mathrm{f}_{\mathrm{R}}\)} & \multirow[t]{2}{*}{\(\mathrm{C}=100 \mathrm{pF}\)} & P73, P135 & & & 200 & ns \\
\hline & & & P93 & & & 500 & \\
\hline \multirow[t]{2}{*}{SGO output fall time} & \multirow[t]{2}{*}{\(\mathrm{f}_{\mathrm{F}}\)} & \multirow[t]{2}{*}{\(\mathrm{C}=100 \mathrm{pF}\)} & P73, P135 & & & 200 & ns \\
\hline & & & P93 & & & 500 & \\
\hline
\end{tabular}

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

\section*{Sound Generator Output Timing}


\subsection*{33.5.4 Serial interface: CSI operation}
<R> <Master mode>
TA \(=-40\) to \(+85^{\circ} \mathrm{C}\)

\begin{tabular}{|c|c|c|c|c|c|}
\hline Items & Symbols & Conditions & Min. & Max. & Unit \\
\hline \multirow[t]{2}{*}{SCK cycle time} & \multirow[t]{2}{*}{tkcy1} & \(4.0 \leq V_{\text {D }}\) & \multirow[t]{2}{*}{\[
\text { tксу } 1 \geq 4 / \mathrm{fcLk} \text { Note }
\]} & & ns \\
\hline & & \(V_{D D}<4.0 \mathrm{~V}\) & & & ns \\
\hline \multirow[t]{2}{*}{SCK high/low level width} & \multirow[t]{2}{*}{tkH1
tKL1} & \(4.0 \leq V_{\text {DD }}\) & tксү1/2-12 & & ns \\
\hline & & \(V_{D D}<4.0 \mathrm{~V}\) & tксү1/2-18 & & ns \\
\hline \multirow[t]{2}{*}{SI set up time} & \multirow[t]{2}{*}{tsik1} & \(4.0 \leq V_{D D}\) & 44 & & ns \\
\hline & & VDD<4.0 V & 55 & & ns \\
\hline SI hold time & tksı1 & & 19 & & ns \\
\hline SO output delay time & tkso1 & \(\mathrm{C}=30 \mathrm{pF}\) & & 25 & ns \\
\hline
\end{tabular}

Note When CSI transfer is operated by DMA, it is necessary to concider DMA response time to decide cycle time.

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.
```

<R> <Slave mode>

```
\[
\mathrm{TA}=-40 \text { to }+85^{\circ} \mathrm{C}
\]
\(2.7 \mathrm{~V} \leq E V_{\mathrm{DD} 0}=E V_{\mathrm{DD} 1} \leq \mathrm{V}_{\mathrm{dD}} \leq 5.5 \mathrm{~V}\), \(\mathrm{Vss}=E \mathrm{Vss} 0=E V \mathrm{ss} 1=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Items & Symbols & \multicolumn{2}{|r|}{Conditions} & Min. & Max. & Unit \\
\hline \multirow[t]{4}{*}{SCK cycle time} & \multirow[t]{4}{*}{tkcy2} & \multirow[t]{2}{*}{\(4.0 \leq E V \mathrm{Vd}\)} & \(20 \mathrm{MHz}<\) fмск & 8/fmск \({ }^{\text {Note }}\) & & ns \\
\hline & & & \(\mathrm{fm}_{\text {м }} \leq \mathrm{K} \leq 20 \mathrm{MHz}\) & 6/fmск \({ }^{\text {Note }}\) & & ns \\
\hline & & \multirow[t]{2}{*}{EVdo<4.0 V} & \(16 \mathrm{MHz}<\) fmск & 8/fмск \({ }^{\text {Note }}\) & & ns \\
\hline & & & \(\mathrm{fm}_{\text {m }} \leq 16 \mathrm{MHz}\) & 6/fmск \({ }^{\text {Note }}\) & & ns \\
\hline SCK high/low level width & tкH2
tкı2 & & & tkcy2/2-8 & & ns \\
\hline SI set up time & tsik2 & \(2.7 \leq E V_{\text {DD }}\) & & 1/fmск+20 & & ns \\
\hline SI hold time & tkSI2 & & & 1/fмск+31 & & ns \\
\hline \multirow[t]{2}{*}{SO output delay time} & \multirow[t]{2}{*}{tkso2} & \multirow[t]{2}{*}{\(\mathrm{C}=30 \mathrm{pF}\)} & 4.0 5 EVDD & & 2/fмск+44 & ns \\
\hline & & & EVDD<4.0 V & & 2/fмск+57 & ns \\
\hline
\end{tabular}

Note When CSI transfer is operated by DMA, it is necessary to concider DMA response time to decide cycle time.

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

Figure 33-6. CSI mode connection diagram


Figure 33-7. CSI mode serial transfer timing (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn =1.)


Figure 33-8. CSI mode serial transfer timing (When DAPmn \(=0\) and CKPmn \(=1\), or DAPmn \(=1\) and CKPmn \(=0\).)

<R> 33.5.5 Serial interface: UART operation (128-pin only)
\(\mathrm{TA}=-40\) to \(+85^{\circ} \mathrm{C}\)
\(2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}=\mathrm{EVDD} 1 \leq \mathrm{VdD}=\leq 5.5 \mathrm{~V}\), \(\mathrm{Vss}=\mathrm{EV}\) sso \(=E V \mathrm{ss} 1=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Item & Symbol & Conditions & Min. & Max. & Unit \\
\hline \multirow[t]{2}{*}{Transfer rate} & \multirow[t]{2}{*}{T} & & & \(\mathrm{fmCK} / 6{ }^{\text {Note }}\) & bps \\
\hline & & Theoretical value of the maximum transfer rate \(\mathrm{f}_{\mathrm{CLK}}=32 \mathrm{MHz}, \mathrm{f}_{\mathrm{MCK}}=\mathrm{f}_{\mathrm{CLK}}\) & & 5.3 & Mbps \\
\hline
\end{tabular}

Note When CSI transfer is operated by DMA, it is necessary to concider DMA response time to decide cycle time.

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

Figure 33-9 UART connection diagram


Figure 33-10. UART mode bit width (reference)

33.5.6 Serial interface: simplified \(I^{2} C\) operation
\[
\mathrm{T}_{\mathrm{A}}=-40 \text { to }+85^{\circ} \mathrm{C}
\]
\(2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD} 0}=E V_{\mathrm{dD} 1} \leq \mathrm{V}_{\mathrm{dD}}=\leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EV}\) sso \(=\mathrm{EVss} 1=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & Items & Symbols & Conditions & Min. & Max. & Unit \\
\hline & SCL clock frequency & fscl & \(\mathrm{Rb}=3 \mathrm{k} \Omega, \mathrm{Cb}=100 \mathrm{pF}\) & & 400 & kHz \\
\hline & Hold time during SCL \(=\) "L" & tıow & \(\mathrm{Rb}=3 \mathrm{k} \Omega, \mathrm{Cb}=100 \mathrm{pF}\) & 1150 & & ns \\
\hline & Hold time during SCL = "H" & thigh & \(\mathrm{Rb}=3 \mathrm{k} \Omega, \mathrm{Cb}=100 \mathrm{pF}\) & 1150 & & ns \\
\hline <R> & Data set up time (reception) & tsu;DAT & \(\mathrm{Rb}=3 \mathrm{k} \Omega, \mathrm{Cb}=100 \mathrm{pF}\) & 1/fмск +85 & & ns \\
\hline <R> & Data hold time (transmission) & thd; DAT & \(\mathrm{Rb}=3 \mathrm{k} \Omega, \mathrm{Cb}=100 \mathrm{pF}\) & 0 & 305 & ns \\
\hline
\end{tabular}

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

Figure 33-11 simplified \(I^{2} C\) connection diagram


Figure 33-12. Simplified \(\mathrm{I}^{2} \mathrm{C}\) mode serial transfer timing

33.5.7 Serial interface: LIN-UART(UARTF) operation
\[
\mathrm{TA}=-40 \text { to }+85^{\circ} \mathrm{C}
\]
<R>

\begin{tabular}{|l|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Item } & Symbols & Conditions & Min. & Max. & Unit \\
\hline Transfer rate & T & & & 1.0 & Mbps \\
\hline
\end{tabular}

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

\subsection*{33.5.8 Serial interface: CAN operation}
\[
\mathrm{TA}=-40 \text { to }+85^{\circ} \mathrm{C} \text {, }
\]
\(2.7 \mathrm{~V} \leq E V_{\mathrm{DD} 0}=E V_{\mathrm{DD} 1} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=E \mathrm{~V}_{\mathrm{ss}} 0=E V_{\mathrm{ss} 1}=0 \mathrm{~V}\)
\begin{tabular}{|l|c|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Items } & Symbols & Conditions & Min. & Max. & Unit \\
\hline Transfer rate & T & & & 1.0 & Mbps \\
\hline Internal delay time & \(\mathrm{t}_{\text {NODE }}\) & & & 100 & ns \\
\hline \begin{tabular}{l} 
CRxD minimum pulse width \\
for wake up
\end{tabular} & \(\mathrm{t}_{\mathrm{CR} \times \mathrm{w}}\) & \begin{tabular}{l} 
Necessary \\
width to detect \\
wakeup signal
\end{tabular} & 200 & & ns \\
\hline
\end{tabular}

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

Figure 33-13. Internal delay time of CAN


Internal delay time (tnode) = Internal Transfer Delay (toutput) + Internal Receive Delay (tinput)

Note CAN Internal clock (fCAN): CAN baud rate clock


Image figure of internal delay
<R> 33.6 LCD Bus Interface characteristics (128-pin products only)

\begin{tabular}{|c|c|c|c|c|c|}
\hline Items & Symbols & Conditions & MIN. & MAX. & Unit \\
\hline Transfer frequency & F & & & 8 & MHz \\
\hline CycleTime & tcyc & & LBCYC \(\times\) T & & ns \\
\hline Control low pulse width & tcL & & (LBWST + 1) T-1 & & ns \\
\hline Enable active pulse width & telh & & (LBWST + 1) T-5 & & ns \\
\hline Control setup time & trws & & \(0.5 \mathrm{~T}_{\mathrm{S}}-8\) & & ns \\
\hline Control hold time & trwh & & 0.5T-3 & & ns \\
\hline Data output setup time & toos & & \(0.5 \mathrm{~T}_{\mathrm{S}}-6\) & \(0.5 \mathrm{~T}_{\mathrm{S}}+17\) & ns \\
\hline Data output hold time & toor & & \{LBCYC - (LBWST + 1.5) \} T-27 & & ns \\
\hline Data input setup time & tois & & 50 & & ns \\
\hline Data input hold time & toin & & 0 & & ns \\
\hline Output disable time & tod & & 0.5T-14 & & ns \\
\hline
\end{tabular}

Remarks 1. \(T=\left(1 / f_{\text {CLK }}\right) \times n(n\) : LCD Bus Interface clock \(n\) divider setting)
2. \(T_{S}=\left(1 / f_{C L K}\right) \times N(N: L C D\) Bus Interface no clock divider \(N=1\), \(n\) divider \(N=n-1)\)
3. \(F=1 / t_{C Y C}\)
4. When \(E V_{D D x}=S M V_{D D} \leq V_{D D}\), \(L C D\) controller/driver related registers must be initial value ( \(L C D O N=0\), \(S C O C=0\), MDSET1 \(-0=00, L C D P F X=0\) ).
5. The above table shows the timing of LCD bus interface with Schmitt1 input characteristic.

Caution Different voltage between \(E_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

Figure 33-14. LCD Bus Interface AC timing (1/2)

(b) mode68 turnaround timing


Figure 33-14. LCD Bus Interface AC timing (2/2)
(c) LCDB mod80 mode timing

(d) Mode80 turnaround timing


\subsection*{33.6 LCD characteristics}
\(<R>T_{A}=-40\) to \(+85^{\circ} \mathrm{C}, 3.2 \mathrm{~V} \leq E V_{D D 0}=E V_{D D 1}=S M V_{D D 0}=S M V_{D D 1}=V_{D D} \leq 5.5 \mathrm{~V}, V_{S S}=E V_{S S 0}=E V_{S S 1}=S M V_{S S 0}=S M V V_{S S 1}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Items & Symbols & Conditions & MIN. & TYP. & MAX. & Unit \\
\hline LCD division resistance \({ }^{\text {Note } 1}\) & RlCD & & & & 3 & k \(\Omega\) \\
\hline LCD Segment output voltage (unloaded) & Vods & \(\mathrm{lo}= \pm 1 \mu \mathrm{~A}\) & VLCDn-0.05 & \begin{tabular}{l}
VLCDn \\
Note 2
\end{tabular} & VLCDn +0.05 & V \\
\hline LCD Common output voltage (unloaded) & Vodc & \(\mathrm{lo}= \pm 1 \mu \mathrm{~A}\) & VLCDn-0.05 & VLCDn & VLCDn+0.05 & V \\
\hline \multirow[t]{4}{*}{LCD Segment Output Voltage (loaded)} & VodsLo & lo \(= \pm 10 \mu \mathrm{~A}\), all segment pins at same time & Vlcdo-0.6 & Vlcdo & VLCDO +0.6 & V \\
\hline & VodsL1 & lo \(= \pm 10 \mu \mathrm{~A}\), all segment pins at same time & Vlcdi-0.6 & VLCD1 & VLCD1 +0.6 & V \\
\hline & VodsL2 & lo \(= \pm 10 \mu \mathrm{~A}\), all segment pins at same time & VLCD2-0.6 & VLCD2 & VLCD2 +0.6 & V \\
\hline & VodsL3 & lo \(= \pm 10 \mu \mathrm{~A}\), all segment pins at same time & VLCD3-0.6 & VlCD3 & VLCD3 +0.6 & V \\
\hline \multirow[t]{4}{*}{LCD Common Output Voltage (loaded)} & Vodclo & \(\mathrm{lo}= \pm 40 \mu \mathrm{~A}\), single pin & Vlcdo-0.2 & VlCdo & VLCD0 +0.2 & V \\
\hline & Vodcl1 & \(\mathrm{lo}= \pm 40 \mu \mathrm{~A}\), single pin & VLCD1-0.2 & VLCD1 & VLCD1 +0.2 & V \\
\hline & Vodcl2 & \(\mathrm{lo}= \pm 40 \mu \mathrm{~A}\), single pin & VLCD2-0.2 & VLCD2 & VLCD2 +0.2 & V \\
\hline & Vodcl3 & \(\mathrm{lo}= \pm 40 \mu \mathrm{~A}\), single pin & VLCD3-0.2 & VLCD3 & VLCD3 +0.2 & V \\
\hline \multirow[t]{4}{*}{LCD split voltage drive capability \({ }^{\text {Note } 1}\)} & VLCO & \(\mathrm{lo}= \pm 530 \mu \mathrm{~A}\) & Vlcdo-0.1 & Vlcdo & VLCDO +0.1 & V \\
\hline & VLC1 & \(\mathrm{lo}= \pm 530 \mu \mathrm{~A}\) & VLCD1-0.1 & VLCD1 & VLCD1 +0.1 & V \\
\hline & VLC2 & \(\mathrm{lo}= \pm 530 \mu \mathrm{~A}\) & VLCD2-0.1 & VLCD2 & VLCD2 +0.1 & V \\
\hline & VLC3 & \(\mathrm{lo}= \pm 530 \mu \mathrm{~A}\) & VLCD3-0.1 & Vlcd3 & VLCD3 +0.1 & V \\
\hline LCD output resistance (COM) Note 3 & Rodc & & & & 8 & k \(\Omega\) \\
\hline LCD output resistance
\[
(\mathrm{SEG})^{\text {Note } 3}
\] & Rods & & & & 8 & \(\mathrm{k} \Omega\) \\
\hline
\end{tabular}

Notes 1. Only internal connection. The vaule is design specification.
2. \(\mathrm{V}_{\mathrm{LCDn}}(\mathrm{n}=0 . .3)\) represents one of the four possible voltage levels at the LCD pins. See table below for reference.
\begin{tabular}{|c|c|c|}
\hline\(V_{L C D n}\) & no step-down transforming & step-down transforming \\
\hline\(V_{L C D 0}\) & \(V_{D D}\) & \(3 / 5 V_{D D}\) \\
\hline\(V_{L C D 1}\) & \(2 / 3 V_{D D}\) & \(2 / 5 V_{D D}\) \\
\hline\(V_{L C D 2}\) & \(1 / 3 V_{D D}\) & \(1 / 5 V_{D D}\) \\
\hline\(V_{L C D 3}\) & \(V_{S S}\) & \(V_{S S}\) \\
\hline
\end{tabular}
3. RODC is internal equivalent weight resistance from COM pin + COM IOBUF resistance. RODS is internal equivalent weight resistance from SEG pin +SEG IOBUF resistance.
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq E V_{D D 0}=E V_{D D 1}=S M V_{D D 0}=S M V_{D D 1}=V_{D D} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=E V_{S S 0}=E V_{S S 1}=S M V_{S S 0}=S M V_{S S 1}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Items & Symbols & Conditions & MIN. & TYP. & MAX. & Unit \\
\hline LCD division resistance \({ }^{\text {Note } 1}\) & RLCD & & & & 3 & \(\mathrm{k} \Omega\) \\
\hline LCD Segment output voltage (unloaded) & Vods & \(\mathrm{lo}= \pm 1 \mu \mathrm{~A}\) & VLCDn-0.05 & \begin{tabular}{l}
VlcDn \\
Note 2
\end{tabular} & VLCDn +0.05 & V \\
\hline LCD Common output voltage (unloaded) & Vodc & \(\mathrm{lo}= \pm 1 \mu \mathrm{~A}\) & VLCDn-0.05 & VLCDn & VLCDn+0.05 & V \\
\hline \multirow[t]{4}{*}{LCD Segment Output Voltage (loaded)} & Vodslo & \(\mathrm{lo}= \pm 5 \mu \mathrm{~A}\), all segment pins at same time & Vlcdo-0.6 & Vlcdo & Vlcdo +0.6 & V \\
\hline & VodsL1 & lo \(= \pm 5 \mu \mathrm{~A}\), all segment pins at same time & VLCD1-0.6 & VLCD1 & VLCD1 +0.6 & V \\
\hline & VodsL2 & lo \(= \pm 5 \mu \mathrm{~A}\), all segment pins at same time & VLCD2-0.6 & VLCD2 & VLCD2+0.6 & V \\
\hline & VodsL3 & lo \(= \pm 5 \mu \mathrm{~A}\), all segment pins at same time & VLCD3-0.6 & VLCD3 & VLCD3+0.6 & V \\
\hline \multirow[t]{4}{*}{LCD Common Output Voltage (loaded)} & Vodclo & \(\mathrm{lo}= \pm 25 \mu \mathrm{~A}\), single pin & Vlcdo-0.2 & VLCDo & VLCD0 +0.2 & V \\
\hline & Vodcl1 & \(\mathrm{lo}= \pm 25 \mu \mathrm{~A}\), single pin & VLCD1-0.2 & VLCD1 & VLCD1+0.2 & V \\
\hline & Vodcl2 & \(\mathrm{lo}= \pm 25 \mu \mathrm{~A}\), single pin & Vlcd2-0.2 & VLCD2 & VLCD2+0.2 & V \\
\hline & Vodcl3 & \(\mathrm{lo}= \pm 25 \mu \mathrm{~A}\), single pin & VLCD3-0.2 & VLCD3 & VLCD3+0.2 & V \\
\hline \multirow[t]{4}{*}{LCD split voltage drive capability} & VLC0 & \(\mathrm{lo}= \pm 530 \mu \mathrm{~A}\) & Vlcdo-0.1 & VLCDO & VLCD0 +0.1 & V \\
\hline & VLC1 & \(\mathrm{lo}= \pm 530 \mu \mathrm{~A}\) & VLCD1-0.1 & VLCD1 & \(\mathrm{V}_{\text {LCD1 }}+0.1\) & V \\
\hline & VLC2 & \(\mathrm{lo}= \pm 530 \mu \mathrm{~A}\) & VLCD2-0.1 & VLCD2 & \(\mathrm{V}_{\text {LCD2 }}+0.1\) & V \\
\hline & VLC3 & \(\mathrm{lo}= \pm 530 \mu \mathrm{~A}\) & VLCD3-0.1 & VLCD3 & VLCD3 +0.1 & V \\
\hline LCD output resistance (COM) Note 3 & Rodc & & & & 10 & \(\mathrm{k} \Omega\) \\
\hline LCD output resistance
\[
(\mathrm{SEG})^{\text {Note } 3}
\] & Rods & & & & 10 & \(\mathrm{k} \Omega\) \\
\hline
\end{tabular}

Notes 1. \(V_{\text {LCDn }}(\mathrm{n}=0 . .3)\) represents one of the four possible voltage levels at the LCD pins. See table below for reference.
\begin{tabular}{|c|c|}
\hline\(V_{L C D n}\) & no step-down transforming \\
\hline\(V_{L C D 0}\) & \(V_{D D}\) \\
\hline\(V_{L C D 1}\) & \(2 / 3 V_{D D}\) \\
\hline\(V_{L C D 2}\) & \(1 / 3 V_{D D}\) \\
\hline\(V_{L C D 3}\) & \(V_{S S}\) \\
\hline
\end{tabular}
2. Only internal connection. The vaule is design specification.
3. RODC is internal equivalent weight resistance from COM pin + COM IOBUF resistance. RODS is internal equivalent weight resistance from SEG pin +SEG IOBUF resistance.

\subsection*{33.7 Analog characteristics}

\subsection*{33.7.1 A/D converter characteristics}
<R>
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}\), \(\mathrm{Vss}=0 \mathrm{~V}\)
Reference voltage (+) \(=\mathrm{A} \mathrm{V}_{\text {REFP, }}\) Reference voltage \((-)=\mathrm{A} \mathrm{V}_{\text {REFM }}\)


Notes 1. Excludes quantization error ( \(\pm 1 / 2 \mathrm{LSB}\) ).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. Minimum Vdd- 0.5 V is allowed for \(\mathrm{A} V_{\text {Refp }}\) to keep characteristic values

Remark When reference voltage(+) is not \(A V_{\text {refp }}\) pin or reference voltage(-) is not \(A V_{\text {refm }}\) pin, the accuracy will become worse.
Renesas recommends to use \(A / D\) converter with \(A V_{\text {REFP }}\) and \(A V_{\text {REFM }}\) though other reference can be functionally selected.

\subsection*{33.7.2 ZPD characteristics}
\[
\mathrm{T}_{\mathrm{A}}=-40 \text { to }+85^{\circ} \mathrm{C},
\]
<R>
\(2.7 \mathrm{~V} \leq \mathrm{EVDD0} 0=\mathrm{EVDD1}=\mathrm{SMVDD0}=\mathrm{SMVDD1}=\mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{VsS}=\mathrm{EV}\) ss0 \(=\mathrm{EVSS} 1=\mathrm{SMVss} 0=\mathrm{SMVSS} 1=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Items & Symbols & \multicolumn{2}{|r|}{Conditions} & MIN. & TYP. & MAX. & Unit \\
\hline \multirow{7}{*}{Threshhold voltage} & \multirow{7}{*}{Vzpd} & \multicolumn{2}{|l|}{0 Point detection voltage set \(=000\)} & \multicolumn{3}{|l|}{6/200*SMVDD \(\pm 40 \mathrm{mv}\)} & V \\
\hline & & \multicolumn{2}{|l|}{0 Point detection voltage set \(=001\)} & \multicolumn{3}{|l|}{10/200*SMVDD 40 mv} & V \\
\hline & & \multicolumn{2}{|l|}{0 Point detection voltage set \(=010\)} & \multicolumn{3}{|l|}{14/200*SMVdd 40 mv} & V \\
\hline & & \multicolumn{2}{|l|}{0 Point detection voltage set \(=011\)} & \multicolumn{3}{|l|}{18/200*SMVDD 40 mv} & V \\
\hline & & \multicolumn{2}{|l|}{0 Point detection voltage set \(=100\)} & \multicolumn{3}{|l|}{22/200*SMVDD \(\pm 40 \mathrm{mv}\)} & V \\
\hline & & \multicolumn{2}{|l|}{0 Point detection voltage set \(=101\)} & \multicolumn{3}{|l|}{9/200*SMVDD \(\pm 40 \mathrm{mv}\)} & V \\
\hline & & \multicolumn{2}{|l|}{0 Point detection voltage set \(=110\)} & \multicolumn{3}{|l|}{11/200*SMVdd \(\pm 40 \mathrm{mv}\)} & V \\
\hline \multirow[b]{2}{*}{Detection delay} & \multirow[b]{2}{*}{Tzpdo} & \multirow[t]{2}{*}{\begin{tabular}{l}
100 mV \\
Step, 50 mV \\
Overdrive (refer to the below figure)
\end{tabular}} & \[
\begin{aligned}
& S M V D D=4.75 \mathrm{~V} \text { to } \\
& 5.25 \mathrm{~V}
\end{aligned}
\] & & & 100 & ns \\
\hline & & & \[
\begin{aligned}
& S M V D D=2.7 \mathrm{~V} \text { to } \\
& 5.5 \mathrm{~V}
\end{aligned}
\] & & & 100 & ns \\
\hline Operation Stabilization wait time & Tzpdw & \multicolumn{2}{|l|}{Ref voltage Stabilization +ZPD comparator Stabilization} & & & \(1+5=6\) & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

Figure 33-15. ZPD timing


\subsection*{33.7.3 POR characteristics}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Item & Symbol & Conditions & MIN. & TYP. & MAX. & Unit \\
\hline \multirow[b]{2}{*}{Detection voltage} & \(V_{\text {POR }}\) & & 1.45 & 1.51 & 1.57 & V \\
\hline & VPDR & & 1.44 & 1.5 & 1.56 & V \\
\hline Detection delay & TPD & & & & 300 & \(\mu \mathrm{S}\) \\
\hline Minimum pulse width & \(\mathrm{T}_{\text {PW }}\) & Necessary width of internal voltage drop down below \(\mathrm{V}_{\text {PDR }}\) & 300 & & & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

Caution LVD reset or external RESET must be used during power supply rising up to 2.7 V .

\subsection*{33.7.4 LVD characteristics}

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Items & Symbols & \multicolumn{2}{|r|}{Conditions} & MIN. & TYP. & MAX. & Unit \\
\hline \multirow[t]{7}{*}{RESET and INTMODE} & VLVI5 & \multicolumn{2}{|l|}{VPOC0, \(1,2=0,1,1\) Power down Reset Voltage: 2.7 V} & 2.70 & 2.75 & 2.81 & V \\
\hline & \multirow[b]{2}{*}{VLVI4} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { LVIS0,1 = 1,0 } \\
& (+0.1 \mathrm{~V})
\end{aligned}
\]} & Power on Reset Release Voltage & 2.86 & 2.92 & 2.97 & V \\
\hline & & & Power down Interrupt Voltage & 2.80 & 2.86 & 2.91 & V \\
\hline & \multirow[b]{2}{*}{VLVI3} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { LVISO, } 1=0,1 \\
& (+0.2 \mathrm{~V})
\end{aligned}
\]} & Power on Reset Release Voltage & 2.96 & 3.02 & 3.08 & V \\
\hline & & & Power down Interrupt Voltage & 2.90 & 2.96 & 3.02 & V \\
\hline & \multirow[b]{2}{*}{Vıvio} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { LVIS0,1 }=0,0 \\
& (+1.2 \mathrm{~V})
\end{aligned}
\]} & Power on Reset Release Voltage & 3.98 & 4.06 & 4.14 & V \\
\hline & & & Power down Interrupt Voltage & 3.90 & 3.98 & 4.06 & V \\
\hline Detection delay time & TLD & & & & & 300 & \(\mu \mathrm{S}\) \\
\hline Minimum pulse width & Tıw & Necessary width VLvix (x = 0, 3 to 5 & Vod drop down below selected & 300 & & & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}


\subsection*{33.8 RAM Data Retention Characteristics}


Note The value depends on the POR detection voltage. When the voltage drops, the data is retained until a POR reset is effected, but data is not retained when a POR reset is effected.

Figure 33-16. STOP Mode Data Retention timming


\subsection*{33.9 Capacitance Connected to REGC}
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+85^{\circ} \mathrm{C}\)
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline Items & Symbols & Conditions & MIN. & TYP. & MAX. & Unit \\
\hline Capacitance & CREG & & 0.47 & & 1.0 & \(\mu \mathrm{~F}\) \\
\hline
\end{tabular}

\subsection*{33.10 Flash programming characteristics}
<R>

\begin{tabular}{|l|c|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Items } & Symbols & \multicolumn{1}{c|}{ Conditions } & MIN. & TYP. & MAX. & Unit \\
\hline Vod supply current & IDD & Programming current & & & 12.2 & mA \\
\hline \begin{tabular}{l} 
System Clcok \\
frequency
\end{tabular} & fcLk & \(2.7 \mathrm{~V} \leq\) Vod \(\leq 5.5 \mathrm{~V}\) & 1000 & & 32 & MHz \\
\hline \begin{tabular}{l} 
Number of \\
Code Flash \\
rewrites
\end{tabular} \\
\hline \begin{tabular}{l} 
Notes \(1,2,3\)
\end{tabular} & Cerwr & Retained for 20 years & & 10000 & & Times \\
\begin{tabular}{l} 
Data Flash \\
rewrites
\end{tabular} \\
\hline
\end{tabular}

Notes 1. 1 erase +1 write after the erase is regarded as 1 rewrite.
The retaining years are until next rewrite after the rewrite.
2. When using flash memory programmer and Renesas Electronics self programming library
3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

\section*{CHAPTER 34 ELECTRICAL SPECIFICATIONS (L GRADE PRODUCT)}

Cautions 1. These specifications show target values, which may change after device evaluation.
2. The RL78/D1A has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

\section*{Definition of Pin Groups}

Definition of pin groups described in this chapter is shown in the following table.


\section*{Definition of Product Groups}

Definition of product groups described in this chapter is shown in the following table.
\(<\) <R> \begin{tabular}{|l|l|l|l|l|l|}
\hline \multicolumn{2}{|c|}{ Product groups } & \multicolumn{5}{|c|}{ Product names } \\
\cline { 2 - 7 } & 48-pin products & 64-pin products & 80-pin products & 100-pin products & 128-pin products \\
\hline Product Group A & R5F10CGBLFB & R5F10CLDLFB & R5F10CMDLFB & R5F10DPELFB & - \\
& R5F10CGCLFB & R5F10DLDLFB & R5F10CMELFB & R5F10DPFLFB & \\
& R5F10CGDLFB & R5F10DLELFB & R5F10DMDLFB & R5F10DPGLFB & \\
& R5F10DGCLFB & & R5F10DMELFB & R5F10DPJLFB & \\
& R5F10DGDLFB & & R5F10DMFLFB & R5F10TPJLFB & \\
\hline & R5F10DGELFB & & R5F10DMGLFB & & \\
\hline
\end{tabular}

\subsection*{34.1 Absolute Maximum Ratings}
\(\mathrm{TA}=+25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Symbols & Conditions & Ratings & Unit \\
\hline \multirow[t]{6}{*}{Supply voltage} & VdD & VdD & -0.5 to +6.5 & V \\
\hline & \begin{tabular}{l}
EVdDo \\
EVDD1
\end{tabular} & \(E V_{\text {dD }}=E V_{\text {dD } 1}\) & \[
\begin{gathered}
-0.5 \text { to }+6.5 \\
\text { and }-0.5 \text { to } \mathrm{V}_{\mathrm{DD}}+0.3
\end{gathered}
\] & V \\
\hline & SMVDDo SMVDD1 & \(S M V_{\text {dD }}=S M V_{\text {DD }}\) & \[
\begin{gathered}
-0.5 \text { to }+6.5 \\
\text { and }-0.5 \text { to } \mathrm{V}_{\mathrm{DD}}+0.3
\end{gathered}
\] & V \\
\hline & Vss & Vss & -0.5 to +0.3 & V \\
\hline & \begin{tabular}{l}
EVsso \\
EVss1
\end{tabular} & \(E V s s 0=E V s s 1\) & -0.5 to +0.3 & V \\
\hline & \[
\begin{aligned}
& \text { SMVsso } \\
& \text { SMVss1 }
\end{aligned}
\] & SMVsso \(=\) SMVss 1 & -0.5 to +0.3 & V \\
\hline Supply voltage up/down ramp & Vddramp & & \(\leq 50\) & V/ms \\
\hline REGC pin input voltage & Viregc & REGC & \[
\begin{gathered}
-0.3 \text { to }+2.8 \\
\text { and }-0.3 \text { to } V_{D D}+0.3^{\text {Note1 }} \\
\hline
\end{gathered}
\] & V \\
\hline \multirow[t]{4}{*}{Input voltage} & \(V_{11}\) & Pin group 1 & \[
\begin{gathered}
-0.3 \text { to }+6.5 \\
\text { and }-0.3 \text { to } \mathrm{EV}_{\mathrm{DDO}}\left(\mathrm{EV}_{\mathrm{DD} 1}\right)+0.3
\end{gathered}
\] & V \\
\hline & V12 & Pin group 2 & \[
\begin{array}{r}
-0.3 \text { to }+6.5 \\
\text { and }-0.3 \text { to } V_{D D}+0.3 \\
\hline
\end{array}
\] & V \\
\hline & \(\mathrm{V}_{13}\) & Pin group 3 & \[
\begin{gathered}
-0.3 \text { to }+6.5 \\
\text { and }-0.3 \text { to } \mathrm{SMVDDo}\left(\mathrm{SMVDD}^{2}\right)+0.3
\end{gathered}
\] & V \\
\hline & \(V_{14}\) & Pin group 4 & \[
\begin{gathered}
-0.3 \text { to }+6.5 \\
\text { and }-0.3 \text { to } V_{D D}+0.3 \\
\hline
\end{gathered}
\] & V \\
\hline
\end{tabular}
(Continue to next page)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{3}{|c|}{Conditions} & Ratings & Unit \\
\hline \multirow[t]{4}{*}{Output voltage} & Vo1 & \multicolumn{3}{|l|}{Pin group 1} & -0.3 to EVDDo (EVDD1) +0.3 & V \\
\hline & Vo2 & \multicolumn{3}{|l|}{Pin group 2} & -0.3 to \(V_{D D}+0.3\) & V \\
\hline & Vo3 & \multicolumn{3}{|l|}{Pin group 3} & -0.3 to SMV \({ }_{\text {dDo }}\left(S M V_{D D 1}\right)+0.3\) & V \\
\hline & Vсом & \multicolumn{3}{|l|}{COM0 to COM3} & -0.3 to VDD +0.3 & V \\
\hline \multirow[t]{17}{*}{Output current, high} & \multirow[t]{5}{*}{Ioh1} & Per pin & \multicolumn{2}{|l|}{Pin group 1} & -20 & mA \\
\hline & & \multirow[t]{4}{*}{Total} & \multicolumn{2}{|l|}{Pin group 1} & -150 & mA \\
\hline & & & \multicolumn{2}{|l|}{Pin group 1L} & -60 & mA \\
\hline & & & \multicolumn{2}{|l|}{Pin group 1R} & -55 & mA \\
\hline & & & \multicolumn{2}{|l|}{Pin group 1C} & -40 & mA \\
\hline & \multirow[t]{2}{*}{Іон2} & Per pin & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Pin group 2}} & -0.5 & mA \\
\hline & & Total & & & -2.0 & mA \\
\hline & \multirow[t]{8}{*}{Іонз} & Per pin & \multicolumn{2}{|l|}{Pin group 3} & -58 & mA \\
\hline & & \multirow[t]{7}{*}{Total} & \multirow[t]{2}{*}{Pin group 3} & 48-pin, 64-pin & -270 & mA \\
\hline & & & & 80-pin, 100-pin, 128-pin & -480 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 3A} & -120 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 3B} & -120 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 3C} & -120 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 3D} & -120 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 3E} & -150 & mA \\
\hline & \multirow[t]{2}{*}{Іонсом} & Per pin & \multicolumn{2}{|l|}{COM0 to COM3} & -0.5 & mA \\
\hline & & Total & \multicolumn{2}{|l|}{COM0 to COM3} & -1.0 & mA \\
\hline \multirow[t]{17}{*}{Output current, low} & \multirow[t]{5}{*}{IoL1} & Per pin & \multicolumn{2}{|l|}{Pin group 1} & 20 & mA \\
\hline & & \multirow[t]{4}{*}{Total} & \multicolumn{2}{|l|}{Pin group 1} & 150 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 1L} & 60 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 1R} & 50 & mA \\
\hline & & & \multicolumn{2}{|c|}{Pin group 1C} & 40 & mA \\
\hline & \multirow[t]{2}{*}{IoL2} & Per pin & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Pin group 2}} & 1.0 & mA \\
\hline & & Total & & & 5.0 & mA \\
\hline & \multirow[t]{8}{*}{IoL3} & Per pin & \multicolumn{2}{|l|}{Pin group 3} & 58 & mA \\
\hline & & \multirow[t]{7}{*}{Total} & Pin group 3 & 48-pin, 64-pin & 270 & mA \\
\hline & & & & 80-pin, 100-pin, 128-pin & 480 & mA \\
\hline & & & Pin grour & up 3A & 120 & mA \\
\hline & & & Pin grour & p 3B & 120 & mA \\
\hline & & & Pin grour & up 3C & 120 & mA \\
\hline & & & Pin gro & up 3D & 120 & mA \\
\hline & & & Pin grour & up 3E & 150 & mA \\
\hline & \multirow[t]{2}{*}{Iolcom} & Per pin & \multicolumn{2}{|l|}{COM0 to COM3} & 0.5 & mA \\
\hline & & Total & \multicolumn{2}{|l|}{COM0 to COM3} & 1.0 & mA \\
\hline \multirow[t]{3}{*}{Operating ambient temperature} & \multirow[t]{3}{*}{TA} & \multicolumn{3}{|l|}{for normal operation mode} & -40 to +105 & \({ }^{\circ} \mathrm{C}\) \\
\hline & & \multicolumn{3}{|l|}{for code flash programming} & -40 to +105 & \({ }^{\circ} \mathrm{C}\) \\
\hline & & \multicolumn{3}{|l|}{for data flash programming} & -40 to +105 & \({ }^{\circ} \mathrm{C}\) \\
\hline Storage temperature & Tstg & \multicolumn{3}{|l|}{} & -65 to +150 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Note Connect the REGC pin to Vss via a capacitor ( 0.47 to \(1 \mu \mathrm{~F}\) ).
This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

\subsection*{34.2 Power consumption characteristics}
34.2.1 Product group A
\(\mathrm{TA}=-40\) to \(+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}\), \(\mathrm{Vss}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{3}{|c|}{Conditions} & Typ. & Max. & Unit \\
\hline \multirow[t]{10}{*}{Supply current, run mode} & \multirow[t]{10}{*}{IdD1 \({ }^{\text {Note } 1}\)} & \multirow[t]{9}{*}{High speed MAIN RUN Note 2, 3, 4} & \multirow[t]{4}{*}{\(\mathrm{fcLK}=24 \mathrm{MHz}\)} & \(\mathrm{f}_{\text {Hoco }}=24 \mathrm{MHz}\) & \multirow[t]{4}{*}{4.2} & \multirow[t]{4}{*}{18} & \multirow[t]{4}{*}{mA} \\
\hline & & & & fHoco \(=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) with PLL & & & \\
\hline & & & fCLK \(=20 \mathrm{MHz}\) & \(\mathrm{fx}=20 \mathrm{MHz}\) & 3.8 & 16 & mA \\
\hline & & & \(\mathrm{fcLk}=8 \mathrm{MHz}\) & f \(\mathrm{foco}=8 \mathrm{MHz}\) & 2.1 & 11 & mA \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) & & & \\
\hline & & & \(\mathrm{fcLK}=4 \mathrm{MHz}\) & f \(\mathrm{foco}=4 \mathrm{MHz}\) & 1.6 & 9 & mA \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) & & & \\
\hline & & \begin{tabular}{l}
SUB RUN \\
Note 2, 3, 5
\end{tabular} & \(\mathrm{fCLK}=\mathrm{fx}_{\mathrm{X}}=32\). & kHz & 6 & 500 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Notes 1. The common condition for \(\mathrm{I}_{\mathrm{DD} 1}\) :
- \(I_{D D}\) includes the total current flowing into whole power pins, including the input leakage current flowing when the level of the input pin is fixed to \(V_{D D}\) or \(V_{S S}\).
- The program is running in the code flash.
2. The typical value is that when \(\mathrm{Ta}=+25 \mathrm{deg} . \mathrm{C}\) and \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\). Peripheral devices and the data flash are stopped.
3. The maximum value is that when all peripheral devices are operating. But the \(A / D\) converter, RTC, LCD circuit and stepper motor circuit are stopped, and the data flash and the code flash are stated to read mode. The 16-bit wakeup timer operates with floco.
4. In case of \(I_{D D 1}\) of " \(f x=4 / 8 \mathrm{MHz}\) with PLL", the high speed on-chip oscillator (HOCO) is stopped.
5. fx and fHoco are stopped.
\(\mathrm{TA}=-40\) to \(+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{3}{|c|}{Conditions} & Typ. & Max. & Unit \\
\hline \multirow[t]{11}{*}{Supply current, halt mode} & \multirow[t]{11}{*}{\[
\text { IDD2 }{ }^{\text {Note } 1}
\]} & \multirow[t]{9}{*}{High speed MAIN HALT Note 3, 4, 5} & \multirow[t]{4}{*}{\(\mathrm{fcLK}=24 \mathrm{MHz}\)} & fH оco \(=24 \mathrm{MHz}\) & \multirow[t]{4}{*}{0.8} & \multirow[t]{4}{*}{6.9} & \multirow[t]{4}{*}{mA} \\
\hline & & & & fHoco \(=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) with PLL & & & \\
\hline & & & fcLk \(=20 \mathrm{MHz}\) & \(\mathrm{fx}=20 \mathrm{MHz}\) & 0.7 & 6.0 & mA \\
\hline & & & \(\mathrm{fcLk}=8 \mathrm{MHz}\) & fносо \(=8 \mathrm{MHz}\) & 0.4 & 4.3 & mA \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) & & & \\
\hline & & & \(\mathrm{fcLk}=4 \mathrm{MHz}\) & fносо \(=4 \mathrm{MHz}\) & 0.35 & 3.6 & mA \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) & & & \\
\hline & & SUB HALT & \(\mathrm{fCLK}=\mathrm{fx}\) ¢ & RTC is stopped & 1.0 & 190 & \(\mu \mathrm{A}\) \\
\hline & & & \(=32.768 \mathrm{kHz}\) & RTC is operated by \(\mathrm{f}_{\mathrm{XT}}\)
\[
=32.768 \mathrm{kHz}
\] & 1.2 & & \\
\hline Supply current, & IDD3 \({ }^{\text {Note } 2}\) & STOP \({ }^{\text {Note 3, } 4}\) & RTC and \(\mathrm{f}_{\text {Xt }}\) ar & topped & 0.4 & 120 & \(\mu \mathrm{A}\) \\
\hline stop mode & & & RTC is operate & by \(\mathrm{f}_{\mathrm{XT}}=32.768 \mathrm{kHz}\) & 0.8 & & \\
\hline
\end{tabular}

Notes 1. The common condition for \(\mathrm{I}_{\mathrm{DD} 2}\) :
- \(I_{D D}\) includes the total current flowing into whole power pins, including the input leakage current flowing when the level of the input pin is fixed to \(V_{D D}\) or \(V_{S S}\).
- The HALT instruction is executed by the program in the code flash.
- The specification shows the stable current during HALT mode.
2. The common condition for \(\mathrm{I}_{\mathrm{DD} 3}\) :
- \(I_{D D}\) includes the total current flowing into whole power pins, including the input leakage current flowing when the level of the input pin is fixed to \(V_{D D}\) or \(V_{S S}\).
- The STOP instruction is executed by the program in the code flash during MAIN RUN operation.
- The spec shows the stable current during STOP mode.
3. The typical value is that when \(T a=+25\) deg. \(C\) and \(V_{D D}=5.0 \mathrm{~V}\). Peripheral devices and the data flash are stopped.
4. The maximum value is that when all peripheral devices are operating. But the \(A / D\) converter, LCD circuit, stepper motor circuit, the data flash and the code flash are stopped. The 16-bit wakeup timer operates with floco.
5. Either \(f x\) or froco which is selected for fclk is operated. The other is stopped.
6. \(f x\) and froco are stopped.
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}\), \(\mathrm{Vss}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{2}{|c|}{Conditions} & Typ. & Max. & Unit \\
\hline WDT operating current \({ }^{\text {Note } 1}\) & IwdT & & & 0.25 & 2.0 & \(\mu \mathrm{A}\) \\
\hline ADC operating & Iadc & Normal mode & \(V_{D D}=5.0 \mathrm{~V}\) & 1.3 & 1.7 & mA \\
\hline current \({ }^{\text {Note } 2}\) & & Low voltage mode & \(V_{D D}=3.0 \mathrm{~V}\) & 0.5 & 0.7 & mA \\
\hline LCD operating & ILCD & \(\mathrm{fLCD}=\mathrm{fsub}\), & \(V_{D D}=5.0 \mathrm{~V}\) & 100 & 210 & \(\mu \mathrm{A}\) \\
\hline Current \({ }^{\text {Note }}\) & & LCD clock \(=512 \mathrm{~Hz}\) & \(V_{D D}=3.0 \mathrm{~V}\) & 90 & 200 & \(\mu \mathrm{A}\) \\
\hline ZPD operating & IzpD & One ZPD operated & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 150 & 600 & \(\mu \mathrm{A}\) \\
\hline current \({ }^{\text {Note } 4}\) & & & \(V_{D D}=3.0 \mathrm{~V}\) & 100 & 500 & \(\mu \mathrm{A}\) \\
\hline & & Four ZPDs operated & \(V_{D D}=5.0 \mathrm{~V}\) & 500 & 2000 & \(\mu \mathrm{A}\) \\
\hline & & & \(V_{D D}=3.0 \mathrm{~V}\) & 400 & 1600 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Notes 1. Current flowing only to the watchdog timer. The maximum specification of \(I_{D D 1}, I_{D D 2}\) and \(I_{D D 3}\) include \(I_{\text {WDT }}\).
2. Current flowing only to the \(A / D\) converter. The current value of the RL78/D1A is the sum of \(I_{D D}\) and \(I_{A D C}\) when the A/D converter operates.
3. Current flowing only to the LCD controller/driver circuit. The current value of the RL78/D1A is the sum of \(I_{D D}\) and \(\mathrm{I}_{\mathrm{LCD}}\) when the LCD controller/driver circuit operates.
4. Current flowing only to the ZPD circuit. The current value of the RL78/D1A is the sum of IDD and I \({ }_{\text {ZPD }}\) when the ZPD circuit operates.

\subsection*{34.2.2 Product group B}
\(\mathrm{TA}=-40\) to \(+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}\), \(\mathrm{Vss}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{3}{|c|}{Conditions} & Typ. & Max. & Unit \\
\hline \multirow[t]{10}{*}{Supply current, run mode} & \multirow[t]{10}{*}{\[
\text { IdD1 Note } 1
\]} & \multirow[t]{9}{*}{High speed MAIN RUN Note 2, 3, 4, 5} & \multirow[t]{4}{*}{\(\mathrm{fcLK}=24 \mathrm{MHz}\)} & \(\mathrm{froco}=24 \mathrm{MHz}\) & \multirow[t]{4}{*}{4.7} & \multirow[t]{4}{*}{20} & \multirow[t]{4}{*}{mA} \\
\hline & & & & froco \(=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) with PLL & & & \\
\hline & & & fcLk \(=20 \mathrm{MHz}\) & \(\mathrm{fx}=20 \mathrm{MHz}\) & 4.3 & 17.5 & mA \\
\hline & & & \(\mathrm{fcLK}=8 \mathrm{MHz}\) & fносо \(=8 \mathrm{MHz}\) & 2.4 & 12 & mA \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) & & & \\
\hline & & & \(\mathrm{fcLK}=4 \mathrm{MHz}\) & f носо \(=4 \mathrm{MHz}\) & 1.8 & 9.5 & mA \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) & & & \\
\hline & & \begin{tabular}{l}
SUB RUN \\
Note 2, 3, 6
\end{tabular} & \(\mathrm{fCLK}^{\text {e }} \mathrm{fxT}=32\). & kHz & 7 & 560 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Notes 1. The common condition for \(\mathrm{I}_{\mathrm{D} 1}\) :
- \(I_{D D}\) includes the total current flowing into whole power pins, including the input leakage current flowing when the level of the input pin is fixed to \(V_{D D}\) or \(V_{S S}\).
- The program is running in the code flash.
2. The typical value is that when \(T a=+25\) deg. \(C\) and \(V_{D D}=5.0 \mathrm{~V}\). Peripheral devices and the data flash are stopped.
3. The maximum value is that when all peripheral devices are operating. But the \(A / D\) converter, RTC, LCD circuit and stepper motor circuit are stopped, and the data flash and the code flash are stated to read mode. The 16-bit wakeup timer operates with floco.
4. In case of \(\mathrm{I}_{\mathrm{DD} 1}\) of " \(\mathrm{fx}=4 / 8 \mathrm{MHz}\) with PLL", the high speed on-chip oscillator (HOCO) is stopped.
5. At 128-pin products, the value of \(\mathrm{I}_{\mathrm{DD} 1}\) does not include the LCDB (P11x, P46-7) pin toggle current.
\(\mathrm{I}_{\mathrm{DD} 1}\) condition of LCDB macro is Fclk=24MHz, mod8 mode, data rate \(=6 \mathrm{MHz}, 4 \mathrm{cycle}, 16 \mathrm{bit}\) write/read.
6. \(f x\) and froco are stopped.
\(\mathrm{TA}=-40\) to \(+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{3}{|c|}{Conditions} & Typ. & Max. & Unit \\
\hline \multirow[t]{11}{*}{Supply current, halt mode} & \multirow[t]{11}{*}{IDD2 \({ }^{\text {Note }} 1\)} & \multirow[t]{9}{*}{High speed MAIN HALT Note 3, 4, 5} & \multirow[t]{4}{*}{\(\mathrm{fCLK}=24 \mathrm{MHz}\)} & fносо \(=24 \mathrm{MHz}\) & \multirow[t]{4}{*}{0.8} & \multirow[t]{4}{*}{7.5} & \multirow[t]{4}{*}{mA} \\
\hline & & & & f \(\mathrm{Hoco}=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) with PLL & & & \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) with PLL & & & \\
\hline & & & \(\mathrm{fcLK}=20 \mathrm{MHz}\) & \(\mathrm{fx}=20 \mathrm{MHz}\) & 0.7 & 6.5 & mA \\
\hline & & & \(\mathrm{fcLK}=8 \mathrm{MHz}\) & f foco \(=8 \mathrm{MHz}\) & 0.4 & 4.5 & mA \\
\hline & & & & \(\mathrm{fx}=8 \mathrm{MHz}\) & & & \\
\hline & & & \(\mathrm{fcLK}=4 \mathrm{MHz}\) & \(\mathrm{f}_{\mathrm{Hoco}}=4 \mathrm{MHz}\) & 0.35 & 3.8 & mA \\
\hline & & & & \(\mathrm{fx}=4 \mathrm{MHz}\) & & & \\
\hline & & SUB HALT & \(\mathrm{fCLK}=\mathrm{fxT}\) & RTC is stopped & 1.0 & 200 & \(\mu \mathrm{A}\) \\
\hline & & Note 3, 4, 6 & \[
=32.768 \mathrm{kHz}
\] & RTC is operated by \(\mathrm{f}_{\mathrm{xT}}\)
\[
=32.768 \mathrm{kHz}
\] & 1.2 & & \\
\hline Supply current, & IdD3 \({ }^{\text {Note } 2}\) & STOP \({ }^{\text {Note 3,4 }}\) & RTC and \(\mathrm{f}_{\mathrm{x} \text { }}\) are & stopped & 0.4 & 130 & \(\mu \mathrm{A}\) \\
\hline stop mode & & & RTC is operate & by \(\mathrm{fxT}=32.768 \mathrm{kHz}\) & 0.8 & & \\
\hline
\end{tabular}

Notes 1. The common condition for \(\mathrm{I}_{\mathrm{DD} 2}\) :
- I \(I_{D D}\) includes the total current flowing into whole power pins, including the input leakage current flowing when the level of the input pin is fixed to \(V_{D D}\) or \(V_{S s}\).
- The HALT instruction is executed by the program in the code flash.
- The specification shows the stable current during HALT mode.
2. The common condition for \(I_{D D 3}\) :
- \(I_{D D}\) includes the total current flowing into whole power pins, including the input leakage current flowing when the level of the input pin is fixed to \(V_{D D}\) or \(V_{S S}\).
- The STOP instruction is executed by the program in the code flash during MAIN RUN operation.
- The spec shows the stable current during STOP mode.
3. The typical value is that when \(T a=+25\) deg. \(C\) and \(V_{D D}=5.0 \mathrm{~V}\). Peripheral devices and the data flash are stopped.
4. The maximum value is that when all peripheral devices are operating. But the \(A / D\) converter, LCD circuit, stepper motor circuit, the data flash and the code flash are stopped. The 16-bit wakeup timer operates with floco.
5. Either \(f x\) or froco which is selected for fclk is operated. The other is stopped.
6. fx and f f foco are stopped.
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}\), \(\mathrm{V} \mathrm{ss}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{2}{|c|}{Conditions} & Typ. & Max. & Unit \\
\hline WDT operating current \({ }^{\text {Note } 1}\) & Iwdt & & & 0.25 & 1.0 & \(\mu \mathrm{A}\) \\
\hline ADC operating & IADC & Normal mode & VDD \(=5.0 \mathrm{~V}\) & 1.3 & 1.7 & mA \\
\hline current \({ }^{\text {Note } 2}\) & & Low voltage mode & \(V_{D D}=3.0 \mathrm{~V}\) & 0.5 & 0.7 & mA \\
\hline LCD operating & ILCD & \(\mathrm{fLCD}=\mathrm{fsub}\), & \(V_{D D}=5.0 \mathrm{~V}\) & 100 & 140 & \(\mu \mathrm{A}\) \\
\hline Current \({ }^{\text {Note } 3}\) & & LCD clock \(=512 \mathrm{~Hz}\) & \(V_{\text {dD }}=3.0 \mathrm{~V}\) & 90 & 130 & \(\mu \mathrm{A}\) \\
\hline ZPD operating & IzpD & One ZPD operated & \(V_{D D}=5.0 \mathrm{~V}\) & 150 & 600 & \(\mu \mathrm{A}\) \\
\hline current \({ }^{\text {Note } 4}\) & & & \(V_{D D}=3.0 \mathrm{~V}\) & 100 & 500 & \(\mu \mathrm{A}\) \\
\hline & & Four ZPDs operated & \(V_{D D}=5.0 \mathrm{~V}\) & 500 & 2000 & \(\mu \mathrm{A}\) \\
\hline & & & \(V_{D D}=3.0 \mathrm{~V}\) & 400 & 1600 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Notes 1. Current flowing only to the watchdog timer. The maximum specification of \(I_{D D 1}, I_{D D 2}\) and \(I_{D D 3}\) include \(I_{\text {WDT }}\).
2. Current flowing only to the \(A / D\) converter. The current value of the RL78/D1A is the sum of \(I_{D D}\) and \(I_{A D C}\) when the A/D converter operates.
3. Current flowing only to the LCD controller/driver circuit. The current value of the RL78/D1A is the sum of \(I_{D D}\) and \(\mathrm{I}_{\mathrm{LCD}}\) when the LCD controller/driver circuit operates.
4. Current flowing only to the ZPD circuit. The current value of the RL78/D1A is the sum of IDD and I \({ }_{\text {ZPD }}\) when the ZPD circuit operates.

\subsection*{34.3 Oscillator characteristics}
34.3.1 Main(X1) oscillator characteristics
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}\), \(\mathrm{Vss}=0 \mathrm{~V}\)
\begin{tabular}{|l|l|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Parameter } & Symbols & \multicolumn{1}{|c|}{ Conditions } & Min. & Typ. & Max. & Unit \\
\hline \multirow{3}{*}{\begin{tabular}{l} 
Main(X1) clock \\
oscillation frequency
\end{tabular}} & fx & Ceramic resonator & 1.0 & & 20.0 & MHz \\
\cline { 3 - 7 } & Crystal resonator & 1.0 & & 20.0 & MHz \\
\hline
\end{tabular}

Remark Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

\subsection*{34.3.2 High speed on chip oscillator characteristics}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & Conditions & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{4}{*}{\begin{tabular}{l}
HOCO \\
oscillation frequency
\end{tabular}} & \multirow[t]{4}{*}{froco} & 4 MHz mode & 3.88 & 4.00 & 4.12 & MHz \\
\hline & & 8 MHz mode & 7.76 & 8.00 & 8.24 & MHz \\
\hline & & 16 MHz mode & 15.52 & 16.00 & 16.48 & MHz \\
\hline & & 24 MHz mode & 23.28 & 24.00 & 24.72 & MHz \\
\hline
\end{tabular}

Remark Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

\subsection*{34.3.3 Low speed on chip oscillator characteristics}
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{~V}\) SS \(=0 \mathrm{~V}\)
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline \multicolumn{1}{|c|}{ Parameter } & Symbols & Conditions & Min. & Typ. & Max. & Unit \\
\hline \begin{tabular}{l} 
LOCO \\
oscillation frequency
\end{tabular} & floco & & 12.75 & 15.0 & 17.25 & kHz \\
\hline
\end{tabular}

\subsection*{34.3.4 Sub(XT1) oscillator characteristics}
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}\), \(\mathrm{V} s \mathrm{~s}=0 \mathrm{~V}\)
\begin{tabular}{|l|l|l|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Parameter } & \multicolumn{1}{|c|}{ Symbols } & \multicolumn{1}{c|}{ Conditions } & Min. & Typ. & Max. & Unit \\
\hline \begin{tabular}{l} 
Sub(XT1) clock \\
oscillation frequency
\end{tabular} & fxT & Possible to oscillate & 29.0 & 32.768 & 35.0 & kHz \\
\hline
\end{tabular}

Remark Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

\subsection*{34.4 DC characteristics}

\subsection*{34.4.1 Pin group 1}
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}, 4.0 \mathrm{~V} \leq \mathrm{EV}\) dDo \(=\mathrm{EV} \mathrm{DD} 1 \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EV}\) sso \(=\mathrm{EV}\) ss1 \(=0 \mathrm{~V}(1 / 2)\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{2}{|r|}{Conditions} & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{7}{*}{Output current, high \({ }^{\text {Note } 1}\)} & Ioh1 & \multicolumn{2}{|l|}{Per pin} & & & -5.0 & mA \\
\hline & І \({ }^{\text {OH2 }}\) & \multicolumn{2}{|l|}{Per pin, P73 or P135 (SG port)} & & & -13.0 & mA \\
\hline & Iohtotal & \multirow[t]{3}{*}{Total (for duty factors \(\leq 70 \%^{\text {Note 2 }}\) )} & Group 1L & & & -40.0 & mA \\
\hline & & & Group 1R & & & -40.0 & mA \\
\hline & & & \[
\begin{aligned}
& \text { Group 1C (128-pin, } \\
& \text { 100-pin) }
\end{aligned}
\] & & & -30.0 & mA \\
\hline & & \multicolumn{2}{|r|}{for 128-pin, 100-pin} & & & -110.0 & mA \\
\hline & & \multicolumn{2}{|r|}{for 80-pin, 64-pin, 48-pin} & & & -60.0 & mA \\
\hline \multirow[t]{7}{*}{Output current, low} & IoL1 & \multicolumn{2}{|l|}{Per pin} & & & 8.5 & mA \\
\hline & Iol2 & \multicolumn{2}{|l|}{Per pin, P73 or P135 (SG ports)} & & & 13.0 & mA \\
\hline & loltotal & \multirow[t]{3}{*}{Total (for duty factors \(\leq 70 \%^{\text {Note } 3}\) )} & Group 1L & & & 40.0 & mA \\
\hline & & & Group 1R & & & 35.0 & mA \\
\hline & & & \[
\begin{aligned}
& \text { Group 1C (128-pin, } \\
& \text { 100-pin) }
\end{aligned}
\] & & & 40.0 & mA \\
\hline & & \multicolumn{2}{|r|}{for 128-pin, 100-pin} & & & 115.0 & mA \\
\hline & & \multicolumn{2}{|r|}{for 80-pin, 64-pin, 48-pin} & & & 60.0 & mA \\
\hline
\end{tabular}

Notes 1. When P60 or P61 is set to Nch open drain mode, it does not drive high level output.
2. These output current values are obtained under the condition that the duty factor is no greater than \(70 \%\). The output current values when the duty factor is changed to a value greater than \(70 \%\) can be calculated from the following expression (when the duty factor is changed to \(\mathrm{n} \%\) ).
- Total output current of pins ( I . \(\times 0.7\) )/( \(\mathrm{n} \times 0.01\) )
<Example> Where \(\mathrm{n}=80 \%\) and I он \(=-30.0 \mathrm{~mA}\)
Total output current of pins \(=(-30.0 \times 0.7) /(80 \times 0.01) \approx-26.2 \mathrm{~mA}\)
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.
3. These output current values are obtained under the condition that the duty factor is no greater than \(70 \%\). The output current values when the duty factor is changed to a value greater than \(70 \%\) can be calculated from the following expression (when the duty factor is changed to \(n \%\) ).
- Total output current of pins (los \(\times 0.7\) )/( \(\mathrm{n} \times 0.01\) )
<Example> Where \(\mathrm{n}=80 \%\) and los \(=40.0 \mathrm{~mA}\)
Total output current of pins \(=(40.0 \times 0.7) /(80 \times 0.01)=35.0 \mathrm{~mA}\)
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & Parameter & Symbols & Conditions & Min. & Typ. & Max. & Unit \\
\hline & \multirow[t]{2}{*}{Input voltage, high \({ }^{\text {Note } 2}\)} & \(\mathrm{V}_{1+1}\) & Schmitt3 mode & 0.8EVDD & & EVDD & V \\
\hline & & \(\mathrm{V}_{1 \mathrm{H} 2}\) & Schmitt1 mode \({ }^{\text {Note } 3}\) & 0.65EVDD & & EVDD & V \\
\hline & \multirow[t]{2}{*}{Input voltage, low \({ }^{\text {Note } 2}\)} & VIL1 & Schmitt3 mode & 0 & & 0.5 EVDD & V \\
\hline & & VIL2 & Schmitt1 mode \({ }^{\text {Note } 3}\) & 0 & & 0.35 EVDD & V \\
\hline & \multirow[t]{2}{*}{Input hysteresis width Note 2, 4} & VIHYS1 & Schmitt3 mode & 0.1 & 0.19 & 0.29 & V \\
\hline & & VIHYS2 & Schmitt1 mode \({ }^{\text {Note } 3}\) & 0.15 & 0.59 & 0.84 & V \\
\hline & \multirow[t]{3}{*}{Output voltage, high \({ }^{\text {Note }}\) 1} & \multirow[t]{2}{*}{Voh1} & \(\mathrm{IOH}=-5.0 \mathrm{~mA}\) & EVdD-1.0 & & EVdD & V \\
\hline & & & \(\mathrm{IOH}=-3.0 \mathrm{~mA}\) up to 6 pins & EVdd-0.5 & & EVdd & V \\
\hline & & Voh2 & \(\mathrm{IoH}=-13.0 \mathrm{~mA}, \mathrm{P} 73\) or P135 (SG port) & EVdd-0.7 & & EVDD & V \\
\hline & \multirow[t]{3}{*}{Output voltage, low} & \multirow[t]{2}{*}{Vol1} & \(\mathrm{loL}=8.5 \mathrm{~mA}\) & 0 & & 0.7 & V \\
\hline & & & \(\mathrm{loL}=3.0 \mathrm{~mA}\) up to 6 pins & 0 & & 0.5 & V \\
\hline & & Vol2 & \(\mathrm{loL}=13.0 \mathrm{~mA}, \mathrm{P} 73\) or P135 (SG port) & 0 & & 0.7 & V \\
\hline <R> & Input leakage current, high & ILIH1 & \(\mathrm{V}_{\mathrm{I}}=\mathrm{E} \mathrm{V}_{\mathrm{DD}}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline <R> & Input leakage current, low & ILIL1 & \(\mathrm{V}_{1}=\mathrm{E} \mathrm{V}_{\text {ss }}\) & & & -1 & \(\mu \mathrm{A}\) \\
\hline <R> & On chip pull-up resistance \({ }^{\text {Note } 5}\) & Ru & \(\mathrm{V}_{1}=\mathrm{EV}\) ss & 10 & 20 & 100 & k \(\Omega\) \\
\hline <R> & On chip pull-down resistance \({ }^{\text {Note } 6}\) & Ro & \(\mathrm{V}_{\mathrm{I}}=\mathrm{E} \mathrm{V}_{\mathrm{DD}}\) & 100 & & & k \(\Omega\) \\
\hline
\end{tabular}

Notes 1. When P60 or P61 is set to Nch open drain mode, it does not drive high level output.
2. Except P 130 because it is output only port.
3. P01, P10, P11, P17, P31, P40, P50 to P52, P55 to P57, P61, P63, P70, P110 to P117, P135 only.
4. This value is defined by evaluation result.
5. Except P130 and P137. Pull-up resistance is connected by software when pin is set to input mode.
6. LCD segment shared pins only. Pull-down resistance is connected during reset.

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{2}{|r|}{Conditions} & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{7}{*}{Output current, high \({ }^{\text {Note } 1}\)} & IoH1 & \multicolumn{2}{|l|}{Per pin} & & & -1.0 & mA \\
\hline & Іон2 & \multicolumn{2}{|l|}{Per pin, P73 or P135 (SG port)} & & & -7.5 & mA \\
\hline & Іоhtotal & \multirow[t]{3}{*}{Total (for duty factors \(\leq 70 \%^{\text {Note 2 }}\) )} & Group 1L & & & -15.0 & mA \\
\hline & & & Group 1R & & & -30.0 & mA \\
\hline & & & Group 1C (128-pin, 100-pin) & & & -7.0 & mA \\
\hline & & \multicolumn{2}{|r|}{for 128-pin, 100-pin} & & & -52.0 & mA \\
\hline & & \multicolumn{2}{|r|}{for 80-pin, 64-pin, 48-pin} & & & -33.0 & mA \\
\hline \multirow[t]{7}{*}{Output current, low} & IoL1 & \multicolumn{2}{|l|}{Per pin} & & & 1.5 & mA \\
\hline & Iol2 & \multicolumn{2}{|l|}{Per pin, P73 or P135 (SG ports)} & & & 7.0 & mA \\
\hline & \multirow[t]{5}{*}{Ioltotal} & \multirow[t]{3}{*}{Total (for duty factors \(\leq 70 \%^{\text {Note } 3}\) )} & Group 1L & & & 18.0 & mA \\
\hline & & & Group 1R & & & 30.0 & mA \\
\hline & & & Group 1C (128-pin, 100-pin) & & & 10.0 & mA \\
\hline & & \multicolumn{2}{|r|}{for 128-pin, 100-pin} & & & 58.0 & mA \\
\hline & & \multicolumn{2}{|r|}{for 80-pin, 64-pin, 48-pin} & & & 35.0 & mA \\
\hline
\end{tabular}
<R>

Notes 1. When P60 or P61 is set to Nch open drain mode, it does not drive high level output.
2. These output current values are obtained under the condition that the duty factor is no greater than \(70 \%\). The output current values when the duty factor is changed to a value greater than \(70 \%\) can be calculated from the following expression (when the duty factor is changed to \(\mathrm{n} \%\) ).
- Total output current of pins (Іон \(\times 0.7\) )/( \(\mathrm{n} \times 0.01\) )
<Example> Where \(\mathrm{n}=80 \%\) and \(\mathrm{Ioн}=-7.0 \mathrm{~mA}\)
Total output current of pins \(=(-7.0 \times 0.7) /(80 \times 0.01) \approx-6.1 \mathrm{~mA}\)
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.
3. These output current values are obtained under the condition that the duty factor is no greater than \(70 \%\). The output current values when the duty factor is changed to a value greater than \(70 \%\) can be calculated from the following expression (when the duty factor is changed to \(\mathrm{n} \%\) ).
- Total output current of pins (loL \(\times 0.7\) )/( \(\mathrm{n} \times 0.01\) )
<Example> Where \(\mathrm{n}=80 \%\) and lot \(=10.0 \mathrm{~mA}\)
Total output current of pins \(=(10.0 \times 0.7) /(80 \times 0.01) \approx 8.7 \mathrm{~mA}\)
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & Parameter & Symbols & Conditions & Min. & Typ. & Max. & Unit \\
\hline & \multirow[t]{2}{*}{Input voltage, high \({ }^{\text {Note } 2}\)} & \(\mathrm{V}_{\mathrm{H} 1}\) & Schmitt3 mode & 0.8EVdd & & EVdD & V \\
\hline & & \(\mathrm{V}_{\mathrm{IH} 2}\) & Schmitt1 mode \({ }^{\text {Note } 3}\) & 0.7EVdd & & EVDD & V \\
\hline & \multirow[t]{2}{*}{Input voltage, low \({ }^{\text {Note } 2}\)} & VIL1 & Schmitt3 mode & 0 & & 0.4EVDD & V \\
\hline & & VIL2 & Schmitt1 mode \({ }^{\text {Note } 3}\) & 0 & & \(0.3 E V \mathrm{Dd}\) & V \\
\hline & \multirow[t]{2}{*}{Input hysterisis width Note 2, 4} & VIHYS1 & Schmitt3 mode & 0.05 & & 0.21 & V \\
\hline & & \(\mathrm{V}_{\text {IHYS2 }}\) & Schmitt1 mode \({ }^{\text {Note } 3}\) & 0.08 & & 0.53 & V \\
\hline & \multirow[t]{2}{*}{Output voltage, high \({ }^{\text {Note } 1}\)} & Voh1 & Іон \(=-1.0 \mathrm{~mA}\) & EVdd-0.5 & & EVDD & V \\
\hline & & Voh2 & Іон \(=-7.5 \mathrm{~mA}, \mathrm{P} 73\) or P135 (SG port) & EVdd-0.7 & & EVdD & V \\
\hline & \multirow[t]{2}{*}{Output voltage, low} & Vol1 & \(\mathrm{loL}=1.5 \mathrm{~mA}\) & 0 & & 0.5 & V \\
\hline & & Vol2 & IoL= \(7.0 \mathrm{~mA}, \mathrm{P} 73\) or P135 (SG port) & 0 & & 0.7 & V \\
\hline <R> & Input leakage current, high & ILIH1 & \(\mathrm{V}_{1}=\mathrm{EV} \mathrm{Vd}^{\text {d }}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline <R> & Input leakage current, low & ILLL1 & \(\mathrm{V}_{1}=\mathrm{EV}\) Ss & & & -1 & \(\mu \mathrm{A}\) \\
\hline <R> & On chip pull-up resistance \({ }^{\text {Note } 5}\) & Ru & \(\mathrm{V}_{1}=\mathrm{EVss}\) & 10 & 20 & 100 & \(\mathrm{k} \Omega\) \\
\hline <R> & On chip pull-down resistance \({ }^{\text {Note } 6}\) & R & \(\mathrm{V}_{1}=E V_{\text {d }}\) & 100 & & & \(\mathrm{k} \Omega\) \\
\hline
\end{tabular}

Notes 1. When P60 or P61 is set to Nch open drain mode, it does not drive high level output.
2. Except P 130 because it is output only port.
<R>
3. P01, P10, P11, P17, P31, P40, P50 to P52, P55 to P57, P61, P63, P70, P110 to P117, P135 only.
4. This value is defined by evaluation result.
5. Except P130 and P137. Pull-up resistance is connected by software when pin is set to input mode.
6. LCD segment shared pins only. Pull-down resistance is connected during reset.

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

\subsection*{34.4.2 Pin group 2 (ANI pins)}
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}, 4.0 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}\), \(\mathrm{Vss}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & Conditions & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{2}{*}{Output current, high} & Ioh1 & Per pin & & & -0.1 & mA \\
\hline & Іоhtotal & Total & & & -0.8 & mA \\
\hline \multirow[t]{2}{*}{Output current, low} & Iol1 & Per pin & & & 0.4 & mA \\
\hline & loltotal & Total & & & 3.2 & mA \\
\hline Input voltage, high & VIH1 & & 0.8Vdd & & VdD & V \\
\hline Input voltage, low & VIL1 & & 0 & & 0.5VdD & V \\
\hline Input hysteresis width \({ }^{\text {Note }}\) & VIHYS1 & & 0.1 & 0.19 & 0.29 & V \\
\hline Output voltage, high & Voh1 & \(\mathrm{IOH}=-0.1 \mathrm{~mA}\) & VDd-0.5 & & VDD & V \\
\hline Output voltage, low & Vol1 & \(\mathrm{loL}=0.4 \mathrm{~mA}\) & 0 & & 0.4 & V \\
\hline Input leakage current, high & ILH 1 & \(V_{1}=V_{D D}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline Input leakage current, low & ILIL1 & \(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{ss}}\) & & & -1 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Note This specification is guaranteed by design. It is not tested when shipment.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & Conditions & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{2}{*}{Output current, high} & Ioh1 & Per pin & & & -0.1 & mA \\
\hline & Іонtotal & Total & & & -0.8 & mA \\
\hline \multirow[t]{2}{*}{Output current, low} & IoL1 & Per pin & & & 0.4 & mA \\
\hline & loltotal & Total & & & 3.2 & mA \\
\hline Input voltage, high & \(\mathrm{VIH1}_{1}\) & & 0.8Vdd & & VDD & V \\
\hline Input voltage, low & VIL1 & & 0 & & 0.4Vdo & V \\
\hline Input hysteresis width \({ }^{\text {Note }}\) & VIHYS1 & & 0.05 & & 0.21 & V \\
\hline Output voltage, high & Vor1 & \(\mathrm{IOH}=-0.1 \mathrm{~mA}\) & Vdd-0.5 & & VDD & V \\
\hline Output voltage, low & Vol1 & \(\mathrm{loL}=0.4 \mathrm{~mA}\) & 0 & & 0.4 & V \\
\hline Input leakage current, high & ІІІн1 & \(\mathrm{V}_{\mathrm{I}}=\mathrm{V} D \mathrm{D}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline Input leakage current, low & ILLL1 & \(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {ss }}\) & & & -1 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Note This specification is guaranteed by design. It is not tested when shipment.

\subsection*{34.4.3 Pin group 3 (SMC pins)}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{3}{|c|}{Conditions} & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{28}{*}{Output current, high} & \multirow[t]{4}{*}{Ioh1} & \multicolumn{2}{|l|}{\multirow[t]{4}{*}{Per pin}} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -52 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -39 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -32 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & -32 & mA \\
\hline & \multirow[t]{24}{*}{Іонtotal} & \multirow[t]{24}{*}{\begin{tabular}{l}
Total \\
(for duty factors
\[
\left.\leq 70 \% \%^{\text {Note }}\right)
\]
\end{tabular}} & \multirow[t]{4}{*}{Group 3A} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -96 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & -96 & mA \\
\hline & & & \multirow[t]{4}{*}{Group 3B} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -96 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & -96 & mA \\
\hline & & & Group 128-pin, & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -118 & mA \\
\hline & & & \[
\begin{array}{l|l}
3 C & 100-\text { pin }
\end{array}
\] & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -118 & mA \\
\hline & & & 80-pin & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -96 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & -96 & mA \\
\hline & & & 64-pin & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -118 & mA \\
\hline & & & 48-pin & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -96 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & -96 & mA \\
\hline & & & \multirow[t]{4}{*}{Group 3D
(128-pin, 100-pin,
80-pin)} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -96 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+10{ }^{\circ} \mathrm{C}\) & & & -96 & mA \\
\hline & & & \multirow[t]{4}{*}{\begin{tabular}{l}
Group 3E \\
(64-pin, 48-pin)
\end{tabular}} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -148 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -96 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+10{ }^{\circ} \mathrm{C}\) & & & -96 & mA \\
\hline
\end{tabular}
<R> Note These output current values are obtained under the condition that the duty factor is no greater than 70\%.
The output current values when the duty factor is changed to a value greater than \(70 \%\) can be calculated from the following expression (when the duty factor is changed to \(\mathrm{n} \%\) ).
- Total output current of pins (loн \(\times 0.7\) )/( \(\mathrm{n} \times 0.01\) )
<Example> Where \(\mathrm{n}=80 \%\) and Іон \(=-118.0 \mathrm{~mA}\)
Total output current of pins \(=(-118.0 \times 0.7) /(80 \times 0.01) \approx-103.2 \mathrm{~mA}\)
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}, 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}=\mathrm{SMV} \mathrm{DD0}=\mathrm{SMVDD1} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{Ss}}=\mathrm{SMV}\) Ss0 \(=\mathrm{SMV} \mathrm{SS} 1=0 \mathrm{~V}(2 / 3)\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{3}{|c|}{Conditions} & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{28}{*}{Output current, low} & \multirow[t]{4}{*}{IoL1} & \multicolumn{2}{|l|}{\multirow[t]{4}{*}{Per pin}} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 52 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 39 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 32 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & 32 & mA \\
\hline & \multirow[t]{24}{*}{loltotal} & \multirow[t]{24}{*}{\begin{tabular}{l}
Total \\
(for duty factors
\[
\left.\leq 70 \%^{\text {Note }}\right)
\]
\end{tabular}} & \multirow[t]{4}{*}{Group 3A} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 96 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & 96 & mA \\
\hline & & & \multirow[t]{4}{*}{Group 3B} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 96 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & 96 & mA \\
\hline & & & \multirow[t]{4}{*}{\begin{tabular}{|l|l|}
\hline Group & 128 -pin, \\
3C & \(100-\) pin \\
& \(80-\) pin
\end{tabular}} & \(T_{A}=-40^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 96 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & 96 & mA \\
\hline & & & \multirow[t]{4}{*}{\[
\begin{aligned}
& \text { 64-pin } \\
& \text { 48-pin }
\end{aligned}
\]} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 96 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & 96 & mA \\
\hline & & & \multirow[t]{4}{*}{\[
\begin{aligned}
& \text { Group 3D } \\
& \text { (128-pin, 100- } \\
& \text { pin, 80-pin) }
\end{aligned}
\]} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 96 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & 96 & mA \\
\hline & & & \multirow[t]{4}{*}{Group 3E (64-pin, 48-pin)} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -148 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -118 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -96 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & 96 & mA \\
\hline
\end{tabular}

Note These output current values are obtained under the condition that the duty factor is no greater than \(70 \%\).
The output current values when the duty factor is changed to a value greater than \(70 \%\) can be calculated from the following expression (when the duty factor is changed to \(n \%\) ).
- Total output current of pins (lo \(\times 0.7\) )/( \(\mathrm{n} \times 0.01\) )
<Example> Where \(\mathrm{n}=80 \%\) and lot \(=118.0 \mathrm{~mA}\)
Total output current of pins \(=(118.0 \times 0.7) /(80 \times 0.01) \approx 103.2 \mathrm{~mA}\)
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.



Notes 1. This specification is guaranteed by design. It is not tested when shipment.
2. Output voltage deviation defines the difference of the outputs levels of the same stepper motor.
\(V_{\text {DEV }}=\max \left(\left|\mathrm{V}_{\mathrm{OHx}}-\mathrm{V}_{\mathrm{OHy}}\right|,\left|\mathrm{V}_{\mathrm{OLx}}-\mathrm{V}_{\mathrm{OLy}}\right|\right) @ \mathrm{I}_{\mathrm{OHx}}=\mathrm{I}_{\mathrm{OHy}}, \mathrm{l}_{\mathrm{OLx}}=\mathrm{I}_{\mathrm{OLy}}\).
\(X\) and \(y\) denote any combination of two pins of the following pin groups: (P80-P83, P84-P87, P90-P93, P94-P97)
3. Pull-up resistance is connected by software when pin is set to input mode.
4. LCD segment shared pins only. Pull-down resistance is connected during reset.
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}=\mathrm{SMV} \mathrm{DD} 0=\mathrm{SMVDD1} \leq 4.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Ss}}=\mathrm{SMV} \mathrm{SS} 0=\mathrm{SMV} \mathrm{SS} 1=0 \mathrm{~V}(1 / 3)\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & & Conditions & & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{28}{*}{Output current, high} & \multirow[t]{4}{*}{loh1} & \multicolumn{2}{|l|}{\multirow[t]{4}{*}{Per pin}} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -30 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -25 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -23 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+10{ }^{\circ} \mathrm{C}\) & & & -22 & mA \\
\hline & \multirow[t]{24}{*}{Iohtotal} & \multirow[t]{24}{*}{Total (for duty factors \(\leq 70 \%{ }^{\text {Note }}\) )} & \multirow[t]{4}{*}{Group 3A} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -90 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -75 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -69 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & -66 & mA \\
\hline & & & \multirow[t]{4}{*}{Group 3B} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -90 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -75 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -69 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+10{ }^{\circ} \mathrm{C}\) & & & -66 & mA \\
\hline & & & \multirow[t]{4}{*}{\begin{tabular}{|l|l|}
\hline Group & 128-pin, \\
3 BC & 100 -pin \\
& \(80-\) pin
\end{tabular}} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -90 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -75 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -69 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+100^{\circ} \mathrm{C}\) & & & -66 & mA \\
\hline & & & \multirow[t]{4}{*}{\begin{tabular}{l}
64-pin \\
48-pin
\end{tabular}} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -90 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -75 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -69 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & -66 & mA \\
\hline & & & \multirow[t]{4}{*}{\begin{tabular}{l}
Group 3D
(128-pin, 100- \\
pin, 80-pin)
\end{tabular}} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -90 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -75 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -69 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & -66 & mA \\
\hline & & & \multirow[t]{4}{*}{\begin{tabular}{l}
Group 3E \\
(64-pin, 48-pin)
\end{tabular}} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & -90 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & -75 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & -69 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+10{ }^{\circ} \mathrm{C}\) & & & -66 & mA \\
\hline
\end{tabular}

Note These output current values are obtained under the condition that the duty factor is no greater than \(70 \%\).
The output current values when the duty factor is changed to a value greater than \(70 \%\) can be calculated from the following expression (when the duty factor is changed to \(\mathrm{n} \%\) ).
- Total output current of pins (Іон \(\times 0.7\) )/( \(\mathrm{n} \times 0.01\) )
<Example> Where \(\mathrm{n}=80 \%\) and \(\mathrm{Ioн}=-75.0 \mathrm{~mA}\)
Total output current of pins \(=(-75.0 \times 0.7) /(80 \times 0.01) \approx-65.6 \mathrm{~mA}\)
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}=S M V_{D D 0}=S M V_{D D 1} \leq 4.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=S M V_{S S}=\mathrm{SMV}_{\mathrm{SS}} 1=0 \mathrm{~V}(2 / 3)\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{3}{|c|}{Conditions} & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{28}{*}{Output current, low} & \multirow[t]{4}{*}{IoL1} & \multicolumn{2}{|l|}{\multirow[t]{4}{*}{Per pin}} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 30 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 23 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 20 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & 17 & mA \\
\hline & \multirow[t]{24}{*}{loltotal} & \multirow[t]{24}{*}{Total (for duty factors \(\leq 70 \%{ }^{\text {Note }}\) )} & \multirow[t]{4}{*}{Group 3A} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 90 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 69 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 60 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & 51 & mA \\
\hline & & & \multirow[t]{4}{*}{Group 3B} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 90 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 69 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 60 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & 51 & mA \\
\hline & & & Gr \({ }^{\text {G }}\) 128-pin, & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 90 & mA \\
\hline & & & ou 100-pin & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 69 & mA \\
\hline & & & p 80-pin & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 60 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & 51 & mA \\
\hline & & & 64-pin & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 90 & mA \\
\hline & & & 48 -pin & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 69 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 60 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & 51 & mA \\
\hline & & & \multirow[t]{4}{*}{\[
\begin{aligned}
& \text { Group 3D } \\
& (128-\text { pin, } 100- \\
& \text { pin, } 80 \text {-pin })
\end{aligned}
\]} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 90 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 69 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 60 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & 51 & mA \\
\hline & & & \multirow[t]{4}{*}{\[
\begin{aligned}
& \text { Group 3E } \\
& (64-\text { pin, 48- } \\
& \text { pin) }
\end{aligned}
\]} & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) & & & 90 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 69 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & & 60 & mA \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}\) & & & 51 & mA \\
\hline
\end{tabular}

Note These output current values are obtained under the condition that the duty factor is no greater than 70\%.
The output current values when the duty factor is changed to a value greater than \(70 \%\) can be calculated from the following expression (when the duty factor is changed to \(n \%\) ).
- Total output current of pins (lo \(\times 0.7\) )/( \(\mathrm{n} \times 0.01\) )
<Example> Where \(\mathrm{n}=80 \%\) and lot \(=69.0 \mathrm{~mA}\)
Total output current of pins \(=(69.0 \times 0.7) /(80 \times 0.01) \approx 60.3 \mathrm{~mA}\)
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.



Notes 1. This specification is guaranteed by design. It is not tested when shipment.
2. Output voltage deviation defines the difference of the outputs levels of the same stepper motor.

\(X\) and \(y\) denote any combination of two pins of the following pin groups: (P80-P83, P84-P87, P90-P93, P94-P97)
3. Pull-up resistance is connected by software when pin is set to input mode.
4. LCD segment shared pins only. Pull-down resistance is connected during reset.
34.4.4 Pin group 4 (OSC, reset and P137 pins)
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}, 4.0 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}\), \(\mathrm{Vss}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{2}{|l|}{Conditions} & Min. & Typ. & Max. & Unit \\
\hline Input voltage, high & \(\mathrm{V}_{\mathrm{H} 1}\) & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { P121, P122, P123, P124 } \\
& \text { (Port or EXCLK Note 1 })
\end{aligned}
\]} & 0.8 VDD & & VdD & V \\
\hline & \(\mathrm{V}_{\mathrm{H} 2}\) & \multicolumn{2}{|l|}{RESET} & 0.65Vdd & & VdD & V \\
\hline & \(\mathrm{V}_{\mathbf{\prime}}{ }^{\text {a }}\) & \multicolumn{2}{|l|}{P137} & 0.8 VDD & & VDD & V \\
\hline \multirow[t]{3}{*}{Input voltage, low} & VIL1 & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { P121, P122, P123, P124 } \\
& \text { (Port or EXCLK }{ }^{\text {Note } 1} \text { ) }
\end{aligned}
\]} & 0 & & 0.2 VDD & V \\
\hline & VIL2 & \multicolumn{2}{|l|}{RESET} & 0 & & 0.35 VDD & V \\
\hline & VIL3 & \multicolumn{2}{|l|}{P137} & 0 & & 0.5 VDD & V \\
\hline \multirow[t]{2}{*}{Input hysteresis width Note 2} & VIHYS1 & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { P121, P122, P123, P124 } \\
& \text { (Port or EXCLK }{ }^{\text {Note } 1} \text { ) }
\end{aligned}
\]} & 0.1 & 0.7 & & V \\
\hline & VIHYS2 & \multicolumn{2}{|l|}{RESET} & 0.15 & 0.59 & 0.84 & V \\
\hline \multirow[t]{5}{*}{Input leakage current, high} & \multirow[t]{3}{*}{ILIH1} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { P121, P122, P123, P124 } \\
& V_{I}=V_{D D}
\end{aligned}
\]} & Port & & & 1 & \(\mu \mathrm{A}\) \\
\hline & & & EXCLK \({ }^{\text {Note } 1}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline & & & OSC & & & 10 & \(\mu \mathrm{A}\) \\
\hline & ILIH2 & \multicolumn{2}{|l|}{\(\overline{\text { RESET, }} \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}\)} & & & 1 & \(\mu \mathrm{A}\) \\
\hline & ІІІн3 & \multicolumn{2}{|l|}{P137, \(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}\)} & & & 1 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{5}{*}{Input leakage current, low} & \multirow[t]{3}{*}{ILIL1} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { P121, P122, P123, P124 } \\
& V_{\mathrm{I}}=\mathrm{V}_{\mathrm{ss}}
\end{aligned}
\]} & Port & & & -1 & \(\mu \mathrm{A}\) \\
\hline & & & EXCLK \({ }^{\text {Note } 1}\) & & & -1 & \(\mu \mathrm{A}\) \\
\hline & & & OSC & & & -10 & \(\mu \mathrm{A}\) \\
\hline & ILIL2 & \multicolumn{2}{|l|}{RESET, \(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{ss}}\)} & & & -1 & \(\mu \mathrm{A}\) \\
\hline & ILLL3 & \multicolumn{2}{|l|}{P137, \(\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {ss }}\)} & & & -1 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Notes 1. P122(EXCLK) only.
2. This specification is guaranteed by design. It is not tested when shipment.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbols & \multicolumn{2}{|l|}{Conditions} & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{3}{*}{Input voltage, high} & \(\mathrm{V}_{\mathrm{H} 1}\) & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { P121,P122,P123,P124 } \\
& \text { (Port or EXCLK }{ }^{\text {Note } 1} \text { ) }
\end{aligned}
\]} & 0.8 VDD & & VdD & V \\
\hline & \(\mathrm{V}_{\mathrm{H} 2}\) & \multicolumn{2}{|l|}{RESET} & 0.7VdD & & VdD & V \\
\hline & \(\mathrm{V}_{1+3}\) & \multicolumn{2}{|l|}{P137} & 0.8 VDD & & VdD & V \\
\hline \multirow[t]{3}{*}{Input voltage, low} & VIL1 & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { P121, P122, P123, P124 } \\
& \text { (Port or EXCLK }{ }^{\text {Note } 1} \text { ) }
\end{aligned}
\]} & 0 & & 0.2VdD & V \\
\hline & VIL2 & \multicolumn{2}{|l|}{RESET} & 0 & & 0.3VDD & V \\
\hline & VIL3 & \multicolumn{2}{|l|}{P137} & 0 & & 0.4 VDD & V \\
\hline \multirow[t]{2}{*}{Input hysteresis width Note 2} & VIHYS1 & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { P121, P122, P123, P124 } \\
& \text { (Port or EXCLK }{ }^{\text {Note } 1} \text { ) }
\end{aligned}
\]} & 0.08 & & & V \\
\hline & VIHYS2 & \multicolumn{2}{|l|}{RESET} & 0.08 & & 0.53 & V \\
\hline \multirow[t]{5}{*}{Input leakage current, high} & \multirow[t]{3}{*}{ILIH1} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { P121, P122, P123, P124 } \\
& V_{I}=V_{D D}
\end{aligned}
\]} & Port & & & 1 & \(\mu \mathrm{A}\) \\
\hline & & & EXCLK \({ }^{\text {Note } 1}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline & & & OSC & & & 10 & \(\mu \mathrm{A}\) \\
\hline & ILIH2 & \multicolumn{2}{|l|}{\(\overline{\mathrm{RESET}}, \mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}\)} & & & 1 & \(\mu \mathrm{A}\) \\
\hline & ІІІн3 & \multicolumn{2}{|l|}{P137, \(\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}\)} & & & 1 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{5}{*}{Input leakage current, low} & \multirow[t]{3}{*}{ILLL1} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { P121, P122, P123, P124 } \\
& V_{\mathrm{I}}=\mathrm{V}_{\mathrm{ss}}
\end{aligned}
\]} & Port & & & -1 & \(\mu \mathrm{A}\) \\
\hline & & & EXCLK \({ }^{\text {Note } 1}\) & & & -1 & \(\mu \mathrm{A}\) \\
\hline & & & OSC & & & -10 & \(\mu \mathrm{A}\) \\
\hline & ILIL2 & \multicolumn{2}{|l|}{RESET, \(\mathrm{V}_{1}=\mathrm{V}_{\mathrm{ss}}\)} & & & -1 & \(\mu \mathrm{A}\) \\
\hline & ILlı3 & \multicolumn{2}{|l|}{P137, \(\mathrm{V}_{1}=\mathrm{V}_{\text {ss }}\)} & & & -1 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Notes 1. P122(EXCLK) only.
2. This specification is guaranteed by design. It is not tested when shipment.

\subsection*{34.5 AC characteristics}

\subsection*{34.5.1 Basic operation}
\(\mathrm{TA}=-40\) to \(+105^{\circ} \mathrm{C}\),
<R>



Notes 1. Value is in case of \(\mathrm{f}_{\mathrm{CLK}}\) is 24.0 MHz . It is also allowed to exceed frequency up to \(+3 \%\).
2. \(f_{\text {MCK }}\) shows the frequency value of operation clock for TAU. Usually, \(f_{\text {MCK }}\) is defined by MHz but this specification is defined by ns . It is not defined by \(\mu \mathrm{s}\), so please be careful.
3. Pulses longer than this value will pass the input filter.
4. Pulses shorter than this value do not pass the input filters.
5. If the value of " \(1 / \mathrm{f}\) CLK +10 [ns]" is less than tWRJ, please use \(\mathrm{t}_{\text {WRJ }}\) value instead of " \(1 / \mathrm{f}_{\mathrm{CLK}}+10[\mathrm{~ns}]\) ".

\section*{Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.}

Figure 34-1. AC Timing Test Points


Figure 34-2. External Main System Clock Timing


Figure 34-3. TI Timing


Figure 34-4. Interrupt Request Input Timing


Figure 34-5. RESET Input Timing


\subsection*{34.5.2 Stepper motor controller/driver}
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}\),
<R>
\(2.7 \mathrm{~V} \leq=\mathrm{SMV}_{\mathrm{DD} 0}=\mathrm{SMV}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{SMV}_{\mathrm{SS} 0}=\mathrm{SMV}_{\mathrm{SS} 1}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Items & Symbols & \multicolumn{2}{|r|}{Conditions} & MIN. & TYP. & MAX. & Unit \\
\hline Meter Controller/Driver input frequency & \(\mathrm{fmC}^{\text {Note }} 1\) & & & & & 24 & MHz \\
\hline PWM output rise time & tR & \(10 \%-90 \%{ }^{\text {Note } 2}\) & \(4.0 \mathrm{~V} \leq \mathrm{SMV}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}\) & 15 & 60 & 100 & ns \\
\hline & & & \(2.7 \mathrm{~V} \leq \mathrm{SMV}_{\mathrm{DD}} \leq 4.0 \mathrm{~V}\) & 20 & & 500 & ns \\
\hline PWM output fall time & tF & \(10 \%-90 \%^{\text {Note } 2}\) & \(4.0 \mathrm{~V} \leq \mathrm{SMV}_{\mathrm{DD}} 5.5 \mathrm{~V}\) & 15 & 60 & 100 & ns \\
\hline & & & \(2.7 \mathrm{~V} \leq \mathrm{SMV}_{\mathrm{DD}} \leq 4.0 \mathrm{~V}\) & 20 & & 500 & ns \\
\hline Peak Cross Current \({ }^{\text {Note } 3}\) & Icross & & & & & 50 & ns \\
\hline Output Pulse Width \({ }^{\text {Note } 4}\) & tmo & \(4.0 \mathrm{~V} \leq \mathrm{SMV} \mathrm{DD} \leq 5\). & 5 V & 250 & & & ns \\
\hline & & \(2.7 \mathrm{~V} \leq \mathrm{SMV} \mathrm{DD} \leq 5\). & 5 V & 5000 & & & ns \\
\hline Output Pulse & tsmdev & \(4.0 \mathrm{~V} \leq \mathrm{SMV} \mathrm{DD} \leq 5.5\) & 5 V & -65 & -12 & +10 & ns \\
\hline Length Deviation \({ }^{\text {Note } 5}\) & & \(2.7 \mathrm{~V} \leq \mathrm{SMVDD} \leq 5\). & & -100 & & +400 & ns \\
\hline Symmetry performance \({ }^{\text {Note } 6}\) & \(\Delta H S P m n\) & \[
\begin{aligned}
& \text { IOH }=-32 \mathrm{~mA} \\
& \Delta \mathrm{HSPmn}= \\
& \text { | VOH[(SMmn)max - } \\
& \text { (SMmn)min] | } \\
& \hline
\end{aligned}
\] & \(2.7 \mathrm{~V} \leq \mathrm{SMV}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}\) & & & 50 & mV \\
\hline & \(\Delta \mathrm{HSPmn}\) & \[
\mathrm{IOL}=32 \mathrm{~mA}
\]
\[
\Delta H S P m n=
\] & \(4.0 \mathrm{~V} \leq \mathrm{SMV}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}\) & & & 50 & mV \\
\hline & & | VOL[(SMmn)max (SMmn)min] | & \(2.7 \mathrm{~V} \leq \mathrm{SMV}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}\) & & & 100 & mV \\
\hline
\end{tabular}

Notes 1. Source clock of the free-running counter.
2. \(t_{R}, t_{F}\) is not tested in production, specified by design.
3. The slew rate control generates a cross current in the output stage to control the energy of the external inductive load. The cross current flows only during the output transition time \(\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}\). It flows in addtion to the output current. The cross current is not tested,but derived from simulation.
4. The output buffer can not generate high or low pulses shorter than this time, because of its slew rate control system. This value is not tested, but derived from simulation.
5. The slew rate control function causes a deviation of output pulse time compared to the ideal selected output pulse setting. This value is not tested,but derived from simulation.
6. Indicates the dispersion of 16 PWM output voltages. ( 4 buffers' output voltage differences in the state of \(\mathrm{I}_{\mathrm{OH}}\left(\mathrm{I}_{\mathrm{OL}}\right)\) at the same time.) Not tested in production, specified by design.

Remark \(m=1\) to \(4, n=1\) to 4

\subsection*{34.5.3 Sound generator}
\[
\mathrm{T}_{\mathrm{A}}=-40 \text { to }+105^{\circ} \mathrm{C},
\]
\(2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD} 0}=E \mathrm{~V}_{\mathrm{DD} 1} \leq \mathrm{SMV}_{\mathrm{DD} 0}=\mathrm{SMV}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=E \mathrm{~V}_{\mathrm{SS} 0}=\mathrm{EV}_{\mathrm{SS} 1}=\mathrm{SMV}_{\mathrm{SS} 0}=\mathrm{SMV}_{\mathrm{SS} 1}=0 \mathrm{~V}\)


Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

\section*{Sound Generator Output Timing}


\subsection*{34.5.4 Serial interface: CSI operation}
<R> <Master mode>
TA \(=-40\) to \(+105^{\circ} \mathrm{C}\)

\begin{tabular}{|c|c|c|c|c|c|}
\hline Items & Symbols & Conditions & Min. & Max. & Unit \\
\hline \multirow[t]{2}{*}{SCK cycle time} & \multirow[t]{2}{*}{tксү1} & \(4.0 \leq \mathrm{VDD}^{\text {d }}\) & \multirow[t]{2}{*}{\[
\text { tkcy } \geq 4 / \mathrm{fcLk}{ }^{\text {Note }}
\]} & & ns \\
\hline & & \(V_{D D}<4.0 \mathrm{~V}\) & & & ns \\
\hline \multirow[t]{2}{*}{SCK high/low level width} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { tkH1 } \\
& \text { tkL1 }
\end{aligned}
\]} & \(4.0 \leq V_{\text {dD }}\) & tксү1/2-12 & & ns \\
\hline & & \(V_{D D}<4.0 \mathrm{~V}\) & tkcy \(1 / 2-18\) & & ns \\
\hline \multirow[t]{2}{*}{SI set up time} & \multirow[t]{2}{*}{tsık1} & \(4.0 \leq V_{D D}\) & 44 & & ns \\
\hline & & VDD<4.0 V & 55 & & Ns \\
\hline SI hold time & tks11 & & 19 & & ns \\
\hline SO output delay time & tkso1 & \(\mathrm{C}=30 \mathrm{pF}\) & & 25 & ns \\
\hline
\end{tabular}

Note When CSI transfer is operated by DMA, it is necessary to concider DMA response time to decide cycle time.

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.
```

<R> <Slave mode>

```
\[
\mathrm{TA}_{\mathrm{A}}=-40 \text { to }+105^{\circ} \mathrm{C}
\]
\(2.7 \mathrm{~V} \leq E V_{\mathrm{DD} 0}=E V_{\mathrm{DD} 1} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}\), V ss \(=\mathrm{EV}\) sso \(=E \mathrm{~V}\) ss \(1=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Items & Symbols & \multicolumn{2}{|r|}{Conditions} & Min. & Max. & Unit \\
\hline \multirow[t]{4}{*}{SCK cycle time} & \multirow[t]{4}{*}{tkcy2} & \multirow[t]{2}{*}{\(4.0 \leq E V_{\text {do }}\)} & \(20 \mathrm{MHz}<\) fмск & 8/fмск & & ns \\
\hline & & & fмск \(\leq 20 \mathrm{MHz}\) & 6/fmск & & ns \\
\hline & & \multirow[t]{2}{*}{EVDD<4.0 V} & \(16 \mathrm{MHz}<\) fмск & 8/fмск & & ns \\
\hline & & & \(\mathrm{fmCk}^{\text {¢ }} 16 \mathrm{MHz}\) & 6/fмск & & ns \\
\hline SCK high/low level width & \begin{tabular}{l}
tkH2 \\
tkL2
\end{tabular} & & & tксү2/2 & & ns \\
\hline SI set up time & tsik2 & \(2.7 \leq E V_{\text {do }}\) & & 1/fмск+40 & & ns \\
\hline SI hold time & tks 12 & & & 1/fмск+62 & & ns \\
\hline \multirow[t]{2}{*}{SO output delay time} & \multirow[t]{2}{*}{tkso2} & \multirow[t]{2}{*}{\(\mathrm{C}=30 \mathrm{pF}\)} & \(4.0 \leq E V\) do & & 2/fмск+44 & ns \\
\hline & & & EVDD<4.0 V & & 2/fıск+57 & ns \\
\hline
\end{tabular}

Note When CSI transfer is operated by DMA, it is necessary to concider DMA response time to decide cycle time.

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

Figure 34-6. CSI mode connection diagram


Figure 34-7. CSI mode serial transfer timing (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn =1.)


Figure 34-8. CSI mode serial transfer timing (When DAPmn \(=0\) and CKPmn \(=1\), or DAPmn \(=1\) and CKPmn \(=0\).)

34.5.5 Serial interface: UART operation (128-pin only)

TA \(=-40\) to \(+105^{\circ} \mathrm{C}\)
\(2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}=\mathrm{EVDD} 1 \leq \mathrm{VdD}=\leq 5.5 \mathrm{~V}\), \(\mathrm{Vss}=\mathrm{EV}\) sso \(=E V \mathrm{ss} 1=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Item & Symbol & Conditions & Min. & Max. & Unit \\
\hline \multirow[t]{2}{*}{Transfer rate} & \multirow[t]{2}{*}{T} & & & \(\mathrm{f}_{\mathrm{MCK} / 12}{ }^{\text {Note }}\) & bps \\
\hline & & Theoretical value of the maximum transfer rate \(\mathrm{f}_{\mathrm{CLK}}=24 \mathrm{MHz}, \mathrm{f}_{\mathrm{MCK}}=\mathrm{f}_{\mathrm{CLK}}\) & & 2 & Mbps \\
\hline
\end{tabular}

Note When CSI transfer is operated by DMA, it is necessary to concider DMA response time to decide cycle time.

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

Figure 34-9 UART connection diagram


Figure 34-10. UART mode bit width (reference)


\subsection*{34.5.6 Serial interface: simplified \(I^{2} C\) operation}
\[
\mathrm{TA}_{\mathrm{A}}=-40 \text { to }+105^{\circ} \mathrm{C}
\]
<R>
\(2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD} 0}=E V_{\mathrm{dD} 1} \leq \mathrm{V}_{\mathrm{dD}}=\leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EV}\) sso \(=\mathrm{EVss} 1=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Items & Symbols & Conditions & Min. & Max. & Unit \\
\hline SCL clock frequency & fscl & \(\mathrm{Rb}=3 \mathrm{k} \Omega, \mathrm{Cb}=100 \mathrm{pF}\) & & 400 & kHz \\
\hline Hold time during SCL = "L" & tıow & \(\mathrm{Rb}=3 \mathrm{k} \Omega, \mathrm{Cb}=100 \mathrm{pF}\) & 1150 & & ns \\
\hline Hold time during SCL = "H" & thigh & \(\mathrm{Rb}=3 \mathrm{k} \Omega, \mathrm{Cb}=100 \mathrm{pF}\) & 1150 & & ns \\
\hline Data set up time (reception) & tsu;DAt & \(\mathrm{Rb}=3 \mathrm{k} \Omega, \mathrm{Cb}=100 \mathrm{pF}\) & 1/fмск+270 & & ns \\
\hline Data hold time (transmission) & thd;DAT & \(\mathrm{Rb}=3 \mathrm{k} \Omega, \mathrm{Cb}=100 \mathrm{pF}\) & 0 & 355 & ns \\
\hline
\end{tabular}

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

Figure 34-11 simplified \(1 I^{2} C\) connection diagram


Figure 34-12. Simplified \(\mathrm{I}^{2} \mathrm{C}\) mode serial transfer timing


\subsection*{34.5.7 Serial interface: LIN-UART(UARTF) operation}
\[
\mathrm{TA}=-40 \text { to }+105^{\circ} \mathrm{C}
\]
\(2.7 \mathrm{~V} \leq E V_{d D 0}=E V_{d D 1} \leq V_{d D} \leq 5.5 \mathrm{~V}\), \(\mathrm{Vss}=E V s s 0=E V s s 1=0 \mathrm{~V}\)
\begin{tabular}{|l|c|c|c|c|c|}
\hline Items & Symbols & Conditions & Min. & Max. & Unit \\
\hline Transfer rate & T & & & 1.0 & Mbps \\
\hline
\end{tabular}
<R>
Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.
34.5.8 Serial interface: CAN operation
\[
\mathrm{T}_{\mathrm{A}}=-40 \text { to }+105^{\circ} \mathrm{C},
\]

\begin{tabular}{|l|c|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Items } & Symbols & Conditions & Min. & Max. & Unit \\
\hline Transfer rate & T & & & 1.0 & Mbps \\
\hline Internal delay time & \(\mathrm{t}_{\text {NODE }}\) & & & 100 & ns \\
\hline \begin{tabular}{l} 
CRxD minimum pulse width \\
for wake up
\end{tabular} & \(\mathrm{t}_{\mathrm{CR} \times \mathrm{w}}\) & \begin{tabular}{l} 
Necessary \\
width to detect \\
wakeup signal
\end{tabular} & 200 & & ns \\
\hline
\end{tabular}

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

Figure 34-11. Internal delay time of CAN


Internal delay time (tnode) = Internal Transfer Delay (toutput) + Internal Receive Delay (tinput)

Note CAN Internal clock (fCAN): CAN baud rate clock


Image figure of internal delay
34.6 LCD Bus Interface characteristics (128-pin products only)
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD0}=\mathrm{EV} \mathrm{DD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=E V_{s s 0}=E \mathrm{EVs} 1=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Items & Symbols & Conditions & MIN. & MAX. & Unit \\
\hline Transfer frequency & F & & & 8 & MHz \\
\hline CycleTime & tcyc & & LBCYC \(\times\) T & & ns \\
\hline Control low pulse width & tcL & & (LBWST + 1) T-1 & & ns \\
\hline Enable active pulse width & telh & & (LBWST + 1) T-5 & & ns \\
\hline Control setup time & trws & & \(0.5 \mathrm{~T}_{\mathrm{S}}-8\) & & ns \\
\hline Control hold time & trwh & & 0.5T-3 & & ns \\
\hline Data output setup time & toos & & \(0.5 \mathrm{~T}_{\text {S }}-6\) & \(0.5 \mathrm{~T}_{\mathrm{S}}+17\) & ns \\
\hline Data output hold time & tooh & & \{LBCYC - (LBWST + 1.5) \} T - 27 & & ns \\
\hline Data input setup time & tols & & 50 & & ns \\
\hline Data input hold time & toin & & 0 & & ns \\
\hline Output disable time & tod & & 0.5T-14 & & ns \\
\hline
\end{tabular}

Remarks 1. \(\mathrm{T}=\left(1 / \mathrm{f}_{\text {cLK }}\right) \times \mathrm{n}\) ( n : LCD Bus Interface clock n divider setting \()\)
2. \(T_{S}=\left(1 / f_{C L K}\right) \times N(N: L C D\) Bus Interface no clock divider \(N=1\), \(n\) divider \(N=n-1)\)
3. \(F=1 / t_{C Y C}\)
4. When \(E V_{D D x}=S M V_{D D} x \leq V_{D D}, L C D\) controller/driver related registers must be initial value ( \(L C D O N=0\), \(S C O C=0\), MDSET1 \(-0=00, L C D P F X=0\) ).
5. The above table shows the timing of LCD bus interface with Schmitt1 input characteristic.

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

Figure 34-14. LCD Bus Interface AC timing (1/2)

(b) mode68 turnaround timing


Figure 34-14. LCD Bus Interface AC timing (2/2)
(c) LCDB mod80 mode timing

(d) Mode80 turnaround timing


\subsection*{34.6 LCD characteristics}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & Items & Symbols & Conditions & MIN. & TYP. & MAX. & Unit \\
\hline & LCD division resistance \({ }^{\text {Note } 1}\) & RLCD & & & & 3 & \(\mathrm{k} \Omega\) \\
\hline & LCD Segment output voltage (unloaded) & Vods & \(\mathrm{lo}= \pm 1 \mu \mathrm{~A}\) & VLCDn-0.05 & VLCDn Note 2 & VLCDn +0.05 & V \\
\hline & LCD Common output voltage (unloaded) & Vodc & \(\mathrm{lo}= \pm 1 \mu \mathrm{~A}\) & VLCDn-0.05 & VlcDn & VLCDn+0.05 & V \\
\hline <R> & \multirow[t]{4}{*}{LCD Segment Output Voltage (loaded)} & Vodslo & lo \(= \pm 10 \mu \mathrm{~A}\), all segment pins at same time & Vlcdo-0.6 & Vlcdo & VLCDO +0.6 & V \\
\hline <R> & & VodsL1 & lo \(= \pm 10 \mu \mathrm{~A}\), all segment pins at same time & Vlcdi-0.6 & VlcD1 & VLCD1 +0.6 & V \\
\hline <R> & & Vodst2 & lo \(= \pm 10 \mu \mathrm{~A}\), all segment pins at same time & VLCD2-0.6 & VLCD2 & VLCD2+0.6 & V \\
\hline \multirow[t]{11}{*}{<R>} & & Vodsl3 & lo \(= \pm 10 \mu \mathrm{~A}\), all segment pins at same time & VLCD3-0.6 & VLCD3 & VLCD3 +0.6 & V \\
\hline & \multirow[t]{4}{*}{LCD Common Output Voltage (loaded)} & Vodclo & \(\mathrm{lo}= \pm 40 \mu \mathrm{~A}\), single pin & Vlcdo-0.2 & Vlcdo & VLCDO +0.2 & V \\
\hline & & Vodcl1 & \(\mathrm{lo}= \pm 40 \mu \mathrm{~A}\), single pin & Vlcdi-0.2 & VLCD1 & VLCD1 +0.2 & V \\
\hline & & Vodcl2 & \(\mathrm{lo}= \pm 40 \mu \mathrm{~A}\), single pin & Vlcd2-0.2 & VLCD2 & VLCD2+0.2 & V \\
\hline & & Vodcl3 & \(\mathrm{lo}= \pm 40 \mu \mathrm{~A}\), single pin & VLCd3-0.2 & VLCD3 & VLCD3 +0.2 & V \\
\hline & \multirow[t]{4}{*}{LCD split voltage drive capability \({ }^{\text {Note } 1}\)} & Vlco & \(\mathrm{lo}= \pm 530 \mu \mathrm{~A}\) & Vlcdo-0.1 & Vlcdo & VLCDO +0.1 & V \\
\hline & & VLC1 & \(\mathrm{lo}= \pm 530 \mu \mathrm{~A}\) & VLCD1-0.1 & VLCD1 & VLCD1 +0.1 & V \\
\hline & & VLC2 & \(\mathrm{lo}= \pm 530 \mu \mathrm{~A}\) & VLCD2-0.1 & VLCD2 & VLCD2+0.1 & V \\
\hline & & VLC3 & \(\mathrm{lo}= \pm 530 \mu \mathrm{~A}\) & VLCD3-0.1 & VLCD3 & VLCD3 +0.1 & V \\
\hline & LCD output resistance
\[
(\mathrm{COM})^{\text {Note } 3}
\] & Rodc & & & & 8 & \(\mathrm{k} \Omega\) \\
\hline & LCD output resistance (SEG) Note 3 & Rods & & & & 8 & \(\mathrm{k} \Omega\) \\
\hline
\end{tabular}

Notes 1. Only internal connection. The vaule is design specification.
2. \(V_{\text {LCDn }}(\mathrm{n}=0 . .3\) ) represents one of the four possible voltage levels at the LCD pins. See table below for reference.
\begin{tabular}{|c|c|c|}
\hline\(V_{L C D n}\) & no step-down transforming & step-down transforming \\
\hline\(V_{L C D 0}\) & \(V_{D D}\) & \(3 / 5 V_{D D}\) \\
\hline\(V_{L C D 1}\) & \(2 / 3 V_{D D}\) & \(2 / 5 V_{D D}\) \\
\hline\(V_{L C D 2}\) & \(1 / 3 V_{D D}\) & \(1 / 5 V_{D D}\) \\
\hline\(V_{L C D 3}\) & \(V_{S S}\) & \(V_{S S}\) \\
\hline
\end{tabular}
3. RODC is internal equivalent weight resistance from COM pin + COM IOBUF resistance. RODS is internal equivalent weight resistance from SEG pin +SEG IOBUF resistance.
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD} 0}=E V_{D D 1}=\mathrm{SMV} \mathrm{DDD}=\mathrm{SMV}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{EV}_{\mathrm{SS} 0}=\mathrm{EV}_{\mathrm{SS} 1}=\mathrm{SMV}_{\mathrm{SS} 0}=\mathrm{SMV}_{\mathrm{SS} 1}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Items & Symbols & Conditions & MIN. & TYP. & MAX. & Unit \\
\hline LCD division resistance \({ }^{\text {Note } 1}\) & RLCD & & & & 3 & \(\mathrm{k} \Omega\) \\
\hline LCD Segment output voltage (unloaded) & Vods & \(\mathrm{lo}= \pm 1 \mu \mathrm{~A}\) & VLCDn-0.05 & VLCDn Note 2 & VLCDn +0.05 & V \\
\hline LCD Common output voltage (unloaded) & Vodc & \(\mathrm{lo}= \pm 1 \mu \mathrm{~A}\) & VLCDn-0.05 & VlcDn & VıCDn+0.05 & V \\
\hline \multirow[t]{4}{*}{LCD Segment Output Voltage (loaded)} & Vodslo & lo \(= \pm 5 \mu \mathrm{~A}\), all segment pins at same time & Vlcdo-0.6 & Vlcdo & Vlcdo +0.6 & V \\
\hline & Vodsl1 & lo \(= \pm 5 \mu \mathrm{~A}\), all segment pins at same time & Vlcdi-0.6 & V LCD1 & VLCD1+0.6 & V \\
\hline & Vodsl2 & lo \(= \pm 5 \mu \mathrm{~A}\), all segment pins at same time & V \({ }^{\text {ccda-0.6 }}\) & VlcD2 & VLCD2+0.6 & V \\
\hline & Vodsl3 & lo \(= \pm 5 \mu \mathrm{~A}\), all segment pins at same time & Vıcds-0.6 & Vlcd3 & VLCD3+0.6 & V \\
\hline \multirow[t]{4}{*}{LCD Common Output Voltage (loaded)} & Vodclo & \(\mathrm{lo}= \pm 25 \mu \mathrm{~A}\), single pin & Vlcdo-0.2 & VLCDo & VLCD0 +0.2 & V \\
\hline & Vodcl1 & \(\mathrm{lo}= \pm 25 \mu \mathrm{~A}\), single pin & VLCD1-0.2 & VLCD1 & VLCD1+0.2 & V \\
\hline & Vodcl2 & \(\mathrm{lo}= \pm 25 \mu \mathrm{~A}\), single pin & Vlcd2-0.2 & VLCD2 & VLCD2+0.2 & V \\
\hline & Vodcl3 & \(\mathrm{lo}= \pm 25 \mu \mathrm{~A}\), single pin & VLCD3-0.2 & VLCD3 & VLCD3+0.2 & V \\
\hline \multirow[t]{4}{*}{LCD split voltage drive capability} & VLCo & \(\mathrm{lo}= \pm 530 \mu \mathrm{~A}\) & Vlcdo-0.1 & Vlcdo & VLCDO+0.1 & V \\
\hline & VLC1 & \(\mathrm{lo}= \pm 530 \mu \mathrm{~A}\) & VLCD1-0.1 & VLCD1 & \(\mathrm{V}_{\text {LCD1 }}+0.1\) & V \\
\hline & VLC2 & \(\mathrm{lo}= \pm 530 \mu \mathrm{~A}\) & VLCD2-0.1 & VLCD2 & VLCD2+0.1 & V \\
\hline & VLC3 & \(\mathrm{lo}= \pm 530 \mu \mathrm{~A}\) & VLCD3-0.1 & Vlcd3 & VLCD3+0.1 & V \\
\hline LCD output resistance (COM) \({ }^{\text {Note } 3}\) & Rodc & & & & 10 & \(\mathrm{k} \Omega\) \\
\hline LCD output resistance (SEG) Note 3 & Rods & & & & 10 & \(\mathrm{k} \Omega\) \\
\hline
\end{tabular}

Notes 1. VLCDn ( \(\mathrm{n}=0 . .3\) ) represents one of the four possible voltage levels at the LCD pins. See table below for reference.
\begin{tabular}{|c|c|}
\hline\(V_{L C D n}\) & no step-down transforming \\
\hline\(V_{L C D 0}\) & \(V_{D D}\) \\
\hline\(V_{L C D 1}\) & \(2 / 3 V_{D D}\) \\
\hline\(V_{L C D 2}\) & \(1 / 3 V_{D D}\) \\
\hline\(V_{L C D 3}\) & \(V_{S S}\) \\
\hline
\end{tabular}
2. Only internal connection. The vaule is design specification.
3. RODC is internal equivalent weight resistance from COM pin + COM IOBUF resistance.

RODS is internal equivalent weight resistance from SEG pin +SEG IOBUF resistance.

\subsection*{34.7 Analog characteristics}
34.7.1 A/D converter characteristics
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{V} D \leq 5.5 \mathrm{~V}\), V Ss \(=0 \mathrm{~V}\)
Reference voltage (+) \(=\mathrm{A} \mathrm{V}_{\text {REFP, }}\) Reference voltage \((-)=\mathrm{A} \mathrm{V}_{\text {REFM }}\)


Notes 1. Excludes quantization error ( \(\pm 1 / 2\) LSB).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. Minimum Vdd- 0.5 V is allowed for AV refp to keep characteristic values

Remark When reference voltage \((+)\) is not \(A V_{\text {REFP }}\) pin or reference voltage (-) is not \(A V_{\text {REFM }}\) pin, the accuracy will become worse.
Renesas recommends to use \(A / D\) converter with \(A V_{\text {REFP }}\) and \(A V_{\text {REFM }}\) though other reference can be functionally selected.
34.7.2 ZPD characteristics
\[
\mathrm{T}_{\mathrm{A}}=-40 \text { to }+105^{\circ} \mathrm{C},
\]
<R>
\(2.7 \mathrm{~V} \leq \mathrm{EVDDD}=\mathrm{EVDD1}=\mathrm{SMVDD0}=\mathrm{SMVDD1}=\mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVss0}=\mathrm{EV} \mathrm{SS} 1=\mathrm{SMVss} 0=\mathrm{SMVSS} 1=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Items & Symbols & \multicolumn{2}{|r|}{Conditions} & MIN. & TYP. & MAX. & Unit \\
\hline \multirow[t]{7}{*}{Threshhold voltage} & \multirow[t]{7}{*}{Vzpd} & \multicolumn{2}{|l|}{0 Point detection voltage set \(=000\)} & \multicolumn{3}{|r|}{6/200*SMVDD \(\pm 40 \mathrm{mv}\)} & V \\
\hline & & \multicolumn{2}{|l|}{0 Point detection voltage set \(=001\)} & \multicolumn{3}{|l|}{10/200*SMVdd 40 mv} & V \\
\hline & & \multicolumn{2}{|l|}{0 Point detection voltage set \(=010\)} & \multicolumn{3}{|l|}{14/200*SMVDD \(\pm 40 \mathrm{mv}\)} & V \\
\hline & & \multicolumn{2}{|l|}{0 Point detection voltage set \(=011\)} & \multicolumn{3}{|l|}{18/200*SMVdd 40 mv} & V \\
\hline & & \multicolumn{2}{|l|}{0 Point detection voltage set \(=100\)} & \multicolumn{3}{|l|}{22/200*SMVDD \(\pm 40 \mathrm{mv}\)} & V \\
\hline & & \multicolumn{2}{|l|}{0 Point detection voltage set \(=101\)} & \multicolumn{3}{|l|}{9/200*SMVDD \(\pm 40 \mathrm{mv}\)} & V \\
\hline & & \multicolumn{2}{|l|}{0 Point detection voltage set \(=110\)} & \multicolumn{3}{|l|}{11/200*SMVDD \(\pm 40 \mathrm{mv}\)} & V \\
\hline \multirow[t]{2}{*}{Detection delay} & \multirow[t]{2}{*}{Tzpdo} & \multirow[t]{2}{*}{\begin{tabular}{l}
100 mV \\
Step, 50 mV \\
Overdrive (refer to the below figure)
\end{tabular}} & \[
\begin{aligned}
& S M V D D=4.75 \mathrm{~V} \text { to } \\
& 5.25 \mathrm{~V}
\end{aligned}
\] & & & 100 & ns \\
\hline & & & \[
\begin{aligned}
& S M V D D=2.7 \mathrm{~V} \text { to } \\
& 5.5 \mathrm{~V}
\end{aligned}
\] & & & 100 & ns \\
\hline \begin{tabular}{l}
Operation \\
Stabilization wait time
\end{tabular} & Tzpdw & \multicolumn{2}{|l|}{Ref voltage Stabilization +ZPD comparator Stabilization} & & & \(1+5=6\) & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

Figure 34-15. ZPD timing


\subsection*{34.7.3 POR characteristics}
\begin{tabular}{|l|c|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Item } & Symbol & \multicolumn{5}{c|}{\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}\)} \\
\hline \multirow{2}{*}{ Detection voltage } & VPOR & & MIN. & TYP. & MAX. & Unit \\
\hline & \(\mathrm{V}_{\text {PDR }}\) & & 1.45 & 1.51 & 1.57 & V \\
\hline Detection delay & \(\mathrm{T}_{\text {PD }}\) & & 1.44 & 1.5 & 1.56 & V \\
\hline Minimum pulse width & \(\mathrm{T}_{\mathrm{PW}}\) & \begin{tabular}{l} 
Necessary width of internal \\
voltage drop down below \(\mathrm{V}_{\text {PDR }}\)
\end{tabular} & 300 & & 300 & \(\mu \mathrm{~s}\) \\
\hline
\end{tabular}

Caution LVD reset or external RESET must be used during power supply rising up to 2.7 V .

\subsection*{34.7.4 LVD characteristics}
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{PDR}} \leq E V_{D D 0}=E V_{D D 1} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=E \mathrm{~V}_{\mathrm{SS}} 0=E V_{S S 1}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Items & Symbols & \multicolumn{2}{|r|}{Conditions} & MIN. & TYP. & MAX. & Unit \\
\hline \multirow[t]{7}{*}{RESET and INTMODE} & VLVI5 & \multicolumn{2}{|l|}{VPOC0,1,2 \(=0,1,1\) Power down Reset Voltage: 2.7 V} & 2.70 & 2.75 & 2.81 & V \\
\hline & \multirow{2}{*}{VLVI4} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { LVISO, } 1=1,0 \\
& (+0.1 \mathrm{~V})
\end{aligned}
\]} & Power on Reset Release Voltage & 2.86 & 2.92 & 2.97 & V \\
\hline & & & Power down Interrupt Voltage & 2.80 & 2.86 & 2.91 & V \\
\hline & \multirow{2}{*}{VıVı3} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { LVIS0,1 }=0,1 \\
& (+0.2 \mathrm{~V})
\end{aligned}
\]} & Power on Reset Release Voltage & 2.96 & 3.02 & 3.08 & V \\
\hline & & & Power down Interrupt Voltage & 2.90 & 2.96 & 3.02 & V \\
\hline & \multirow[b]{2}{*}{Vıvio} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { LVIS0,1 }=0,0 \\
& (+1.2 \mathrm{~V})
\end{aligned}
\]} & Power on Reset Release Voltage & 3.98 & 4.06 & 4.14 & V \\
\hline & & & Power down Interrupt Voltage & 3.90 & 3.98 & 4.06 & V \\
\hline Detection Delay time & TLD & & & & & 200 & \(\mu \mathrm{s}\) \\
\hline Minimum pulse width & TLw & \begin{tabular}{l}
Necessary width of \\
\(V_{\text {LVIX }}(x=0,3\) to 5\()\)
\end{tabular} & VDD drop down below selected & 300 & & & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}


\subsection*{34.8 Data Retention Characteristics}


Note The value depends on the POR detection voltage. When the voltage drops, the data is retained until a POR reset is effected, but data is not retained when a POR reset is effected.

Figure 34-16. STOP Mode Data Retention timming


\subsection*{34.9 Capacitance Connected to REGC}
\(\mathrm{T}_{\mathrm{A}}=-40\) to \(+105^{\circ} \mathrm{C}\)
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline Items & Symbols & Conditions & MIN. & TYP. & MAX. & Unit \\
\hline Capacitance & CREG & & 0.47 & & 1.0 & \(\mu \mathrm{~F}\) \\
\hline
\end{tabular}

\subsection*{34.10 Flash programming characteristics}

\begin{tabular}{|l|c|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Items } & Symbols & \multicolumn{1}{|c|}{ Conditions } & MIN. & TYP. & MAX. & Unit \\
\hline VDD supply current & IDD & Programming current & & & 12.2 & mA \\
\hline \begin{tabular}{l} 
System Clcok \\
frequency
\end{tabular} & fcLK & \(2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}\) & 2 & & 24 & MHz \\
\hline \begin{tabular}{l} 
Number of \\
Code Flash \\
rewrites
\end{tabular} \\
\hline \begin{tabular}{l} 
Notes \(1,2,3\)
\end{tabular} \\
\begin{tabular}{l} 
Number of \\
Data Flash \\
rewrites
\end{tabular} \\
\hline
\end{tabular}

Notes 1. 1 erase +1 write after the erase is regarded as 1 rewrite.
The retaining years are until next rewrite after the rewrite.
2. When using flash memory programmer and Renesas Electronics self programming library
3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
4. The specified data retention time is given under the condition that the average temperature \((\mathrm{TA})\) is \(85^{\circ} \mathrm{C}\) or below.

Caution Different voltage between \(E V_{D D}\) and \(V_{D D}\) is allowed only when LCDM register is initial value.

\section*{CHAPTER 35 PACKAGE DRAWINGS}

\subsection*{35.1 48-pin products}

R5F10CGBxFB, R5F10CGCxFB, R5F10CGDxFB, R5F10DGCxFB, R5F10DGDxFB, R5F10DGExFB
\begin{tabular}{|c|c|c|c|}
\hline JEITA Package Code & RENESAS Code & Previous Code & MASS (TYP.) [g] \\
\hline P-LFQFP48-7x7-0.50 & PLQP0048KF-A & P48GA-50-8EU-1 & 0.16 \\
\hline
\end{tabular}

its true position at maximum material condition.

\subsection*{35.2 64-pin products}

R5F10CLDxFB, R5F10DLDxFB, R5F10DLExFB
\begin{tabular}{|c|c|c|c|}
\hline JEITA Package Code & RENESAS Code & Previous Code & MASS (TYP.) [g] \\
\hline P-LFQFP64-10×10-0.50 & PLQP0064KF-A & P64GB-50-UEU-2 & 0.35 \\
\hline
\end{tabular}
\begin{tabular}{cl} 
& \multicolumn{1}{c}{ (UNIT:mm) } \\
\hline ITEM & DIMENSIONS \\
\hline D & \(10.00 \pm 0.20\) \\
\hline E & \(10.00 \pm 0.20\) \\
\hline HD & \(12.00 \pm 0.20\) \\
\hline HE & \(12.00 \pm 0.20\) \\
\hline A & 1.60 MAX. \\
\hline A 1 & \(0.10 \pm 0.05\) \\
\hline A2 & \(1.40 \pm 0.05\) \\
\hline A3 & 0.25 \\
\hline b & \(0.22 \pm 0.05\) \\
\hline c & \(0.145_{-0}^{+0.055}\) \\
\hline L & 0.50 \\
\hline Lp & \(0.60 \pm 0.15\) \\
\hline L 1 & \(1.00 \pm 0.20\) \\
\hline\(\theta\) & \(3^{\circ}{ }_{-3^{\circ}}{ }^{\circ}\) \\
\hline e & 0.50 \\
\hline x & 0.08 \\
\hline y & 0.08 \\
\hline ZD & 1.25 \\
\hline ZE & 1.25 \\
\hline
\end{tabular}

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.
© 2012 Renesas Electronics Corporation. All rights reserved.

\subsection*{35.3 80-pin products}

R5F10CMDxFB, R5F10CMExFB, R5F10DMDxFB, R5F10DMExFB, R5F10DMFxFB, R5F10DMGxFB, R5F10DMJxFB
\begin{tabular}{|c|c|c|c|}
\hline JEITA Package Code & RENESAS Code & Previous Code & MASS (TYP.) [g] \\
\hline P-LFQFP80-12×12-0.50 & PLQP0080KE-A & P80GK-50-8EU-2 & 0.53 \\
\hline
\end{tabular}



(UNIT:mm)
\begin{tabular}{cl} 
& \multicolumn{1}{c}{ (UNIT:mm) } \\
\hline ITEM & DIMENSIONS \\
\hline D & \(12.00 \pm 0.20\) \\
\hline E & \(12.00 \pm 0.20\) \\
\hline HD & \(14.00 \pm 0.20\) \\
\hline HE & \(14.00 \pm 0.20\) \\
\hline A & 1.60 MAX. \\
\hline A1 & \(0.10 \pm 0.05\) \\
\hline A2 & \(1.40 \pm 0.05\) \\
\hline A3 & 0.25 \\
\hline b & \(0.22 \pm 0.05\) \\
\hline c & \(0.145_{-0}^{+0.055}\) \\
\hline L & 0.50 \\
\hline Lp & \(0.60 \pm 0.15\) \\
\hline L1 & \(1.00 \pm 0.20\) \\
\hline\(\theta\) & \(3^{\circ}{ }_{-3}{ }^{\circ}{ }^{\circ}\) \\
\hline e & 0.50 \\
\hline X & 0.08 \\
\hline y & 0.08 \\
\hline ZD & 1.25 \\
\hline ZE & 1.25 \\
\hline &
\end{tabular}

NOTE
Each lead centerline is located within 0.08 mm of its true position at maximum material condition.
© 2012 Renesas Electronics Corporation. All rights reserved.

\subsection*{35.4 100-pin products}

R5F10DPExFB, R5F10DPFxFB, R5F10DPGxFB, R5F10TPJxFB, R5F10DPJxFB, R5F10DPLxFB, R5F10DPKxFB
\begin{tabular}{|c|c|c|c|}
\hline JEITA Package Code & RENESAS Code & Previous Code & MASS (TYP.) [g] \\
\hline P-LFQFP100-14×14-0.50 & PLQP0100KE-A & P100GC-50-GBR-1 & 0.69 \\
\hline
\end{tabular}

© 2012 Renesas Electronics Corporation. All rights reserved.

\subsection*{35.5 128-pin products}

R5F10DSJxFB, R5F10DSKxFB, R5F10DSLxFB
\begin{tabular}{|c|c|c|c|}
\hline JEITA Package Code & RENESAS Code & Previous Code & MASS (TYP.) [g] \\
\hline P-LFQFP128-14×20-0.50 & PLQP0128KD-A & P128GF-50-GBP-1 & 0.92 \\
\hline
\end{tabular}

© 2012 Renesas Electronics Corporation. All rights reserved.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Necesssary WAIT} & \multirow[b]{2}{*}{Address} & \multicolumn{8}{|c|}{110 register(SFR) name} & \multicolumn{3}{|c|}{R/W} & \multicolumn{8}{|c|}{Bit R/W} \\
\hline READ(MIN.) & READ(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bit0 & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & & & & & \multicolumn{8}{|l|}{PIM3 (Port intput mode register 3)} & E & E & . & R & R & R & R & R & R & E & R \\
\hline & & & & & & & & & & & PIM3_1 & & & & & . & . & . & . & - & . & E & . \\
\hline \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{F0045} & \multicolumn{8}{|l|}{PIM5 (Port intput mode register 5)} & E & E & . & E & E & E & R & R & E & E & E \\
\hline & & & & & PIM5_7 & PIM5_6 & PIM5 5 & & & PIM5_2 & PIM5_1 & PIM5_0 & & & & E & E & E & . & . & E & E & E \\
\hline \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{F0046} & \multicolumn{8}{|l|}{PIM6 (Port intput mode register 6)} & E & E & . & R & R & R & R & E & R & E & R \\
\hline & & & & & & & & & PIM6_3 & & PIM6_1 & & & & & . & - & . & - & E & - & E & . \\
\hline \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{F0047} & \multicolumn{8}{|l|}{PIM7 (Port intput mode register 7)} & E & E & . & R & R & R & R & R & R & R & E \\
\hline & & & & & & & & & & & & PIM7_0 & & & & . & . & . & . & . & . & . & E \\
\hline \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{F004D} & \multicolumn{8}{|l|}{PIM13 (Port intput mode register 13)} & E & E & . & R & R & E & R & R & R & R & R \\
\hline & & & & & & & PIM13 5 & & & & & & & & & . & - & E & - & - & . & . & . \\
\hline \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{F0050} & \multicolumn{8}{|l|}{LCDPFo (LCD port function register 0)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & LCDPFO_7 & LCDPFO_6 & LCDPF0_5 & LCDPFO_4 & LCDPFO_3 & LCDPFO_2 & LCDPFO_1 & LCDPFO_0 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow[b]{2}{*}{\(\cdot\)} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{F0051} & \multicolumn{8}{|l|}{LCDPF1 (LCD port function register 1)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & LCDPF1_7 & LCDPF1_6 & LCDPF1_5 & LCDPF1_4 & LCDPF1_3 & LCDPF1_2 & LCDPF1_1 & LCDPF1_0 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow[b]{2}{*}{\(\cdot\)} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{F0053} & \multicolumn{8}{|l|}{LCDPF3 (LCD port function register 3)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & LCDPF3 7 & LCDPF3_6 & LCDPF3 5 & LCDPF3 4 & LCDPF3 3 & LCDPF3_2 & LCDPF3_1 & LCDPF3_0 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow{2}{*}{\(\cdot\)} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow[b]{2}{*}{F0055} & \multicolumn{8}{|l|}{LCDPF5 (LCD port function register 5)} & E & E & - & E & E & E & E & E & E & E & E \\
\hline & & & & & LCDPF5 7 & LCDPF5_6 & LCDPF5 5 & LCDPF5_4 & LCDPF5_3 & LCDPF5_2 & LCDPF5_1 & LCDPF5_0 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow{2}{*}{\(\cdot\)} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{F0057} & \multicolumn{8}{|l|}{LCDPF7 (LCD port function register 7)} & E & E & . & R & R & E & E & E & E & R & R \\
\hline & & & & & & & LCDPF7_5 & LCDPFT_4 & LCDPFT_3 & LCDPF7_2 & & & & & & - & - & E & E & E & E & - & - \\
\hline \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{.} & \multirow[b]{2}{*}{.} & \multirow[b]{2}{*}{F0058} & \multicolumn{8}{|l|}{LCDPF8 (LCD port function register 8)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & LCDPF8_7 & LCDPF8_6 & LCDPF8_5 & LCDPF8 4 & LCDPF8_3 & LCDPF8_2 & LCDPF8_1 & LCDPF8_0 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow{2}{*}{.} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow{2}{*}{-} & \multirow[b]{2}{*}{F0059} & \multicolumn{8}{|l|}{LCDPF9 (LCD port function register 9)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & LCDPF9_7 & LCDPF9_6 & LCDPF9_5 & LCDPF9 4 & LCDPF9_3 & LCDPF9_2 & LCDPF9_1 & LCDPF9_0 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow{2}{*}{.} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{.} & \multirow[b]{2}{*}{F005D} & \multicolumn{8}{|l|}{LCDPF13 (LCD port function register 13)} & E & E & . & R & E & R & R & R & R & R & R \\
\hline & & & & & & LCDPF13_6 & & & & & & & & & & - & E & - & - & - & . & - & . \\
\hline \multirow[b]{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{.} & \multirow{2}{*}{.} & \multirow[b]{2}{*}{F0060} & \multicolumn{8}{|l|}{TNFENO (Noise filter enable register for each channel of TAU unito)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & TNFENO 7 & TNFENO_6 & TNFENO 5 & TNFENO_4 & TNFENO_3 & TNFENO_2 & TNFENO_1 & TNFENO_0 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{\({ }^{-}\)} & \multirow[b]{2}{*}{F0061} & \multicolumn{8}{|l|}{TNFSMPO (Sampling clock select of noise filter for unito (2set))} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & TNFSMP013 & TNFSMP012 & TNFSMP011 & TNFSMP010 & TNFSMP003 & TNFSMP002 & TNFSMP001 & TNFSMP000 & & & & E & E & E & E & E & E & E & E \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Necessary WAIT} & \multirow[b]{2}{*}{Address} & \multicolumn{8}{|c|}{\(1 / 0\) register(SFR) name} & \multicolumn{3}{|c|}{R/W} & \multicolumn{8}{|c|}{Bit R/W} \\
\hline READ(MIN.) & READ(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bito & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{F0062} & \multicolumn{8}{|l|}{TNFCSO (Noise filter clock select register for each channel of TAU unit)} & E & E & - & E & E & E & E & E & E & E & E \\
\hline & & & & & TNFCSO_7 & TNFCSO_6 & TNFCSO 5 & TNFCSO_4 & TNFCSO_3 & TNFCSO_2 & TNFCSO_1 & TNFCSO_0 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{.} & \multirow[b]{2}{*}{.} & \multirow[b]{2}{*}{F0064} & \multicolumn{8}{|l|}{TNFEN1 (Noise filter enable register for each channel of TAU unit1)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & TNFEN1_7 & TNFEN1_6 & TNFEN1.5 & TNFEN1_4 & TNFEN1_3 & TNFEN1_2 & TNFEN1_1 & TNFEN1_0 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{F0065} & \multicolumn{8}{|l|}{TNFSMP1 (Sampling clock select of noise filter for unit1 (2set))} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & TNFSMP113 & TNFSMP112 & TNFSMP111 & TNFSMP110 & TNFSMP103 & TNFSMP102 & TNFSMP101 & TNFSMP100 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow{2}{*}{.} & \multirow[b]{2}{*}{F0066} & \multicolumn{8}{|l|}{TNFCS1 (Noise filter clock select register for each channel of TAU unit1)} & E & E & - & E & E & E & E & E & E & E & E \\
\hline & & & & & TNFCS1_7 & TNFCS1_6 & TNFCS1_5 & TNFCS1_4 & TNFCS1_3 & TNFCS1_2 & TNFCS1_1 & TNFCS1_0 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow[b]{2}{*}{-} & \multirow{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{F0068} & \multicolumn{8}{|l|}{TNFEN2 (Noise filter enable register for each channel of TAU unit2)} & E & E & - & E & E & E & E & E & E & E & E \\
\hline & & & & & TNFEN2. 7 & TNFEN2_6 & TNFEN2. 5 & TNFEN2_4 & TNFEN2 3 & TNFEN2.2 & TNFEN2_1 & TNFEN2. 0 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow[b]{2}{*}{F0069} & \multicolumn{8}{|l|}{TNFSMP2 (Sampling clock select of noise filter for unit2(2set))} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & TNFSMP213 & TNFSMP212 & TNFSMP211 & TNFSMP210 & TNFSMP203 & TNFSMP202 & TNFSMP201 & TNFSMP200 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{.} & \multirow[b]{2}{*}{F006A} & \multicolumn{8}{|l|}{TNFCS2 (Noise filter clock select register for each channel of TAU unit2)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & TNFCS2_7 & TNFCS2_6 & TNFCS2_5 & TNFCS2_4 & TNFCS2_3 & TNFCS2_2 & TNFCS2_1 & TNFCS2_0 & & & & E & E & E & E & E & E & E & E \\
\hline . & - & . & . & F006E & ADPC (AID P & onfiguration re & & & & & & & - & E & . & - & - & - & - & . & - & . & . \\
\hline \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{F006F} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{POM (Port output mode registe)}} & & & & & & & E & E & . & R & R & E & E & E & E & E & E \\
\hline & & & & & & & POM_5 & POM_4 & POM_3 & POM_2 & POM_1 & POM_0 & & & & . & . & E & E & E & E & E & E \\
\hline \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{.} & \multirow[b]{2}{*}{.} & \multirow[b]{2}{*}{F0070} & \multicolumn{8}{|l|}{TISO0 (Timer input select register 00)} & & E & - & E & E & R & E & E & E & R & E \\
\hline & & & & & TIS031 & TIS030 & & TIS020 & TIS011 & TIS010 & & TIS000 & & & & E & E & - & E & E & E & . & E \\
\hline \multirow{2}{*}{.} & \multirow[b]{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{.} & \multirow[b]{2}{*}{F0071} & \multicolumn{8}{|l|}{TIS01 (Timer input select register 01)} & E & E & . & E & E & R & E & E & E & R & E \\
\hline & & & & & TIS071 & TISO70 & & TIS060 & TIS051 & TIS050 & & TISO40 & & & & E & E & . & E & E & E & - & E \\
\hline \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{.} & \multirow{2}{*}{F0072} & \multicolumn{8}{|l|}{TIS10 (Timer input select register 10)} & E & E & - & E & E & R & E & E & E & R & R \\
\hline & & & & & TIS131 & TIS130 & & TIS120 & TIS111 & TIS110 & & & & & & E & E & - & E & E & E & - & . \\
\hline \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{.} & \multirow{2}{*}{F0073} & \multicolumn{8}{|l|}{TIS11 (Timer input select register 11)} & E & E & - & E & E & E & E & E & E & E & E \\
\hline & & & & & TIS171 & TIS170 & TIS161 & TIS160 & TIS151 & TIS150 & TIS141 & TIS140 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{.} & \multirow{2}{*}{F0074} & \multicolumn{8}{|l|}{TIS20 (Timer input select register 20)} & E & E & - & E & E & E & E & E & E & E & E \\
\hline & & & & & TIS231 & TIS230 & TIS221 & TIS220 & TIS211 & TIS210 & TIS201 & TIS200 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{.} & \multirow[b]{2}{*}{.} & \multirow[b]{2}{*}{.} & \multirow[b]{2}{*}{F0075} & \multicolumn{8}{|l|}{TIS21 (Timer input select register 21)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & TIS271 & TIS270 & TIS261 & TIS260 & TIS251 & TIS250 & TIS241 & TIS240 & & & & E & E & E & E & E & E & E & E \\
\hline
\end{tabular}




\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Necessary WAIT} & \multirow[b]{2}{*}{Address} & \multicolumn{8}{|c|}{110 register(SFR) name} & \multicolumn{3}{|c|}{R/W} & \multicolumn{8}{|c|}{Bit R/W} \\
\hline READ(MIN.) & READ(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bit0 & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{F0164} & \multicolumn{8}{|l|}{MCMP2HW (Compare register 2HW)} & - & - & E & - & . & - & - & - & . & . & . \\
\hline & & & & & \multicolumn{8}{|l|}{MCMP20 (Compare register 20)} & - & E & - & - & - & - & . & - & - & . & . \\
\hline 1 & 1 & 1 & 1 & F0165 & \multicolumn{8}{|l|}{MCMP21 (Compare register 21)} & - & E & - & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{F0166} & \multicolumn{8}{|l|}{MCMP3HW (Compare register 3HW)} & - & - & E & - & . & - & - & - & . & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{MCMP30 (Compare register 30)} & - & E & - & - & - & - & . & - & - & - & . \\
\hline 1 & 1 & 1 & 1 & F0167 & \multicolumn{8}{|l|}{MCMP31 (Compare register 31)} & - & E & - & - & . & - & - & - & . & - & - \\
\hline \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{F0168} & \multicolumn{8}{|l|}{MCMP4HW (Compare register 4HW)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{MCMP40 (Compare register 40)} & - & E & - & - & . & - & . & - & - & - & - \\
\hline 1 & 1 & 1 & 1 & F0169 & \multicolumn{8}{|l|}{MCMP41 (Compare register 41)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline \multirow{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{5} & \multirow{2}{*}{7} & \multirow{2}{*}{F016A} & \multicolumn{8}{|l|}{MCMPC1 (Compare control register 1)} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{E E}} & E & E & R & E & E & E & E & E \\
\hline & & & & & AOUT1 & TWIN1 & zPD1 & TEN1 & ADB11 & ADB10 & DIR11 & DIR10 & & & & E & E & R & E & E & E & E & E \\
\hline \multirow{2}{*}{1} & \multirow{2}{*}{1} & \multirow{2}{*}{5} & \multirow{2}{*}{7} & \multirow{2}{*}{F016C} & \multicolumn{8}{|l|}{MCMPC2 (Compare control register 2)} & E & E & - & E & E & R & E & E & E & E & E \\
\hline & & & & & AOUT2 & Twin2 & zPD2 & TEN2 & ADB21 & ADB20 & DIR21 & DIR20 & & & & E & E & R & E & E & E & E & E \\
\hline \multirow{2}{*}{1} & \multirow{2}{*}{1} & \multirow{2}{*}{5} & \multirow{2}{*}{7} & \multirow{2}{*}{F016E} & \multicolumn{8}{|l|}{MCMPC3 (Compare control register 3)} & E & E & - & E & E & R & E & E & E & E & E \\
\hline & & & & & Аоит3 & Twin3 & zPD3 & TEN3 & ADB31 & ADB30 & DIR31 & DIR30 & & & & E & E & R & E & E & E & E & E \\
\hline 1 & 1 & 1 & 1 & F0170 & \multicolumn{8}{|l|}{DSA2 (DMA SFR address register 2)} & - & E & - & . & - & - & . & - & - & - & - \\
\hline 1 & 1 & 1 & 1 & F0171 & \multicolumn{8}{|l|}{DSA3 (DMA SFR address register 3)} & - & E & - & - & - & - & . & - & - & - & - \\
\hline \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{F0172} & \multicolumn{8}{|l|}{DRA2 (DMA RAM address register 2)} & - & - & E & - & . & - & - & - & - & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{DRA2L (DMA RAM address register 2L)} & - & E & - & - & - & - & - & - & - & . & - \\
\hline 1 & 1 & 1 & 1 & F0173 & \multicolumn{8}{|l|}{DRA2H (DMA RAM address register 2H)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{F0174} & \multicolumn{8}{|l|}{DRA3 (DMA RAM address register 3)} & - & - & E & - & . & - & . & - & . & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{DRA3L (DMA RAM address register 3L)} & - & E & - & - & - & - & . & - & - & - & - \\
\hline 1 & 1 & 1 & 1 & F0175 & \multicolumn{8}{|l|}{DRA3H (DMA RAM address register 3H)} & - & E & - & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{1} & \multirow{2}{*}{1} & \multirow{2}{*}{1} & \multirow{2}{*}{1} & \multirow[b]{2}{*}{F0176} & \multicolumn{8}{|l|}{DBC2 (DMA byte count register 2)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{DBC2L (DMA byte count register 2L)} & - & E & - & - & . & - & - & . & - & - & - \\
\hline 1 & 1 & 1 & 1 & F0177 & \multicolumn{8}{|l|}{DBC2H (DMA byte count register 2H)} & - & E & - & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{1} & \multirow{2}{*}{1} & \multirow{2}{*}{1} & \multirow{2}{*}{1} & \multirow{2}{*}{F0178} & \multicolumn{8}{|l|}{DBC3 (DMA byte count register 3)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{DBC3L (DMA byte count register 3L)} & - & E & - & - & - & - & - & - & - & - & - \\
\hline 1 & 1 & 1 & 1 & F0179 & \multicolumn{8}{|l|}{DBC3H (DMA byte count register 3H)} & - & E & - & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{F017A} & \multicolumn{8}{|l|}{DMC2 (DMA mode control register 2)} & E & E & - & E & E & E & E & E & E & E & E \\
\hline & & & & & STG2 & DRS2 & DS2 & DWAIT2 & IFC23 & IFC22 & IFC21 & IFC20 & & & & E & E & E & E & E & E & E & E \\
\hline
\end{tabular}


\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline  & \multicolumn{4}{|c|}{Necessary WAlT} & \multirow[b]{2}{*}{Address} & \multicolumn{8}{|c|}{110 register(SFR) name} & \multicolumn{3}{|c|}{R/W} & \multicolumn{8}{|c|}{Bit R/W} \\
\hline Wo & READ(MIN.) & READ(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bit0 & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \[
\stackrel{\ominus}{\bullet} \underset{\sim}{\bullet}
\] & . & . & . & . & F01C4 & \multicolumn{8}{|l|}{TCR12 (Timer counter register 12)} & - & - & R & - & - & - & - & - & - & - & . \\
\hline O- & . & . & . & . & F01C6 & \multicolumn{8}{|l|}{TCR13 (Timer counter register 13)} & - & - & R & - & - & - & - & - & - & - & . \\
\hline & . & . & . & . & F01C8 & \multicolumn{8}{|l|}{TCR14 (Timer counter register 14)} & - & - & R & - & - & - & - & - & - & - & . \\
\hline & . & . & . & . & F01CA & \multicolumn{8}{|l|}{TCR15 (Timer counter register 15)} & - & - & R & - & - & - & - & - & - & - & . \\
\hline \[
\leqslant
\] & . & . & . & . & F01cc & \multicolumn{8}{|l|}{TCR16 (Timer counter register 16)} & - & - & R & . & - & - & - & - & - & - & . \\
\hline \[
\stackrel{\rightharpoonup}{\circ}
\] & . & . & . & . & F01CE & \multicolumn{8}{|l|}{TCR17 (Timer counter register 17)} & - & - & R & - & - & - & - & - & - & - & . \\
\hline & . & . & . & . & F01D & \multicolumn{8}{|l|}{TMR10 (Timer mode register 10)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & . & . & . & . & F01D2 & \multicolumn{8}{|l|}{TMR11 (Timer mode register 11)} & - & - & E & . & - & - & - & - & - & . & . \\
\hline & . & . & . & . & F01D4 & \multicolumn{8}{|l|}{TMR12 (Timer mode register 12)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & . & . & . & . & F01D6 & \multicolumn{8}{|l|}{TMR13 (Timer mode register 13)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & . & . & . & . & F01D8 & \multicolumn{8}{|l|}{TMR14 (Timer mode register 14)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline ) & . & . & . & . & F01DA & \multicolumn{8}{|l|}{TMR15 (Timer mode register 15)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & . & . & . & . & F01DC & \multicolumn{8}{|l|}{TMR16 (Timer mode register 16)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline \(\underline{1}\) & . & . & . & . & F01DE & \multicolumn{8}{|l|}{TMR17 (Timer mode register 17)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline (1) & & & & & & \multicolumn{8}{|l|}{TSR10 (Timer status register 10)} & - & - & R & - & - & - & - & - & - & - & . \\
\hline & & & & & & \multicolumn{8}{|l|}{TSR10L} & . & R & - & - & - & - & - & - & - & - & . \\
\hline \(n\) & & & & & & \multicolumn{8}{|l|}{TSR11 (Timer status register 11)} & - & - & R & - & - & - & - & - & - & - & . \\
\hline & . & . & . & . & folez & \multicolumn{8}{|l|}{TSR11L} & - & R & - & - & - & - & - & - & - & - & . \\
\hline & & & & & & \multicolumn{8}{|l|}{TSR12 (Timer status register 12)} & - & - & R & - & - & - & - & - & - & - & . \\
\hline & & & & & & \multicolumn{8}{|l|}{TSR12L} & - & R & - & - & - & - & - & - & - & - & . \\
\hline & & & & & & \multicolumn{8}{|l|}{TSR13 (Timer status register 13)} & - & - & R & - & - & - & - & - & - & - & . \\
\hline & & & & & fros & \multicolumn{8}{|l|}{TSR13L} & - & R & . & - & - & - & - & - & - & - & . \\
\hline & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & & \multirow{2}{*}{F01E8} & \multicolumn{8}{|l|}{TSR14 (Timer status register 14)} & - & - & R & - & - & - & - & - & - & . & . \\
\hline & & & & & & \multicolumn{8}{|l|}{TSR14L} & - & R & - & - & - & - & - & - & - & - & . \\
\hline & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow{2}{*}{-} & & \multirow[b]{2}{*}{F01EA} & \multicolumn{8}{|l|}{TSR15 (Timer status register 15)} & - & - & R & . & - & - & - & - & - & - & . \\
\hline & & & & & & \multicolumn{8}{|l|}{TSR15L} & - & R & - & - & - & - & - & . & - & - & . \\
\hline & \multirow{2}{*}{-} & \multirow{2}{*}{.} & \multirow{2}{*}{.} & & \multirow{2}{*}{F01EC} & \multicolumn{8}{|l|}{TSR16 (Timer status register 16)} & - & - & R & - & - & - & - & - & - & - & . \\
\hline & & & & & & \multicolumn{8}{|l|}{TSR16L} & - & R & . & - & - & - & . & - & - & - & - \\
\hline & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & & \multirow[b]{2}{*}{F01EE} & \multicolumn{8}{|l|}{TSR17 (Timer status register 17)} & - & - & R & - & - & - & - & - & - & - & . \\
\hline & & & & & & \multicolumn{8}{|l|}{TSR17L} & - & R & . & - & - & - & - & . & - & - & . \\
\hline
\end{tabular}



\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Necessary wait} & \multirow[b]{2}{*}{Address} & \multicolumn{8}{|c|}{10. registersfre) name} & \multicolumn{3}{|c|}{RW} & \multicolumn{8}{|c|}{Bit R/w} \\
\hline READ(MIN.) & read(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & віі4 & Bit3 & Bit2 & Bit1 & Bito & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 2 & 1 & & 0 \\
\hline . & . & . & . & F0257 & \multicolumn{8}{|l|}{UFOBUFS (LIN-UARTO Duffer register 8)} & - & E & - & - & & & & . & - & & \\
\hline & . & . & . & F0258 & \multicolumn{8}{|l|}{UFOBUCTL (LIN-UARTO buffer contol register)} & - & & E & & & & & & . & & \\
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{.} & \multirow[b]{2}{*}{.} & \multirow[b]{2}{*}{F0260} & \multicolumn{8}{|l|}{UF1CTLO (LIN-UART1 control register 0 )} & E & E & . & R & E & E & E & E & E & & E \\
\hline & & & & & & UF1TXE & UF1RXE & UF101R & UF1PS1 & UF1PS0 & UFICL & UF1SL & & & & & E & E & E & E & E & & E \\
\hline \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{.} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{. .}} & \multirow[b]{2}{*}{F2661} & \multicolumn{8}{|l|}{UF10PT0 (LIN-UART1 option contol register 0)} & E & E & & R & E & E & E & E & E & & E \\
\hline & & & & & UF18RF & UF18RT & UF18TT & UF1BLS2 & UF1BLS1 & UF1BLSO & UF1TDL & UFIRDL & & & & R & E & E & E & E & E & & E \\
\hline & . & . & . & F0262 & \multicolumn{8}{|l|}{UF1CTL1 (LIN-UART1 contol register 1)} & - & & E & & & & & & & & \\
\hline & & & & \multirow[b]{2}{*}{\({ }^{\text {F0264 }}\)} & \multicolumn{8}{|l|}{UF10PT1 (IN-UART1 option contol} & E & & & E & E & E & E & E & E & & E \\
\hline & & - & . & & UF1EBE & UFIEBL & UFIEBC & UFIPCS & UFIACE & UF1MD1 & UF1MDO & uF10cs & & & & E & E & E & E & E & E & & E \\
\hline & & & & & UF10PT2 & ARTO option & megister 2) & & & & & & E & E & & R & R & R & R & R & E & & E \\
\hline - & - & . & . & F0265 & & & & & & & UF1RXEL & UF11Ts & & & & & & & & & E & & E \\
\hline . & . & . & . & F0266 & \multicolumn{8}{|l|}{UF1STR (IN-UART1 status register)} & - & - & R & - & & & . & - & - & & \\
\hline . & . & . & . & F0268 & \multicolumn{8}{|l|}{UF1STC (LIN-UART1 staus clear register)} & - & & E & & & & & & & & \\
\hline & & & & & \multicolumn{8}{|l|}{UFIWTX (LIN-UART1 wait transmit data register)} & - & - & E & - & & & & . & - & & \\
\hline - & . & . & . & F026A & \multicolumn{8}{|l|}{UF1WTXB (LN-UART1 8-bit wait transmit data register)} & - & E & - & & & & & & & & \\
\hline . & . & . & . & F026E & \multicolumn{8}{|l|}{UFIID (IN-UART110 seting register)} & - & E & . & . & & & - & & & & \\
\hline . & . & . & . & F026 & \multicolumn{8}{|l|}{UF1BUFO (LIN-UART1 Duffer register 0)} & & E & - & & & & & & - & & \\
\hline . & . & . & . & F0270 & \multicolumn{8}{|l|}{UF1BUF1 (LIN-UART1 Duffer register 1)} & - & E & & & & & - & & & & \\
\hline . & . & . & . & F0271 & \multicolumn{8}{|l|}{UF1BUF2 (IN-UART1 Duffer register 2)} & - & E & - & & & & & & - & & \\
\hline . & . & . & . & F0272 & \multicolumn{8}{|l|}{UF1BUF3 (LIN-UART1 Duffer register 3)} & - & E & . & - & & & & & - & & \\
\hline . & . & . & . & F0273 & \multicolumn{8}{|l|}{UF1BUF4 (LN-UART1 buter register 4)} & - & E & - & - & & & - & . & & & \\
\hline & & . & . & F0274 & \multicolumn{8}{|l|}{UF1BUF5 (LIN-UART1 buffer register 5)} & & E & & & & & & & & & \\
\hline . & . & . & . & F0275 & \multicolumn{8}{|l|}{UF1BUF6 (IN-UART1 Duffer register 6)} & - & E & . & - & & & - & . & - & & . \\
\hline . & & . & . & F0276 & \multicolumn{8}{|l|}{UF1BUF7 (LN-UART1 buffer reister 7)} & & E & & & & & & & & & \\
\hline . & . & . & . & F0277 & \multicolumn{8}{|l|}{UF1BUF8 (IN-UART1 Duffer register 8)} & & E & . & - & & & & . & - & & \\
\hline & & & & F0278 & \multicolumn{8}{|l|}{UF1BUCTL (LN-UART1 butfer control register)} & - & & E & & & & & & & & \\
\hline 1 & 1 & 7 & 7 & F0280 & \multicolumn{8}{|l|}{SGoFL (Frequency register SGOFL)} & . & & E & & & & & & & & \\
\hline 1 & 1 & 7 & 7 & F0282 & \multicolumn{8}{|l|}{SGOFH (Frequency register SGofH)} & - & & E & & & & & & & & \\
\hline 1 & 1 & 7 & 7 & F0284 & \multicolumn{8}{|l|}{SGopwm (Amplitude register)} & - & - & E & - & & & - & - & - & & . \\
\hline 1 & 1 & 1 & 1 & F0286 & \multicolumn{8}{|l|}{SGOSDF (Duration factor register)} & & E & & & & & & & & & \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline  & \multicolumn{4}{|c|}{Necessary WAIT} & \multirow[b]{2}{*}{Address} & \multicolumn{8}{|c|}{110 register(SFR) name} & \multicolumn{3}{|c|}{R/W} & \multicolumn{8}{|c|}{Bit R/w} \\
\hline & READ(MIN.) & READ(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bit0 & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \(\stackrel{+}{\square}\) & 1 & 1 & 1 & 1 & F0318 & \multicolumn{8}{|l|}{SEG24 (LCD display data memory24)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline - & 1 & 1 & 1 & 1 & F0319 & \multicolumn{8}{|l|}{SEG25 (LCD display data memory25)} & - & E & - & . & - & . & - & - & - & - & . \\
\hline \[
\stackrel{\stackrel{\rightharpoonup}{\bullet}}{\circ}
\] & 1 & 1 & 1 & 1 & F031A & \multicolumn{8}{|l|}{SEG26 (LCD display data memory26)} & - & E & . & - & - & - & - & - & - & - & . \\
\hline & 1 & 1 & 1 & 1 & F031B & \multicolumn{8}{|l|}{SEG27 (LCD display data memory27)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline \[
\leqslant
\] & 1 & 1 & 1 & 1 & F031C & \multicolumn{8}{|l|}{SEG28 (LCD display data memory28)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline \[
\stackrel{\rightharpoonup}{\circ}
\] & 1 & 1 & 1 & 1 & F031D & \multicolumn{8}{|l|}{SEG29 (LCD display data memory29)} & - & E & . & . & - & - & - & - & - & - & . \\
\hline & 1 & 1 & 1 & 1 & F031E & \multicolumn{8}{|l|}{SEG30 (LCD display data memory30)} & - & E & - & . & - & - & - & - & - & - & . \\
\hline & 1 & 1 & 1 & 1 & F031F & \multicolumn{8}{|l|}{SEG31 (LCD display data memory31)} & - & E & . & . & . & . & - & - & - & - & . \\
\hline & 1 & 1 & 1 & 1 & F0320 & \multicolumn{8}{|l|}{SEG32 (LCD display data memorr32)} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & 1 & 1 & 1 & 1 & F0321 & \multicolumn{8}{|l|}{SEG33 (LCD display data memory33)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & 1 & 1 & 1 & 1 & F0322 & \multicolumn{8}{|l|}{SEG34 (LCD display data memory3)} & - & E & . & - & - & - & - & - & - & - & - \\
\hline - & 1 & 1 & 1 & 1 & F0323 & \multicolumn{8}{|l|}{SEG35 (LCD display data memory35)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline II & 1 & 1 & 1 & 1 & F0324 & \multicolumn{8}{|l|}{SEG36 (LCD display data memory36)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline 2 & 1 & 1 & 1 & 1 & F0325 & \multicolumn{8}{|l|}{SEG37 (LCD display data memory37)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline II & 1 & 1 & 1 & 1 & F0326 & \multicolumn{8}{|l|}{SEG38 (LCD display data memory38)} & - & E & - & . & - & - & - & - & - & - & . \\
\hline & 1 & 1 & 1 & 1 & F0327 & \multicolumn{8}{|l|}{SEG39 (LCD display data memory39)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline \(\square\) & 1 & 1 & 1 & 1 & F0328 & \multicolumn{8}{|l|}{SEG40 (LCD display data memory40)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & 1 & 1 & 1 & 1 & F0329 & \multicolumn{8}{|l|}{SEG41 (LCD display data memory41)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & 1 & 1 & 1 & 1 & F032A & \multicolumn{8}{|l|}{SEG42 (LCD display data memory42)} & - & E & - & . & - & . & - & - & - & - & . \\
\hline & 1 & 1 & 1 & 1 & \({ }^{\text {F032B }}\) & \multicolumn{8}{|l|}{SEG43 (LCD display data memory43)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & 1 & 1 & 1 & 1 & F032C & \multicolumn{8}{|l|}{SEG44 (LCD display data memory44)} & - & E & - & . & - & . & - & - & - & - & . \\
\hline & 1 & 1 & 1 & 1 & F032D & \multicolumn{8}{|l|}{SEG45 (LCD display data memory45)} & - & E & - & . & - & - & - & - & - & - & . \\
\hline & 1 & 1 & 1 & 1 & F032E & \multicolumn{8}{|l|}{SEG46 (LCD display data memory46)} & - & E & - & - & - & - & - & . & - & - & . \\
\hline & 1 & 1 & 1 & 1 & F032F & \multicolumn{8}{|l|}{SEG47 (LCD display data memory47)} & - & E & - & . & - & - & - & - & - & - & . \\
\hline & 1 & 1 & 1 & 1 & F0330 & \multicolumn{8}{|l|}{SEG48 (LCD display data memory48)} & - & E & - & - & . & - & - & - & - & - & . \\
\hline & 1 & 1 & 1 & 1 & F0331 & \multicolumn{8}{|l|}{SEG49 (LCD display data memory49)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & 1 & 1 & 1 & 1 & F0332 & \multicolumn{8}{|l|}{SEG50 (LCD display data memory50)} & - & E & - & - & - & . & - & - & - & - & - \\
\hline & 1 & 1 & 1 & 1 & F0333 & \multicolumn{8}{|l|}{SEG51 (LCD display data memory51)} & - & E & - & - & . & . & - & - & - & - & - \\
\hline & 1 & 1 & 1 & 1 & F0334 & \multicolumn{8}{|l|}{SEG52 (LCD display data memory52)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & 3 & 3 & 3 & 3 & F0340 & \multicolumn{8}{|l|}{C1GMCTRL (CAN1 global module control register)} & - & - & E & - & - & - & - & - & . & - & . \\
\hline \[
\begin{aligned}
& \stackrel{\rightharpoonup}{0} \\
& \underset{y}{2}
\end{aligned}
\] & 3 & 3 & 3 & 3 & F0342 & \multicolumn{8}{|l|}{C1GMCS (CAN1 global module clock select register)} & - & E & . & . & . & . & - & - & - & . & . \\
\hline
\end{tabular}


\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline  & \multicolumn{4}{|c|}{Necessary WAIT} & \multirow{2}{*}{Address} & \multicolumn{8}{|c|}{110 register(SFR) name} & \multicolumn{3}{|c|}{R/W} & \multicolumn{8}{|c|}{Bit R/w} \\
\hline \[
\omega
\] & READ(MIN.) & READ(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bit0 & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \[
\stackrel{\odot}{\circ} \stackrel{\oplus}{\underset{\sim}{\square}}
\] & \multicolumn{4}{|l|}{\multirow[t]{29}{*}{\begin{tabular}{l}
Retry-number \(\times 2+1\) \\
where the retry-number is calculated according \\
to the following method: (Abort under radix point) \\
For read \\
Min. \((1 / \mathrm{fCAN}) \times 3 /\) (1/fCLK) \\
Max. \((1 /\) fCAN \() \times 4 /(1 / f C L K)\) \\
For 8 bit-write \\
Min. \((1 / \mathrm{fCAN}) \times 4 /(1 / \mathrm{fCLK})\) \\
Max. \((1 /\) fCAN \() \times 5 /\) ( \(1 /\) fCLK \()\) \\
For 16 bit-write \\
Min. \((1 / \mathrm{fCAN}) \times 2 /\) (1/fCLK) \\
Max. \((1 /\) fCAN \() \times 3 /(1 /\) fCLK \()\)
\end{tabular}}} & F0423 & \multicolumn{8}{|l|}{C1MDB302} & . & E & - & . & . & . & . & . & - & - & . \\
\hline & & & & & & \multicolumn{8}{|l|}{C1MDB4502 (CAN1 message data byte 45 register 02)} & . & - & E & . & . & . & . & - & . & - & . \\
\hline & & & & & & \multicolumn{8}{|l|}{C1MDB402} & - & E & - & - & - & - & - & - & - & - & . \\
\hline D & & & & & F0425 & \multicolumn{8}{|l|}{C1MDB502} & . & E & . & - & - & - & - & - & - & - & . \\
\hline \(\stackrel{-}{+}\) & & & & & & \multicolumn{8}{|l|}{C1MDB6702 (CAN1 message data byte 67 register 02)} & . & - & E & . & . & . & . & - & . & . & . \\
\hline \(\bigcirc\) & & & & & & \multicolumn{8}{|l|}{C1MDB602} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & & F0427 & \multicolumn{8}{|l|}{C1MDB702} & - & E & . & - & - & - & - & - & - & - & . \\
\hline & & & & & F0428 & \multicolumn{8}{|l|}{C1MDLC02 (CAN1 message data length register 02)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & & F0429 & \multicolumn{8}{|l|}{C1MCONF02 (CAN1 message Configuration register 02)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & & F042A & \multicolumn{8}{|l|}{C1MIDL02 (CAN1 message ID register 02L)} & . & - & E & - & . & - & - & - & - & - & . \\
\hline & & & & & F042C & \multicolumn{8}{|l|}{C1MIDH02 (CAN1 message ID register 02H)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline T & & & & & F042E & \multicolumn{8}{|l|}{C1MCTRL02 (CAN1 message control register 02)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline 2 & & & & & \multirow{2}{*}{F0430} & \multicolumn{8}{|l|}{C1MDB0103 (CAN1 message data byte 01 register 03)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline II & & & & & & \multicolumn{8}{|l|}{C1mDb003} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & & F0431 & \multicolumn{8}{|l|}{C1MDB103} & - & E & - & . & . & - & - & - & - & - & . \\
\hline \(\square\) & & & & & \multirow{2}{*}{F0432} & \multicolumn{8}{|l|}{C1MDB2303 (CAN1 message data byte 23 register 03)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline & & & & & & \multicolumn{8}{|l|}{C1MDB203} & - & E & - & . & - & - & - & - & . & - & - \\
\hline & & & & & F0433 & \multicolumn{8}{|l|}{C1MDB303} & - & E & - & - & . & - & - & - & - & - & . \\
\hline & & & & & \multirow{2}{*}{F0434} & \multicolumn{8}{|l|}{C1MDB4503 (CAN1 message data byte 45 register 03)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & & \multicolumn{8}{|l|}{C1MDB403} & . & E & - & . & - & - & . & . & . & - & . \\
\hline & & & & & F0435 & \multicolumn{8}{|l|}{C1MDB503} & - & E & - & - & . & - & - & - & - & - & . \\
\hline & & & & & \multirow{2}{*}{F0436} & \multicolumn{8}{|l|}{C1MDB6703 (CAN1 message data byte 67 register 03)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline & & & & & & \multicolumn{8}{|l|}{C1MDB603} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & & F0437 & \multicolumn{8}{|l|}{C1MDB703} & - & E & - & . & - & . & - & - & . & - & . \\
\hline & & & & & F0438 & \multicolumn{8}{|l|}{C1MDLC03 (CAN1 message data length register 03)} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & & F0439 & \multicolumn{8}{|l|}{C1MCONFO3 (CAN1 message Configuration register 03)} & - & E & . & - & - & - & - & - & . & - & - \\
\hline & & & & & F043A & \multicolumn{8}{|l|}{C1MIDL03 (CAN1 message ID register 03L)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & F043C & \multicolumn{8}{|l|}{C1MIDH03 (CAN1 message ID register 03H)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline \(\stackrel{\stackrel{\rightharpoonup}{+}}{ }\) & & & & & F043E & \multicolumn{8}{|l|}{C1MCTRL03 (CAN1 message control register 03)} & . & - & E & . & . & - & - & - & - & - & . \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Necessary WAIT} & \multirow{2}{*}{Address} & \multicolumn{8}{|c|}{110 register(SFR) name} & \multicolumn{3}{|c|}{R/W} & \multicolumn{8}{|c|}{Bit R/W} \\
\hline READ(MIN.) & READ(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bit0 & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multicolumn{4}{|l|}{\multirow[t]{31}{*}{\begin{tabular}{l}
Retry-number \(\times 2+1\) \\
where the retry-number is calculated according to the following method: (Abort under radix point) \\
For read \\
Min. (1/fCAN) \(\times 3 /\) ( \(1 /\) fCLK \()\) \\
Max. \((1 /\) fCAN \() \times 4 /(1 /\) fCLK \()\) \\
For 8 bit-write \\
Min. \((1 / \mathrm{fCAN}) \times 4 /(1 / \mathrm{fCLK})\) \\
Max. \((1 /\) fCAN \() \times 5 /\) ( \(1 /\) fCLK \()\) \\
For 16 bit-write \\
Min. \((1 / \mathrm{fCAN}) \times 2 /\) (1/fCLK) \\
Max. \((1 /\) fCAN \() \times 3 /(1 /\) fCLK \()\)
\end{tabular}}} & F045A & \multicolumn{8}{|l|}{C1MIDL05 (CAN1 message ID register 05L)} & - & - & E & - & . & - & - & - & - & - & . \\
\hline & & & & F045C & \multicolumn{8}{|l|}{C1MIDH05 (CAN1 message ID register 05H)} & - & - & E & - & . & - & - & - & . & - & . \\
\hline & & & & F045E & \multicolumn{8}{|l|}{C1MCTRL05 (CAN1 message control register 05)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB0106 (CAN1 message data byte 01 register 06)} & - & - & E & . & . & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB006} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F0461 & \multicolumn{8}{|l|}{C1MDB106} & - & E & . & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB2306 (CAN1 message data byte 23 register 06)} & - & - & E & - & . & - & - & - & - & . & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB206} & - & E & - & - & . & - & - & - & - & - & . \\
\hline & & & & F0463 & \multicolumn{8}{|l|}{C1MDB306} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB4506 (CAN1 message data byte 45 register 06)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB406} & - & E & - & . & . & - & - & - & - & - & . \\
\hline & & & & F0465 & \multicolumn{8}{|l|}{C1MDB506} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB6706 (CAN1 message data byte 67 register 06)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB606} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & F0467 & \multicolumn{8}{|l|}{C1MDB706} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & F0468 & \multicolumn{8}{|l|}{C1MDLC06 (CAN1 message data length register 06)} & - & E & - & - & . & - & - & - & - & - & . \\
\hline & & & & F0469 & \multicolumn{8}{|l|}{C1MCONF06 (CAN1 message Configuration register 06)} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & F046A & \multicolumn{8}{|l|}{C1MIDL06 (CAN1 message ID register 06L)} & - & - & E & - & . & - & - & - & - & - & . \\
\hline & & & & F046C & \multicolumn{8}{|l|}{C1MIDH06 (CAN1 message ID register 06H)} & - & - & E & - & . & - & - & - & - & - & - \\
\hline & & & & F046E & \multicolumn{8}{|l|}{C1MCTRLO6 (CAN1 message control register 06)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow[b]{2}{*}{F0470} & \multicolumn{8}{|l|}{C1MDB0107 (CAN1 message data byte 01 register 07)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB007} & - & E & - & - & . & - & - & - & - & - & - \\
\hline & & & & F0471 & \multicolumn{8}{|l|}{C1MDB107} & - & E & . & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F0472} & \multicolumn{8}{|l|}{C1MDB2307 (CAN1 message data byte 23 register 07)} & - & . & E & - & - & - & - & - & - & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB207} & - & E & . & - & . & - & - & - & . & - & - \\
\hline & & & & F0473 & \multicolumn{8}{|l|}{C1MDB307} & - & E & . & - & - & - & - & - & - & - & - \\
\hline & & & & \multirow{2}{*}{F0474} & \multicolumn{8}{|l|}{C1MDB4507 (CAN1 message data byte 45 register 07)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB407} & - & E & - & . & . & - & - & - & - & - & . \\
\hline & & & & F0475 & \multicolumn{8}{|l|}{C1MDB507} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & \multirow[b]{2}{*}{F0476} & \multicolumn{8}{|l|}{C1MDB6707 (CAN1 message data byte 67 register 07)} & - & - & E & - & . & - & - & - & - & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB607} & - & E & . & . & . & . & . & . & . & . & . \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Necessary WAIT} & \multirow[b]{2}{*}{Address} & \multicolumn{8}{|c|}{110 register(SFR) name} & \multicolumn{3}{|c|}{R/W} & \multicolumn{8}{|c|}{Bit R/W} \\
\hline READ(MIN.) & READ(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bit0 & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multicolumn{4}{|l|}{\multirow[t]{31}{*}{\begin{tabular}{l}
Retry-number \(\times 2\) +1 \\
where the retry-number is calculated according to the following method: (Abort under radix point) \\
For read \\
Min. \((1 /\) fCAN \() \times 3 /\) ( \(1 /\) fCLK \()\) \\
Max. \((1 / f C A N) \times 4 /(1 / f C L K)\) \\
For 8 bit-write \\
Min. \((1 / \mathrm{fCAN}) \times 4 /(1 / \mathrm{fCLK})\) \\
Max. \((1 /\) fCAN \() \times 5 /(1 / f C L K)\) \\
For 16 bit-write \\
Min. \((1 /\) fCAN \() \times 2 /(1 / f C L K)\) \\
Max. \((1 / \mathrm{fCAN}) \times 3 /(1 / \mathrm{fCLK})\)
\end{tabular}}} & \multirow[b]{2}{*}{F0494} & \multicolumn{8}{|l|}{C1MDB4509 (CAN1 message data byte 45 register 09)} & . & - & E & - & . & - & - & - & - & . & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB409} & . & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F0495 & \multicolumn{8}{|l|}{C1MDB509} & - & E & - & - & - & - & . & - & . & . & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB6709 (CAN1 message data byte 67 register 09)} & . & - & E & - & . & - & . & - & . & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB609} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F0497 & \multicolumn{8}{|l|}{C1MDB709} & . & E & . & . & . & . & . & - & - & - & . \\
\hline & & & & F0498 & \multicolumn{8}{|l|}{C1MDLC09 (CAN1 message data length register 09)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F0499 & \multicolumn{8}{|l|}{C1MCONF09 (CAN1 message Configuration register 09)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F049A & \multicolumn{8}{|l|}{C1MIDL09 (CAN1 message ID register 09L)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & F049C & \multicolumn{8}{|l|}{C1MIDH09 (CAN1 message ID register 09H)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & F049E & \multicolumn{8}{|l|}{C1MCTRL09 (CAN1 message control register 09)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F04AO} & \multicolumn{8}{|l|}{C1MDB0110 (CAN1 message data byte 01 register 10)} & - & - & E & - & - & - & . & - & . & . & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB010} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & F04A1 & \multicolumn{8}{|l|}{C1MDB110} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F04A2} & \multicolumn{8}{|l|}{C1MDB2310 (CAN1 message data byte 23 register 10)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB210} & - & E & - & - & - & - & - & - & . & - & . \\
\hline & & & & F04A3 & \multicolumn{8}{|l|}{C1MDB310} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F04A4} & \multicolumn{8}{|l|}{C1MDB4510 (CAN1 message data byte 45 register 10)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1mDB410} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F04A5 & \multicolumn{8}{|l|}{C1MDB510} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F04A6} & \multicolumn{8}{|l|}{C1MDB6710 (CAN1 message data byte 67 register 10)} & . & - & E & - & . & - & . & - & - & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB610} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & F04A7 & \multicolumn{8}{|l|}{C1MDB710} & . & E & - & - & - & - & . & - & - & - & . \\
\hline & & & & F04A8 & \multicolumn{8}{|l|}{C1MDLC10 (CAN1 message data length register 10)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F04A9 & \multicolumn{8}{|l|}{C1MCONF10 (CAN1 message Configuration register 10)} & - & E & . & - & - & - & . & - & - & - & . \\
\hline & & & & F04AA & \multicolumn{8}{|l|}{C1MIDL10 (CAN1 message ID register 10L)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & F04AC & \multicolumn{8}{|l|}{C1MIDH10 (CAN1 message ID register 10H)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & F04AE & \multicolumn{8}{|l|}{C1MCTRL10 (CAN1 message control register 10)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F04B0} & \multicolumn{8}{|l|}{C1MDB0111 (CAN1 message data byte 01 register 11)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1mDB011} & - & E & - & - & - & - & - & - & . & - & . \\
\hline & & & & F04B1 & \multicolumn{8}{|l|}{C1MDB111} & . & E & - & . & . & . & . & . & . & . & . \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Necessary WAIT} & \multirow[b]{2}{*}{Address} & \multicolumn{8}{|c|}{\(1 / 0\) register(SFR) name} & \multicolumn{3}{|c|}{R/W} & \multicolumn{8}{|c|}{Bit R/W} \\
\hline READ(MIN.) & READ(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bito & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multicolumn{4}{|l|}{\multirow[t]{31}{*}{\begin{tabular}{l}
Retry-number \(\times 2+1\) \\
where the retry-number is calculated according to the following method: (Abort under radix point) \\
For read \\
Min. \((1 / \mathrm{fCAN}) \times 3 /\) ( \(1 / \mathrm{fCLK}\) ) \\
Max. \((1 / f C A N) \times 4 /(1 / f C L K)\) \\
For 8 bit-write \\
Min. \((1 / \mathrm{fCAN}) \times 4 /(1 / \mathrm{fCLK})\) \\
Max. \((1 / \mathrm{fCAN}) \times 5 /(1 / \mathrm{fCLK})\) \\
For 16 bit-write \\
Min. \((1 /\) fCAN \() \times 2 /\) ( \(1 /\) fCLK \()\) \\
Max. \((1 /\) fCAN \() \times 3 /(1 / f c L K)\)
\end{tabular}}} & \multirow[b]{2}{*}{F04D0} & \multicolumn{8}{|l|}{C1MDB0113 (CAN1 message data byte 01 register 13)} & . & . & E & - & . & - & . & - & . & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB013} & - & E & - & - & - & - & . & - & . & - & . \\
\hline & & & & F04D1 & \multicolumn{8}{|l|}{C1MDB113} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow[b]{2}{*}{F04D2} & \multicolumn{8}{|l|}{C1MDB2313 (CAN1 message data byte 23 register 13)} & - & . & E & . & . & . & - & - & . & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB213} & - & E & - & - & - & - & - & - & . & - & . \\
\hline & & & & F04D3 & \multicolumn{8}{|l|}{C1MDB313} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow[b]{2}{*}{F04D4} & \multicolumn{8}{|l|}{C1MDB4513 (CAN1 message data byte 45 register 13)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB413} & . & E & - & - & . & . & . & - & . & . & . \\
\hline & & & & F04D5 & \multicolumn{8}{|l|}{C1MDB513} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F04D6} & \multicolumn{8}{|l|}{C1MDB6713 (CAN1 message data byte 67 register 13)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB613} & - & E & . & - & - & - & . & - & - & - & . \\
\hline & & & & F04D7 & \multicolumn{8}{|l|}{C1MDB713} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F04D8 & \multicolumn{8}{|l|}{C1MDLC13 (CAN1 message data length register 13)} & - & E & - & - & . & - & - & - & . & - & . \\
\hline & & & & F04D9 & \multicolumn{8}{|l|}{C1MCONF13 (CAN1 message Configuration register 13)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F04DA & \multicolumn{8}{|l|}{C1MIDL13 (CAN1 message ID register 13L)} & . & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & F04DC & \multicolumn{8}{|l|}{C1MIDH13 (CAN1 message ID register 13H)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline & & & & F04DE & \multicolumn{8}{|l|}{C1MCTRL13 (CAN1 message control register 13)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline & & & & \multirow{2}{*}{F04E0} & \multicolumn{8}{|l|}{C1MDB0114 (CAN1 message data byte 01 register 14)} & . & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB014} & - & E & . & - & - & . & . & - & . & - & . \\
\hline & & & & F04E1 & \multicolumn{8}{|l|}{C1MDB114} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F04E2} & \multicolumn{8}{|l|}{C1MDB2314 (CAN1 message data byte 23 register 14)} & - & - & E & - & - & - & - & - & . & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB214} & . & E & - & - & - & - & . & - & - & - & . \\
\hline & & & & F04E3 & \multicolumn{8}{|l|}{C1MDB314} & - & E & . & - & - & - & . & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F04E4} & \multicolumn{8}{|l|}{C1MDB4514 (CAN1 message data byte 45 register 14)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB414} & . & E & - & - & . & - & . & - & - & . & . \\
\hline & & & & F04E5 & \multicolumn{8}{|l|}{C1MDB514} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F04E6} & \multicolumn{8}{|l|}{C1MDB6714 (CAN1 message data byte 67 register 14)} & - & - & E & - & - & - & - & - & . & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C1MDB614} & - & E & - & . & . & - & . & - & . & - & . \\
\hline & & & & F04E7 & \multicolumn{8}{|l|}{C1MDB714} & - & E & - & - & - & - & - & - & . & - & . \\
\hline & & & & F04E8 & \multicolumn{8}{|l|}{C1MDLC14 (CAN1 message data length register 14)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F04E9 & \multicolumn{8}{|l|}{C1MCONF14 (CAN1 message Coniguration register 14)} & . & E & . & . & . & . & . & . & . & . & . \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Necessary WAIT} & \multirow[b]{2}{*}{Address} & \multicolumn{8}{|c|}{110 register(SFR) name} & \multicolumn{3}{|c|}{RIW} & \multicolumn{8}{|c|}{Bit R/W} \\
\hline READ(MIN.) & READ(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bit0 & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multicolumn{4}{|l|}{\multirow[t]{28}{*}{\begin{tabular}{l}
Retry-number \(\times 2+1\) \\
where the retry-number is calculated according to the following method: (Abort under radix point) \\
For read \\
Min. (1/fCAN) \(\times 3 /(1 /\) fCLK \()\) \\
Max. \((1 / f C A N) \times 4 /(1 / f C L K)\) \\
For 8 bit-write \\
Min. \((1 /\) fCAN \() \times 4 /(1 /\) fCLK \()\) \\
Max. \((1 /\) fCAN \() \times 5 /(1 /\) fCLK \()\) \\
For 16 bit-write \\
Min. \((1 / \mathrm{fCAN}) \times 2 /\) (1/fCLK) \\
Max. \((1 / \mathrm{fCAN}) \times 3 /(1 / \mathrm{fCLK})\)
\end{tabular}}} & F05DC & \multicolumn{8}{|l|}{COMASK4L (CANo module mask 4 register L)} & - & - & E & - & . & . & . & - & . & - & . \\
\hline & & & & FO5DE & \multicolumn{8}{|l|}{COMASK4H (CANO module mask 4 register H)} & . & - & E & - & . & - & . & - & - & - & . \\
\hline & & & & F05E0 & \multicolumn{8}{|l|}{COCTRL (CANo module control register)} & . & - & E & - & - & - & . & - & - & - & . \\
\hline & & & & F05E2 & \multicolumn{8}{|l|}{COLEC (CANO modul last error information registe)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F05E3 & \multicolumn{8}{|l|}{COINFO (CANO module information register)} & - & R & - & - & - & - & - & - & - & - & . \\
\hline & & & & F05E4 & \multicolumn{8}{|l|}{COERC (CANO module error counter register)} & - & - & R & . & . & - & . & - & - & - & . \\
\hline & & & & F05E6 & \multicolumn{8}{|l|}{COIE (CANO module interrupt enable register)} & . & - & E & . & - & - & . & - & . & - & . \\
\hline & & & & F05E8 & \multicolumn{8}{|l|}{COINTS (CAN0 module interrupt status register)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & FO5EA & \multicolumn{8}{|l|}{COBRP (CANO module bit rate prescaler register)} & - & E & . & . & - & - & - & - & - & - & . \\
\hline & & & & F05EC & \multicolumn{8}{|l|}{COBTR (CANO module bit rate register)} & . & - & E & . & . & - & . & - & . & - & . \\
\hline & & & & F05EE & \multicolumn{8}{|l|}{COLIPT (CANo module last in-pointer register)} & - & R & - & - & - & - & - & - & - & - & - \\
\hline & & & & F05F0 & \multicolumn{8}{|l|}{CORGPT (CANO module receive history list register)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & F05F2 & \multicolumn{8}{|l|}{COLOPT (CANO module last out-pointer register)} & - & R & - & - & - & - & - & - & - & - & - \\
\hline & & & & F05F4 & \multicolumn{8}{|l|}{COTGPT (CANo module transmit history list register)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & F05F6 & \multicolumn{8}{|l|}{COTS (CANO module time stamp register)} & - & - & E & - & - & - & . & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F0600} & \multicolumn{8}{|l|}{COMDB0100 (CANo message data byte 01 register 00)} & . & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{CombBooo} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F0601 & \multicolumn{8}{|l|}{CombB100} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & \multirow{2}{*}{F0602} & \multicolumn{8}{|l|}{COMDB2300 (CANO message data byte 23 register 00)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{ComDB200} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & F0603 & \multicolumn{8}{|l|}{ComDB300} & - & E & - & . & - & - & . & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F0604} & \multicolumn{8}{|l|}{ComDB4500 (CANO message data Byte 45 register 00)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB400} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & F0605 & \multicolumn{8}{|l|}{COMDB500} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & \multirow{2}{*}{F0606} & \multicolumn{8}{|l|}{COMDB6700 (CANo message data byte 67 register 00)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB600} & . & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F0607 & \multicolumn{8}{|l|}{COMDB700} & . & E & . & - & - & - & - & - & - & - & . \\
\hline & & & & F0608 & \multicolumn{8}{|l|}{COMDLCOO (CANO message data length register 00 )} & - & E & - & - & - & - & - & - & - & - & . \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Necessary WAIT} & \multirow[b]{2}{*}{Address} & \multicolumn{8}{|c|}{110 register(SFR) name} & \multicolumn{3}{|c|}{R/W} & \multicolumn{8}{|c|}{Bit R/W} \\
\hline READ(MIN.) & READ(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bit0 & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multicolumn{4}{|l|}{\multirow[t]{26}{*}{}} & F0625 & \multicolumn{8}{|l|}{COMDB502} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F0626} & \multicolumn{8}{|l|}{C0MDB6702 (CANO message data byte 67 register 02)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB602} & - & E & . & - & . & - & - & - & - & - & . \\
\hline & & & & F0627 & \multicolumn{8}{|l|}{COMDB702} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F0628 & \multicolumn{8}{|l|}{COMDLC02 (CANO message data length register 02)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F0629 & \multicolumn{8}{|l|}{COMCONFO2 (CANO message configuration register 02)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F062A & \multicolumn{8}{|l|}{COMIDL02 (CANo message ID register 02L)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & F062C & \multicolumn{8}{|l|}{COMIDH02 (CANo message ID register 02H)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & F062E & \multicolumn{8}{|l|}{COMCTRLO2 (CANo message control register 02)} & - & - & E & - & - & - & \(\cdot\) & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F0630} & \multicolumn{8}{|l|}{COMDB0103 (CANO message data byte 01 register 03)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{СомDBооз} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F0631 & \multicolumn{8}{|l|}{COMDB103} & - & E & - & . & - & - & \(\cdot\) & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F0632} & \multicolumn{8}{|l|}{COMDB2303 (CANO message data byte 23 register 03)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{сомDB203} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F0633 & \multicolumn{8}{|l|}{СомDB303} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F0634} & \multicolumn{8}{|l|}{COMDB4503 (CANO message data byte 45 register 03)} & - & - & E & - & . & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB403} & - & E & - & - & . & - & . & - & - & - & . \\
\hline & & & & F0635 & \multicolumn{8}{|l|}{COMDB503} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F0636} & \multicolumn{8}{|l|}{COMDB6703 (CANO message data byte 67 register 03)} & . & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB603} & . & E & - & - & . & - & - & - & - & - & . \\
\hline & & & & F0637 & \multicolumn{8}{|l|}{ComDB703} & . & E & - & - & . & - & - & - & - & - & . \\
\hline & & & & F0638 & \multicolumn{8}{|l|}{COMDLC03 (CANO message data length register 03)} & - & E & - & - & - & - & \(\cdot\) & - & - & - & . \\
\hline & & & & F0639 & \multicolumn{8}{|l|}{COMCONFO3 (CANO message Configuration register 03)} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & F063A & \multicolumn{8}{|l|}{COMIDLO3 (CANO message ID register 03L)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & F063C & \multicolumn{8}{|l|}{COMIDH03 (CANO message ID register 03H)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline & & & & F063E & \multicolumn{8}{|l|}{COMCTRL03 (CANo message control register 03)} & . & - & E & - & - & - & - & - & - & - & . \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Necessary WAIT} & \multirow{2}{*}{Address} & \multicolumn{8}{|c|}{110 register(SFR) name} & \multicolumn{3}{|c|}{R/W} & \multicolumn{8}{|c|}{Bit R/W} \\
\hline READ(MIN.) & READ(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bit0 & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multicolumn{4}{|l|}{\multirow[t]{28}{*}{\begin{tabular}{l}
Retry-number \(\times 2+1\) \\
where the retry-number is calculated according to the following method: (Abort under radix point) \\
For read \\
Min. (1/fCAN) \(\times 3 /\) (1/fCLK) \\
Max. (1/fCAN) \(\times 4 /\) ( \(1 /\) fCLK \()\) \\
For 8 bit-write \\
Min. \((1 / \mathrm{fCAN}) \times 4 /(1 / \mathrm{fCLK})\) \\
Max. (1/fCAN) \(\times 5 /\) ( \(1 /\) fCLK \()\) \\
For 16 bit-write \\
Min. \((1 / \mathrm{fCAN}) \times 2 /(1 / \mathrm{fCLK})\) \\
Max. \((1 / \mathrm{fCAN}) \times 3 /(1 / \mathrm{fCLK})\)
\end{tabular}}} & F0657 & \multicolumn{8}{|l|}{C0MDB705} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & F0658 & \multicolumn{8}{|l|}{COMDLC05 (CANO message data length register 05)} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & F0659 & \multicolumn{8}{|l|}{COMCONFO5 (CANO message Configuration register 05)} & . & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F065A & \multicolumn{8}{|l|}{COMIDLO5 (CANO message ID register 05L)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & F065C & \multicolumn{8}{|l|}{COMIDH05 (CANO message ID register 05H)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & F065E & \multicolumn{8}{|l|}{COMCTRL05 (CANo message contro register 05)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F0660} & \multicolumn{8}{|l|}{COMDB0106 (CANO message data byte 01 register 06)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB006} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F0661 & \multicolumn{8}{|l|}{COMDB106} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F0662} & \multicolumn{8}{|l|}{COMDB2306 (CANo message data byte 23 register 06)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB206} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F0663 & \multicolumn{8}{|l|}{COMDB306} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F0664} & \multicolumn{8}{|l|}{COMDB4506 (CANO message data byte 45 register 06)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB406} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F0665 & \multicolumn{8}{|l|}{COMDB506} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F0666} & \multicolumn{8}{|l|}{COMDB6706 (CANO message data byte 67 register 06)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB606} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & F0667 & \multicolumn{8}{|l|}{COMDB706} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F0668 & \multicolumn{8}{|l|}{COMDLC06 (CANO message data length register 06)} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & F0669 & \multicolumn{8}{|l|}{COMCONF06 (CANO message Configuration register 06)} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & F066A & \multicolumn{8}{|l|}{COMIDLO6 (CANo message ID register 06L)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline & & & & F066C & \multicolumn{8}{|l|}{COMIDH06 (CANo message ID register 06H)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline & & & & F066E & \multicolumn{8}{|l|}{COMCTRLO6 (CANO message control register 06)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline & & & & \multirow{2}{*}{F0670} & \multicolumn{8}{|l|}{COMDB0107 (CANO message data byte 01 register 07)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB007} & - & E & - & - & - & - & - & - & - & - & - \\
\hline & & & & F0671 & \multicolumn{8}{|l|}{COMDB107} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F0672} & \multicolumn{8}{|l|}{COMDB2307 (CANO message data byte 23 register 07)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB207} & - & E & - & - & - & - & - & - & - & - & . \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Necessary WAlT} & \multirow[b]{2}{*}{Address} & \multicolumn{8}{|c|}{110 register(SFR) name} & \multicolumn{3}{|c|}{R/W} & \multicolumn{8}{|c|}{Bit R/W} \\
\hline READ(MIN.) & READ(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bit0 & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multicolumn{4}{|l|}{\multirow[t]{31}{*}{\begin{tabular}{l}
Retry-number \(\times 2+1\) \\
where the retry-number is calculated according to the following method: (Abort under radix point) \\
For read \\
Min. (1/fCAN) \(\times 3 /\) ( \(1 /\) fCLK \()\) \\
Max. \((1 / \mathrm{fCAN}) \times 4 /(1 / \mathrm{fCLK})\) \\
For 8 bit-write \\
Min. \((1 /\) fCAN \() \times 4 /(1 /\) fCLK \()\) \\
Max. \((1 /\) fCAN \() \times 5 /(1 / f C L K)\) \\
For 16 bit-write \\
Min. \((1 / \mathrm{fCAN}) \times 2 /(1 / \mathrm{fCLK})\) \\
Max. \((1 / \mathrm{fCAN}) \times 3 /(1 / \mathrm{fCLK})\)
\end{tabular}}} & F068E & \multicolumn{8}{|l|}{COMCTRL08 (CANO message control register 08)} & - & - & E & - & . & - & . & - & - & . & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB0109 (CANO message data byte 01 register 09)} & . & - & E & . & . & . & . & - & . & . & - \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB009} & - & E & - & - & - & - & - & - & . & - & . \\
\hline & & & & F0691 & \multicolumn{8}{|l|}{C0MDB109} & - & E & - & - & . & - & . & - & . & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB2309 (CANO message data byte 23 register 09)} & - & . & E & . & - & - & . & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB209} & . & E & - & - & - & - & . & - & - & - & . \\
\hline & & & & F0693 & \multicolumn{8}{|l|}{СомDB309} & . & E & . & - & - & - & - & - & - & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB4509 (CANO message data byte 45 register 09)} & . & . & E & - & . & - & . & - & . & . & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB409} & - & E & - & - & - & - & . & - & - & - & . \\
\hline & & & & F0695 & \multicolumn{8}{|l|}{C0MDB509} & - & E & . & - & - & - & . & - & . & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB6709 (CANO message data byte 67 register 09)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C0MDB609} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F0697 & \multicolumn{8}{|l|}{СомDB709} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F0698 & \multicolumn{8}{|l|}{COMDLC09 (CANO message data length register 09)} & - & E & . & - & - & - & - & - & - & - & . \\
\hline & & & & F0699 & \multicolumn{8}{|l|}{COMCONFO9 (CANO message Configuration register 09)} & - & E & - & - & - & - & . & - & - & - & . \\
\hline & & & & F069A & \multicolumn{8}{|l|}{COMIDL09 (CANO message ID register 09L)} & . & - & E & - & - & - & . & - & - & - & . \\
\hline & & & & F069C & \multicolumn{8}{|l|}{COMIDH09 (CANO message ID register 09H)} & - & - & E & - & - & - & - & - & . & - & . \\
\hline & & & & F069E & \multicolumn{8}{|l|}{COMCTRLO9 (CANO message control register 09)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F06A0} & \multicolumn{8}{|l|}{COMDB0110 (CANO message data byte 01 register 10)} & - & - & E & - & - & - & . & - & . & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{ComDB010} & - & E & - & - & - & - & - & - & . & - & . \\
\hline & & & & F06A1 & \multicolumn{8}{|l|}{C0MDB110} & - & E & - & - & - & - & . & - & . & - & . \\
\hline & & & & \multirow{2}{*}{F06A2} & \multicolumn{8}{|l|}{COMDB2310 (CANO message data byte 23 register 10)} & - & - & E & - & - & - & . & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB210} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F06A3 & \multicolumn{8}{|l|}{сомDB310} & - & E & . & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F06A4} & \multicolumn{8}{|l|}{COMDB4510 (CANO message data byte 45 register 10)} & . & - & E & . & - & - & . & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{ComDB410} & . & E & - & - & - & - & . & - & - & . & . \\
\hline & & & & F06A5 & \multicolumn{8}{|l|}{C0MDB510} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F06A6} & \multicolumn{8}{|l|}{COMDB6710 (CANO message data byte 67 register 10)} & . & . & E & . & . & - & . & - & . & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB610} & - & E & - & - & - & - & . & - & - & - & . \\
\hline & & & & F06A7 & \multicolumn{8}{|l|}{COMDB710} & - & E & - & - & - & - & . & - & - & - & . \\
\hline & & & & F06A8 & \multicolumn{8}{|l|}{COMDLC10 (CANO message data length register 10)} & . & E & . & . & . & . & . & . & . & . & . \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Necessary WAIT} & \multirow{2}{*}{Address} & \multicolumn{8}{|c|}{110 register(SFR) name} & \multicolumn{3}{|c|}{R/W} & \multicolumn{8}{|c|}{Bit R/W} \\
\hline READ(MIN.) & READ(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bito & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multicolumn{4}{|l|}{\multirow[t]{31}{*}{\begin{tabular}{l}
Retry-number \(\times 2+1\) \\
where the retry-number is calculated according to the following method: (Abort under radix point) \\
For read \\
Min. \((1 /\) fCAN \() \times 3 /(1 /\) fCLK \()\) \\
Max. (1/fCAN) \(\times 4 /\) ( \(1 /\) fCLK \()\) \\
For 8 bit-write \\
Min. \((1 / \mathrm{fCAN}) \times 4 /(1 / \mathrm{fCLK})\) \\
Max. (1/fCAN) \(\times 5 /\) ( \(1 /\) fCLK \()\) \\
For 16 bit-write \\
Min. \((1 / \mathrm{fCAN}) \times 2 /\) (1/fCLK) \\
Max. (1/fCAN) \(\times 3 /(1 /\) fcLK \()\)
\end{tabular}}} & \multirow{2}{*}{F06C6} & \multicolumn{8}{|l|}{COMDB6712 (CANO message data byte 67 register 12)} & . & - & E & . & . & - & - & . & . & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C0MDB612} & - & E & . & . & . & . & . & - & . & - & . \\
\hline & & & & F06C7 & \multicolumn{8}{|l|}{COMDB712} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F06C8 & \multicolumn{8}{|l|}{COMDLC12 (CANO message data length register 12)} & . & E & . & . & . & . & . & - & - & - & . \\
\hline & & & & F06C9 & \multicolumn{8}{|l|}{COMCONF12 (CANO message Configuration register 12)} & . & E & . & - & - & - & . & . & . & - & . \\
\hline & & & & F06CA & \multicolumn{8}{|l|}{COMIDL12 (CANo message ID register 12L)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & F06CC & \multicolumn{8}{|l|}{COMIDH12 (CANo message ID register 12H)} & . & . & E & . & . & . & . & - & - & - & . \\
\hline & & & & F06CE & \multicolumn{8}{|l|}{COMCTRL12 (CANO message control register 12)} & . & - & E & - & . & - & - & - & . & - & . \\
\hline & & & & \multirow{2}{*}{F06D0} & \multicolumn{8}{|l|}{COMDB0113 (CANo message data byte 01 register 13)} & - & - & E & - & - & - & . & - & . & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C0MDB013} & . & E & . & - & - & - & - & - & - & - & . \\
\hline & & & & F06D1 & \multicolumn{8}{|l|}{COMDB113} & . & E & - & - & - & - & . & - & . & - & . \\
\hline & & & & \multirow{2}{*}{F06D2} & \multicolumn{8}{|l|}{COMDB2313 (CANO message data byte 23 register 13)} & . & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C0MDB213} & - & E & . & - & - & - & - & - & - & - & . \\
\hline & & & & F06D3 & \multicolumn{8}{|l|}{COMDB313} & . & E & . & - & - & - & . & - & . & - & . \\
\hline & & & & \multirow{2}{*}{F06D4} & \multicolumn{8}{|l|}{COMDB4513 (CANO message data byte 45 register 13)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C0MDB413} & . & E & . & . & . & - & . & - & . & - & . \\
\hline & & & & F06D5 & \multicolumn{8}{|l|}{C0MDB513} & - & E & . & - & - & - & - & - & - & - & . \\
\hline & & & & \multirow{2}{*}{F06D6} & \multicolumn{8}{|l|}{COMDB6713 (CANo message data byte 67 register 13)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{C0MDB613} & . & E & . & - & - & - & - & - & . & - & . \\
\hline & & & & F06D7 & \multicolumn{8}{|l|}{C0MDB713} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F06D8 & \multicolumn{8}{|l|}{COMDLC13 (CANo message data length register 13)} & - & E & - & - & - & - & - & - & . & - & . \\
\hline & & & & F06D9 & \multicolumn{8}{|l|}{COMCONF13 (CANO message Configuration register 13)} & - & E & . & - & - & - & . & - & . & - & . \\
\hline & & & & F06DA & \multicolumn{8}{|l|}{COMIDL13 (CANo message ID register 13L)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & & & & F06DC & \multicolumn{8}{|l|}{COMIDH13 (CANO message ID register 13H)} & . & . & E & . & . & - & - & . & - & - & . \\
\hline & & & & F06DE & \multicolumn{8}{|l|}{COMCTRL13 (CAN0 message control register 13)} & . & - & E & - & . & - & . & . & . & - & . \\
\hline & & & & \multirow{2}{*}{F06E0} & \multicolumn{8}{|l|}{COMDB0114 (CANO message data byte 01 register 14)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB014} & . & E & - & - & - & - & - & . & . & - & . \\
\hline & & & & F06E1 & \multicolumn{8}{|l|}{ComDB114} & - & E & . & - & - & - & - & - & . & - & . \\
\hline & & & & \multirow{2}{*}{F06E2} & \multicolumn{8}{|l|}{COMDB2314 (CANO message data byte 23 register 14)} & - & - & E & - & - & - & - & - & . & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{COMDB214} & - & E & - & - & - & - & - & - & - & - & . \\
\hline & & & & F06E3 & \multicolumn{8}{|l|}{COMDB314} & . & E & . & . & . & . & . & . & . & . & . \\
\hline
\end{tabular}


\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline  & \multicolumn{4}{|c|}{Necessary WAlT} & \multirow[b]{2}{*}{Address} & \multicolumn{8}{|c|}{110 register(SFR) name} & \multicolumn{3}{|c|}{R/W} & \multicolumn{8}{|c|}{Bit R/W} \\
\hline \[
\underset{N}{N}
\] & READ(MIN.) & READ(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bit0 & 1 & , & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \[
\underset{\sim}{\circ} \underset{\sim}{\underset{\sim}{2}}
\] & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{FFF12} & \multicolumn{8}{|l|}{SDR01 (Serial data register 01)} & - & - & E & . & . & - & - & - & - & - & . \\
\hline  & & & & & & \multicolumn{8}{|l|}{SDR01L} & . & E & - & . & . & . & . & . & - & - & . \\
\hline \[
\stackrel{F}{\circ}
\] & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{FFF14} & \multicolumn{8}{|l|}{SDR10 (Serial data register 10 )} & - & - & E & . & - & - & - & - & - & - & . \\
\hline & & & & & & \multicolumn{8}{|l|}{SDR10L} & - & E & - & . & . & . & . & - & - & - & . \\
\hline < & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{FFF16} & \multicolumn{8}{|l|}{SDR11 (Serial data register 11)} & - & - & E & - & - & . & - & - & - & - & - \\
\hline \[
\stackrel{\rightharpoonup}{\circ}
\] & & & & & & \multicolumn{8}{|l|}{SDR11L} & - & E & . & . & . & . & . & - & - & - & . \\
\hline & . & . & . & . & FFF18 & \multicolumn{8}{|l|}{TDR00 (Timer data register 00)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline & . & . & . & . & FFF1A & \multicolumn{8}{|l|}{TDR01 (Timer data register 01)} & - & - & E & . & . & . & - & - & - & - & . \\
\hline & . & . & . & . & FFF1E & \multicolumn{8}{|l|}{ADCR (10 bit ADD conversion result register)} & - & - & R & - & - & - & - & - & - & - & . \\
\hline & . & . & . & . & ffF1F & \multicolumn{8}{|l|}{ADCRH (8 bit ADD conversion result register)} & - & R & - & . & . & - & - & - & - & - & - \\
\hline & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multicolumn{2}{|l|}{\multirow{2}{*}{- .}} & \multirow{2}{*}{FFF20} & \multicolumn{8}{|l|}{PMO (Port mode register 0)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline ) & & & & & & PMO_7 & PMO_6 & PMO_5 & PMO_4 & PMO_3 & PMO_2 & PMO_1 & PMO_0 & & & & E & E & E & E & E & E & E & E \\
\hline & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multicolumn{2}{|l|}{\multirow{2}{*}{- .}} & \multirow{2}{*}{FFF21} & \multicolumn{8}{|l|}{PM1 (Port mode register 1)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline \(\underline{L}\) & & & & & & PM1_7 & PM1_6 & PM1_5 & PM1_4 & PM1_3 & PM1_2 & PM1_1 & PM1_0 & & & & E & E & E & E & E & E & E & E \\
\hline (1) & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{\(\cdot\)} & \multicolumn{2}{|l|}{\multirow{2}{*}{- .}} & \multirow[b]{2}{*}{FFF22} & \multicolumn{8}{|l|}{PM2 (Port mode register 2)} & E & E & - & E & E & E & E & E & E & E & E \\
\hline & & & & & & PM2_7 & PM2_6 & PM2. 5 & PM2_4 & PM2.3 & PM2_2 & PM2_1 & PM2_0 & & & & E & E & E & E & E & E & E & E \\
\hline & \multirow{2}{*}{\(\cdot\)} & \multirow{2}{*}{\(\cdot\)} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow[b]{2}{*}{FFF23} & \multicolumn{8}{|l|}{PM3 (Port mode register 3)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & & PM3_7 & PM3_6 & PM3_5 & PM3_4 & PM3_3 & PM3_2 & PM3_1 & PM3_0 & & & & E & E & E & E & E & E & E & E \\
\hline & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{\(\cdot\)} & \multirow[b]{2}{*}{FFF24} & \multicolumn{8}{|l|}{PM4 (Port mode register 4)} & & E & . & R & R & R & R & R & R & R & E \\
\hline & & & & & & & & & & & & & PM4_0 & & & & - & - & - & - & - & - & - & E \\
\hline & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{.} & \multirow[b]{2}{*}{.} & \multirow[b]{2}{*}{FFF25} & \multicolumn{8}{|l|}{PM5 (Port mode register 5)} & & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & & PM5_7 & PM5_6 & PM5_5 & PM5_4 & PM5_3 & PM5_2 & PM5_1 & PM5_0 & & & & E & E & E & E & E & E & E & E \\
\hline & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{.} & \multirow{2}{*}{-} & \multirow[b]{2}{*}{FFF26} & \multicolumn{8}{|l|}{PM6 (Port mode register 6)} & E & E & - & R & E & E & E & E & E & E & E \\
\hline & & & & & & & PM6_6 & PM6_5 & PM6_4 & PM6_3 & PM6_2 & PM6_1 & PM6_0 & & & & - & E & E & E & E & E & E & E \\
\hline & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow[b]{2}{*}{FFF27} & \multicolumn{8}{|l|}{PM7 (Port mode register 7)} & E & E & . & R & R & E & E & E & E & E & E \\
\hline & & & & & & & & PM7_5 & PM7_4 & PM7_3 & PM7_2 & PM7_1 & PM7_0 & & & & - & - & E & E & E & E & E & E \\
\hline & \multirow[b]{2}{*}{\(\cdot\)} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{FFF28} & \multicolumn{8}{|l|}{PM8 (Port mode register 8)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & & PM8_7 & PM8_6 & PM8_5 & PM8_4 & PM8_3 & PM8_2 & PM8_1 & PM8_0 & & & & E & E & E & E & E & E & E & E \\
\hline & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow{2}{*}{-} & \multirow[b]{2}{*}{FFF29} & \multicolumn{8}{|l|}{PM9 (Port mode register 9)} & E & E & - & E & E & E & E & E & E & E & E \\
\hline & & & & & & PM9 7 & РM9_6 & PM9_5 & PM9_4 & PM9 3 & PM9_2 & PM9_1 & PM9_0 & & & & E & E & E & E & E & E & E & E \\
\hline
\end{tabular}


\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Necessary WAIT} & \multirow[b]{2}{*}{Address} & \multicolumn{8}{|c|}{110 register(SFR) name} & \multicolumn{3}{|c|}{R/W} & \multicolumn{8}{|c|}{Bit R/W} \\
\hline READ(MIN.) & READ(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bit0 & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline . & . & . & . & FFF6A & \multicolumn{8}{|l|}{TDR05 (Timer data register 05)} & - & - & E & . & . & . & . & . & . & . & . \\
\hline . & . & . & . & FFF6C & \multicolumn{8}{|l|}{TDR06 (Timer data register 06)} & - & - & E & . & . & . & . & . & . & . & . \\
\hline . & . & . & . & FFF6E & \multicolumn{8}{|l|}{TDR07 (Timer data register 07)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline . & . & . & . & FFF70 & \multicolumn{8}{|l|}{TDR10 (Timer data register 10)} & - & - & E & . & . & - & . & - & . & . & . \\
\hline . & . & . & . & FFF72 & \multicolumn{8}{|l|}{TDR11 (Timer data register 11)} & - & - & E & . & - & - & . & . & . & - & . \\
\hline . & . & . & . & FFF74 & \multicolumn{8}{|l|}{TDR12 (Timer data register 12)} & - & - & E & - & - & - & - & - & . & - & . \\
\hline . & . & . & . & fFF76 & \multicolumn{8}{|l|}{TDR13 (Timer data register 13)} & - & - & E & . & . & - & - & . & . & - & . \\
\hline . & . & . & . & FFF78 & \multicolumn{8}{|l|}{TDR14 (Timer data register 14)} & - & - & E & . & . & - & . & . & . & . & . \\
\hline . & . & . & . & FFF7A & \multicolumn{8}{|l|}{TDR15 (Timer data register 15)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline . & . & . & . & FFFFTC & \multicolumn{8}{|l|}{TDR16 (Timer data register 16)} & - & - & E & - & . & . & . & . & . & - & . \\
\hline . & . & . & . & FFF7E & \multicolumn{8}{|l|}{TDR17 (Timer data register 17)} & - & - & E & - & - & - & - & - & . & - & . \\
\hline . & . & - & . & FFF90 & \multicolumn{8}{|l|}{TDR20 (Timer data register 20)} & - & - & E & - & - & - & - & - & - & - & . \\
\hline . & . & . & . & FFF92 & \multicolumn{8}{|l|}{TDR21 (Timer data register 21)} & - & - & E & . & . & - & - & - & . & - & . \\
\hline . & . & . & . & FFF94 & \multicolumn{8}{|l|}{TDR22 (Timer data register 22)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline . & . & . & . & FFF96 & \multicolumn{8}{|l|}{TDR23 (Timer data register 23)} & - & - & E & . & - & - & . & - & - & - & . \\
\hline . & . & . & . & FFF98 & \multicolumn{8}{|l|}{TDR24 (Timer data register 24)} & - & - & E & . & - & - & . & . & . & . & . \\
\hline . & . & . & . & FFF9A & \multicolumn{8}{|l|}{TDR25 (Timer data register 25)} & - & - & E & - & - & - & - & - & - & - & - \\
\hline . & . & . & . & FFFgC & \multicolumn{8}{|l|}{TDR26 (Timer data register 26)} & - & - & E & - & . & - & - & . & . & - & . \\
\hline . & . & . & . & FFF9E & \multicolumn{8}{|l|}{TDR27 (Timer data register 27)} & - & - & E & - & - & - & . & . & . & - & . \\
\hline . & . & . & . & FFFAO & \multicolumn{8}{|l|}{CMC (Clock operation mode control register)} & - & E & - & - & - & - & - & - & - & - & . \\
\hline \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow[b]{2}{*}{FFFA1} & \multicolumn{8}{|l|}{CSC (Clock operation status control register)} & E & E & . & E & E & R & R & R & R & R & E \\
\hline & & & & & MSTOP & XTSTOP & & & & & & HIOSTOP & & & & E & E & - & - & . & - & - & E \\
\hline \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{FFFA2} & \multicolumn{8}{|l|}{OSTC (Oscillation stabilization time counter status register)} & R & R & . & R & R & R & R & R & R & R & R \\
\hline & & & & & MOST8 & & & MOST11 & MOST13 & MOST15 & MOST17 & MOST18 & & & & R & R & R & R & R & R & R & R \\
\hline . & . & . & . & FFFA3 & \multicolumn{8}{|l|}{OSTS (Oscillation stabilization time select register)} & - & E & . & - & - & - & . & . & . & . & . \\
\hline \multirow{2}{*}{.} & \multirow[t]{2}{*}{.} & \multirow[t]{2}{*}{.} & \multirow{2}{*}{.} & \multirow{2}{*}{FFFA4} & \multicolumn{8}{|l|}{CKC (Clock control register)} & E & E & . & R & E & R & E & R & R & R & R \\
\hline & & & & & cLs & css & mcs & мсмо & & & & & & & & R & E & R & E & . & . & . & . \\
\hline \multirow[b]{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{FFFA5} & \multicolumn{8}{|l|}{CKS0 (Clock output select register 0)} & E & E & . & E & R & R & R & E & E & E & E \\
\hline & & & & & \multicolumn{8}{|l|}{\multirow[b]{2}{*}{RESF (Reset control flag register)}} & & & & E & - & - & . & E & E & E & E \\
\hline . & . & . & . & FFFA8 & & & & & & & & & - & R & . & . & . & . & . & . & . & . & . \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Necessary WAIT} & \multirow{2}{*}{Address} & \multicolumn{8}{|c|}{110 register(SFR) name} & \multicolumn{3}{|c|}{R/W} & \multicolumn{8}{|c|}{Bit R/W} \\
\hline READ(MIN.) & READ(MAX.) & WRITE(MIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bito & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[t]{3}{*}{.} & \multirow[t]{3}{*}{-} & \multirow[t]{3}{*}{-} & \multirow[t]{3}{*}{-} & \multirow{3}{*}{FFFDO} & \multicolumn{8}{|l|}{IF2 (Interrupt request flag register 2)} & . & - & E & - & . & . & . & . & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{IF2L (Interrupt request flag register 2L)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & CORECIF & cowUPIF & COERRIF & C1wUPIF & C1ERRIF & TMIF07 & TMIF06 & TMIFO5 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{FFFD1} & \multicolumn{8}{|l|}{IF2H (interrupt request flag register 2H)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & FLIF & CIRECIF & MDIF & TMIF13 & TMIF12 & TMF11 & TMIF10 & COTRXIF & & & & E & E & E & E & E & E & E & E \\
\hline \multirow{3}{*}{-} & \multirow{3}{*}{-} & \multirow{3}{*}{-} & \multirow{3}{*}{-} & \multirow{3}{*}{FFFD2} & \multicolumn{8}{|l|}{IF3 (Interrupt request flag register 3)} & . & - & E & . & . & - & . & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{IF3L (Interrupt request flag register 3L)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & TM1F22 & TMIF21 & TMIF20 & TMIF17 & TMIF16 & TMF15 & TMIF14 & C1TRXIF & & & & E & E & E & E & E & E & E & E \\
\hline \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{FFFD3} & \multicolumn{8}{|l|}{IF3H (Interrupt request tlag register 3H)} & E & E & - & R & R & R & E & E & E & E & E \\
\hline & & & & & & & & DMAIF3 & DMAIF2 & TMIF26 & TMIF24 & TMIF23 & & & & - & . & - & E & E & E & E & E \\
\hline \multirow{3}{*}{-} & \multirow{3}{*}{-} & \multirow{3}{*}{-} & \multirow{3}{*}{-} & \multirow{3}{*}{FFFD4} & \multicolumn{8}{|l|}{MK2 (Interrupt mask flag register 2)} & . & - & E & . & - & - & . & . & . & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{MK2L (Interrupt mask flag register 2L)} & E & E & - & E & E & E & E & E & E & E & E \\
\hline & & & & & CORECMK & COWUPMK & COERRMK & C1WUPMK & C1ERRMK & тМмК07 & тммко6 & тммко5 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{-} & \multirow{2}{*}{FFFD5} & \multicolumn{8}{|l|}{MK2H (Interrupt mask flag register 2H)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & FLMK & CIRECMK & MDмK & ТММК13 & TMМК12 & тммк11 & ТММК10 & СотRXMK & & & & E & E & E & E & E & E & E & E \\
\hline \multirow{3}{*}{-} & \multirow{3}{*}{-} & \multirow{3}{*}{-} & \multirow{3}{*}{-} & \multirow{3}{*}{FFFD6} & \multicolumn{8}{|l|}{MK3 (Interrupt mask flag register 3)} & . & - & E & . & . & . & . & . & . & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{MK3L (Interrupt mask flag register 3L)} & E & E & - & E & E & E & E & E & E & E & E \\
\hline & & & & & тммк22 & ТММК21 & ТМмк20 & TMмК17 & ТММК16 & тммк15 & тммк14 & С1тRхмк & & & & E & E & E & E & E & E & E & E \\
\hline \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{FFFD7} & \multicolumn{8}{|l|}{MK3H (Interrupt mask flag register 3H)} & E & E & . & R & R & R & E & E & E & E & E \\
\hline & & & & & & & & DМАМКЗ & DMAMK2 & тМмК26 & тммк24 & тммк23 & & & & - & . & - & E & E & E & E & E \\
\hline \multirow{3}{*}{-} & \multirow{3}{*}{-} & \multirow{3}{*}{-} & \multirow{3}{*}{-} & \multirow{3}{*}{FFFD8} & \multicolumn{8}{|l|}{PR02 (Priority specification flag register 02)} & . & - & E & . & . & . & . & . & . & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{PR02L (Priority specification flag register 02L)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & CORECPRO & COWUPPRO & COERRPRO & C1WUPPR0 & C1ERRPR0 & TMPR007 & TMPR006 & TMPR005 & & & & E & E & E & E & E & E & E & E \\
\hline \multirow{2}{*}{.} & \multirow[b]{2}{*}{.} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{FFFD9} & \multicolumn{8}{|l|}{PR02H (Priority specification flag register 02H)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & FLPRO & C1RECPRO & MDPR0 & TMPR013 & TMPR012 & TMPR011 & TMPR010 & COTRXPRO & & & & E & E & E & E & E & E & E & E \\
\hline \multirow{3}{*}{-} & \multirow{3}{*}{-} & \multirow{3}{*}{-} & \multirow{3}{*}{-} & \multirow{3}{*}{FFFDA} & \multicolumn{8}{|l|}{PR03 (Priority speeification flag register 03)} & - & - & E & . & - & - & . & - & - & - & . \\
\hline & & & & & \multicolumn{8}{|l|}{PR03L (Priority specification flag register 03L)} & E & E & . & E & E & E & E & E & E & E & E \\
\hline & & & & & TMPR022 & TMPR021 & TMPR020 & TMPR017 & TMPR016 & TMPR015 & TMPR014 & C1TRXPR0 & & & & E & E & E & E & E & E & E & E \\
\hline
\end{tabular}


\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Necessary wait} & \multirow[b]{2}{*}{Address} & \multicolumn{8}{|c|}{100 register(SFR) name} & \multicolumn{3}{|c|}{RW} & \multicolumn{8}{|c|}{Bit R/w} \\
\hline Readmin.) & READ(MAX.) & WRITEMIN.) & WRITE(MAX.) & & Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bito & 1 & 8 & 16 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & & & & \multirow[b]{2}{*}{FFFF4} & \multicolumn{8}{|l|}{MDBH (Multipication input datar egister \(\mathrm{B}(\mathrm{H})\) )} & - & - & E & - & - & - & - & - & & & \\
\hline & & & . & & \multicolumn{8}{|l|}{MULOH (Higher multipication result storage register)} & - & - & E & - & - & - & - & - & - & - & \\
\hline & & & & \multirow[b]{2}{*}{fFFF6} & \multicolumn{8}{|l|}{MOBL (Multipication input datar egister \(B(L)\)} & - & - & E & - & - & - & - & - & & - & \\
\hline & - & . & . & & \multicolumn{8}{|l|}{MULOL (Lower mutipicicaion resul storage register)} & - & - & E & - & - & - & - & - & - & & \\
\hline & \multirow[b]{2}{*}{.} & \multirow[b]{2}{*}{.} & \multirow[b]{2}{*}{\(\cdots\)} & \multirow[b]{2}{*}{FFFFE} & \multicolumn{8}{|l|}{PMC (Processor mode control register)} & E & E & . & R & R & R & R & R & R & R & E \\
\hline . & & & & & & & & & & & & mas & & & & & & & & & & & E \\
\hline
\end{tabular}

\section*{REVISION HISTORY}

\section*{Major Revisions in This Edition}
\begin{tabular}{|c|c|c|}
\hline Page & Description & Classification \\
\hline \multirow[t]{2}{*}{Throughout} & Addition of 128-pin products, and 384 KB and 512 KB of flash ROM products & (d) \\
\hline & Deletion of HOCODIV register and line over SCK signal & (a) \\
\hline \multicolumn{3}{|l|}{CHAPTER 4 PORT FUNCTIONS} \\
\hline p. 291 & Change of Figure 4-75. Format of STSEL0 Register & (a) \\
\hline p. 293 & Change of Figure 4-77. Format of SGSEL Register & (a) \\
\hline p. 294 & Change of Figure 4-78. Format of RTCSEL Register & (a) \\
\hline \multicolumn{3}{|l|}{CHAPTER 5 CLOCK GENERATOR} \\
\hline p. 316 & Change of Figure 5-2. Block Diagram of PLL Circuit & (a) \\
\hline \multicolumn{3}{|l|}{CHAPTER 7 REAL-TIME CLOCK} \\
\hline p. 494 & Change of Figure 7-4. Format of Watch Error Correction Register (SUBCUDW) & (a) \\
\hline p. 504 & Change of Figure 7-15. Format of Watch Error Correction Register (SUBCUD) & (a) \\
\hline p.514, 515 & Change of 7.4.6 Example of watch error correction of real-time clock & (a) \\
\hline \multicolumn{3}{|l|}{CHAPTER 12 SERIAL ARRAY UNIT} \\
\hline p. 635 & Addition of description in Figure 12-27. Initial Setting Procedure for Master Transmission & (c) \\
\hline p. 637 & Addition of description in Figure 12-29. Procedure for Resuming Master Transmission & (c) \\
\hline p. 647 & Addition of description in Figure 12-37. Procedure for Resuming Master Reception & (c) \\
\hline p. 648 & Addition of description in Figure 12-38. Timing Chart of Master Reception (in Single-Reception Mode) & (c) \\
\hline p. 658 & Addition of description in Figure 12-45. Procedure for Resuming Master Transmission/Reception & (c) \\
\hline p. 667 & Addition of description in Figure 12-51. Initial Setting Procedure for Slave Transmission & (c) \\
\hline p. 669 & Addition of description in Figure 12-53. Procedure for Resuming Slave Transmission & (c) \\
\hline p. 677 & Addition of description in Figure 12-59. Initial Setting Procedure for Slave Reception & (c) \\
\hline p. 678 & Addition of description in Figure 12-61. Procedure for Resuming Slave Reception & (c) \\
\hline p. 686 & Addition of description in Figure 12-67. Procedure for Resuming Slave Transmission/Reception & (c) \\
\hline p. 721 & Addition of description in Figure 12-91. Initial Setting Procedure for Address Field Transmission & (c) \\
\hline p. 748 & Addition of Table 12-15. Relationship between register settings and pins (Channel 0 and 1 of unit 0: UARTO) & (c) \\
\hline \multicolumn{3}{|l|}{CHAPTER 21 INTERRUPT FUNCTIONS} \\
\hline p. 1147 & Change of title 21.3 (4) External interrupt rising edge enable register 0 (EGPO) and external interrupt falling edge enable register 0 (EGN0) & (c) \\
\hline \multicolumn{3}{|l|}{CHAPTER 25 VOLTAGE DETECTOR} \\
\hline p. 1214 & Change of Figure 25-10. Delay from the Time LVD Reset Source is Generated until the Time LVD Reset Has been Generated or Released & (b) \\
\hline \multicolumn{3}{|l|}{CHAPTER 33 ELECTRICAL SPECIFICATIONS (J GRADE PRODUCT)} \\
\hline Throughout & Addition and change of descriptions & (b) (c) \\
\hline \multicolumn{3}{|l|}{CHAPTER 34 ELECTRICAL SPECIFICATIONS (L GRADE PRODUCT)} \\
\hline Throughout & Addition and change of descriptions & (b) (c) \\
\hline
\end{tabular}

Remark "Classification" in the above table classifies revisions as follows
(a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
(d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

RL78/D1A User's Manual: Hardware

Publication Date: Rev.0.04 Feb 22, 2013
Rev.1.10 Mar 23, 2015

Published by: Renesas Electronics Corporation

\section*{RENESAS}

Refer to "http://www.renesas.com/" for the latest and detailed information.
Renesas Electronics America Inc.
2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130
Renesas Electronics Canada Limited
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004
Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900
Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327
Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100191, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679
Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999
Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022
Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan
Fax: +886 2-8175-967
Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit \#06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300
Renesas Electronics Malaysia Sdn.Bhd.
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, JIn Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510
Renesas Electronics India Pvt. Ltd.
No. \(777 \mathrm{C}, 100\) Feet Road, HALII Stage, Indiranagar, Bangalore, India
Tel: +91-80-67208700, Fax: +91-80-67208777
Renesas Electronics Korea Co., Ltd.
12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141

RL78/D1A```


[^0]:    Remark fx: X1 clock frequency

