

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

SH7280 Group, SH7243 Group

User's Manual: Hardware

Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine family



Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is
 subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please
 confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to
 additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.



How to Use This Manual

1. Objective and Target Users

This manual was written to explain the hardware functions and electrical characteristics of this LSI to the target users, i.e. those who will be using this LSI in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logic circuits, and microcomputers.

This manual is organized in the following items: an overview of the product, descriptions of the CPU, system control functions, and peripheral functions, electrical characteristics of the device, and usage notes.

When designing an application system that includes this LSI, take all points to note into account. Points to note are given in their contexts and at the final part of each section, and in the section giving usage notes.

The list of revisions is a summary of major points of revision or addition for earlier versions. It does not cover all revised items. For details on the revised points, see the actual locations in the manual.

The following documents have been prepared for the SH7280 and SH7243 Groups. Before using any of the documents, please visit our web site to verify that you have the most up-to-date available version of the document.

Document Type	Contents	Document Title	Document No.
Data Sheet	Overview of hardware and electrical characteristics	_	_
User's Manual: Hardware	Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, and timing charts) and descriptions of operation	SH7280 Group, SH7243 Group User's Manual: Hardware	This manual
User's Manual: Software	Detailed descriptions of the CPU and instruction set	SH-2A, SH2A-FPU Software Manual	REJ09B0051
Application Note	Examples of applications and sample programs	The latest versions are available web site.	ailable from our
Renesas Technical Update	Preliminary report on the specifications of a product, document, etc.	_	



2. Description of Numbers and Symbols

Aspects of the notations for register names, bit names, numbers, and symbolic names in this manual are explained below.

(1) Overall notation

In descriptions involving the names of bits and bit fields within this manual, the modules and registers to which the bits belong may be clarified by giving the names in the forms "module name". "register name". "bit name" or "register name". "bit name".

(2) Register notation

The style "register name"_"instance number" is used in cases where there is more than one instance of the same function or similar functions.

[Example] CMCSR_0: Indicates the CMCSR register for the compare-match timer of channel 0.

(3) Number notation

Binary numbers are given as B'nnnn (B' may be omitted if the number is obviously binary), hexadecimal numbers are given as H'nnnn or 0xnnnn, and decimal numbers are given as nnnn.

[Examples] Binary: B'11 or 11


Hexadecimal: H'EFA0 or 0xEFA0

Decimal: 1234

(4) Notation for active-low

An overbar on the name indicates that a signal or pin is active-low.


[Example] WDTOVF



Note: The bit names and sentences in the above figure are examples and have nothing to do with the contents of this manual.

3. Description of Registers

Each register description includes a bit chart, illustrating the arrangement of bits, and a table of bits, describing the meanings of the bit settings. The standard format and notation for bit charts and tables are described below.



Note: The bit names and sentences in the above figure are examples, and have nothing to do with the contents of this manual.

(1) Bit

Indicates the bit number or numbers.

In the case of a 32-bit register, the bits are arranged in order from 31 to 0. In the case of a 16-bit register, the bits are arranged in order from 15 to 0.

(2) Bit name

Indicates the name of the bit or bit field.

When the number of bits has to be clearly indicated in the field, appropriate notation is included (e.g., ASID[3:0]).

A reserved bit is indicated by "-".

Certain kinds of bits, such as those of timer counters, are not assigned bit names. In such cases, the entry under Bit Name is blank.

(3) Initial value

Indicates the value of each bit immediately after a power-on reset, i.e., the initial value.

- 0: The initial value is 0
- 1: The initial value is 1
- -: The initial value is undefined

(4) R/W

For each bit and bit field, this entry indicates whether the bit or field is readable or writable,

or both writing to and reading from the bit or field are impossible.

The notation is as follows:

R/W: The bit or field is readable and writable.

R/(W): The bit or field is readable and writable.

However, writing is only performed to flag clearing.

R: The bit or field is readable.

"R" is indicated for all reserved bits. When writing to the register, write

the value under Initial Value in the bit chart to reserved bits or fields.

W: The bit or field is writable.

(5) Description

Describes the function of the bit or field and specifies the values for writing.

4. Description of Abbreviations

The abbreviations used in this manual are listed below.

• Abbreviations specific to this product

Abbreviation	Description
BSC	Bus controller
CPG	Clock pulse generator
DTC	Data transfer controller
INTC	Interrupt controller
SCI	Serial communication interface
WDT	Watchdog timer

• Abbreviations other than those listed above

Abbreviation	Description
ACIA	Asynchronous communication interface adapter
bps	Bits per second
CRC	Cyclic redundancy check
DMA	Direct memory access
DMAC	Direct memory access controller
GSM	Global System for Mobile Communications
Hi-Z	High impedance
IEBus	Inter Equipment Bus
I/O	Input/output
IrDA	Infrared Data Association
LSB	Least significant bit
MSB	Most significant bit
NC	No connection
PLL	Phase-locked loop
PWM	Pulse width modulation
SFR	Special function register
SIM	Subscriber Identity Module
UART	Universal asynchronous receiver/transmitter
VCO	Voltage-controlled oscillator

All trademarks and registered trademarks are the property of their respective owners.



Contents

Section	on 1 Ov	verview	1
1.1	SH7286,	SH7285, and SH7243 Features	1
1.2	Block Di	agramagram	9
1.3	Pin Assig	nment	11
1.4	Pin Funct	tions	14
Section	on 2 CP	PU	23
2.1		Configuration	
	2.1.1	General Registers	
	2.1.2	Control Registers	
	2.1.3	System Registers	
	2.1.4	Register Banks	
	2.1.5	Initial Values of Registers	27
2.2	Data Fori	mats	28
	2.2.1	Data Format in Registers	28
	2.2.2	Data Formats in Memory	28
	2.2.3	Immediate Data Format	29
2.3	Instruction	on Features	30
	2.3.1	RISC-Type Instruction Set	30
	2.3.2	Addressing Modes	34
	2.3.3	Instruction Format	39
2.4	Instructio	on Set	43
	2.4.1	Instruction Set by Classification	43
	2.4.2	Data Transfer Instructions	48
	2.4.3	Arithmetic Operation Instructions	52
	2.4.4	Logic Operation Instructions	55
	2.4.5	Shift Instructions	56
	2.4.6	Branch Instructions	57
	2.4.7	System Control Instructions	58
	2.4.8	Bit Manipulation Instructions	60
2.5	Processin	g States	61
Section	on 3 MO	CU Operating Modes	63
3.1		of Operating Modes	
3.2		tput Pins	
3.3	Operating	g Modes	64

	3.3.1	Mode 0 (MCU Extension Mode 0)	64
	3.3.2	Mode 1 (MCU Extension Mode 1)	64
	3.3.3	Mode 2 (MCU Extension Mode 2)	64
	3.3.4	Mode 3 (Single Chip Mode)	64
3.4	Addres	s Map	65
3.5	Initial S	State in This LSI	72
3.6	Note of	n Changing Operating Mode	72
Sect		Clock Pulse Generator (CPG)	
4.1		es	
4.2	Input/C	Output Pins	77
4.3		Operating Modes	
4.4	Registe	er Descriptions	
	4.4.1	Frequency Control Register (FRQCR)	81
	4.4.2	MTU2S Clock Frequency Control Register (MCLKCR)	84
	4.4.3	AD Clock Frequency Control Register (ACLKCR)	85
	4.4.4	Oscillation Stop Detection Control Register (OSCCR)	86
4.5	Changi	ing the Frequency	87
4.6	Oscilla	tor	88
	4.6.1	Connecting Crystal Resonator	88
	4.6.2	External Clock Input Method	89
4.7	Oscilla	tion Stop Detection	90
4.8	USB O	perating Clock (48 MHz)	91
	4.8.1	Connecting a Ceramic Resonator	91
	4.8.2	Input of an External 48-MHz Clock Signal	92
	4.8.3	Handling of pins when a Ceramic Resonator is not Connected	
		(the Internal CPG is Selected or the USB is Not in Use)	93
4.9	Notes o	on Board Design	94
	4.9.1	Note on Using an External Crystal Resonator	94
Sect	ion 5 E	Exception Handling	95
5.1		ew	
	5.1.1	Types of Exception Handling and Priority	
	5.1.2	Exception Handling Operations	
	5.1.3	Exception Handling Vector Table	99
5.2	Resets		101
	5.2.1	Types of Reset	101
	5.2.2	Power-On Reset	102
	5.2.3	Manual Reset	104
<i>5</i> 2	A .1.1	- English	105

	5.3.1	Address Error Sources	105
	5.3.2	Address Error Exception Handling	106
5.4	Registe	er Bank Errors	107
	5.4.1	Register Bank Error Sources	107
	5.4.2	Register Bank Error Exception Handling	
5.5	Interru	pts	108
	5.5.1	Interrupt Sources	108
	5.5.2	Interrupt Priority Level	109
	5.5.3	Interrupt Exception Handling	110
5.6	Except	ions Triggered by Instructions	111
	5.6.1	Types of Exceptions Triggered by Instructions	
	5.6.2	Trap Instructions	
	5.6.3	Slot Illegal Instructions	
	5.6.4	General Illegal Instructions	
	5.6.5	Integer Division Instructions	
5.7	When I	Exception Sources Are Not Accepted	
5.8		Status after Exception Handling Ends	
5.9		Notes	
	5.9.1	Value of Stack Pointer (SP)	
	5.9.2	Value of Vector Base Register (VBR)	
	5.9.3	Address Errors Caused by Stacking of Address Error Exception	
		Handling	117
	5.9.4	Note When Changing Interrupt Mask Level (IMASK) of Status Register	
		(SR) in CPU	
Sect	tion 6 I	nterrupt Controller (INTC)	119
6.1	Feature	PS	119
6.2	Input/C	Output Pins	121
6.3	Registe	er Descriptions	122
	6.3.1	Interrupt Priority Registers 01, 02, 05 to 18	
		(IPR01, IPR02, IPR05 to IPR18)	123
	6.3.2	Interrupt Control Register 0 (ICR0)	125
	6.3.3	Interrupt Control Register 1 (ICR1)	126
	6.3.4	IRQ Interrupt Request Register (IRQRR)	127
	6.3.5	Bank Control Register (IBCR)	129
	6.3.6	Bank Number Register (IBNR)	130
	6.3.7	USB-DTC Transfer Interrupt Request Register (USDTENDRR)	132
6.4	Interru	pt Sources	
	6.4.1	NMI Interrupt	133
	642	User Break Interrunt	



	6.4.3	H-UDI Interrupt	133
	6.4.4	IRQ Interrupts	134
	6.4.5	On-Chip Peripheral Module Interrupts	135
6.5	Interrup	t Exception Handling Vector Table and Priority	136
6.6	Operation	on	145
	6.6.1	Interrupt Operation Sequence	145
	6.6.2	Stack after Interrupt Exception Handling	148
6.7	Interrup	t Response Time	149
6.8	Register	r Banks	155
	6.8.1	Banked Register and Input/Output of Banks	156
	6.8.2	Bank Save and Restore Operations	156
	6.8.3	Save and Restore Operations after Saving to All Banks	158
	6.8.4	Register Bank Exception	159
	6.8.5	Register Bank Error Exception Handling	159
6.9	Data Tr	ansfer with Interrupt Request Signals	160
	6.9.1	Handling Interrupt Request Signals as DTC Activating Sources and	
		CPU Interrupt Sources but Not as DMAC Activating Sources	162
	6.9.2	Handling Interrupt Request Signals as DMAC Activating Sources but	
		Not as CPU Interrupt Sources	162
	6.9.3	Handling Interrupt Request Signals as DTC Activating Sources but Not as	
		CPU Interrupt Sources or DMAC Activating Sources	162
	6.9.4	Handling Interrupt Request Signals as CPU Interrupt Sources but Not as	
		DTC Activating Sources or DMAC Activating Sources	163
6.10	Usage N	Notes	163
	6.10.1	Timing to Clear an Interrupt Source	163
	6.10.2	In Case the NMI Pin is not in Use	163
	6.10.3	Negate Timing of IRQOUT	164
	6.10.4	Notes on Canceling Software Standby Mode with an IRQx Interrupt	
		Request	164
		ser Break Controller (UBC)	
7.1		S	
7.2	-	utput Pin	
7.3	_	r Descriptions	
	7.3.1	Break Address Register_0 (BAR_0)	
	7.3.2	Break Address Mask Register_0 (BAMR_0)	
	7.3.3	Break Bus Cycle Register_0 (BBR_0)	
	7.3.4	Break Address Register_1 (BAR_1)	
	7.3.5	Break Address Mask Register_1 (BAMR_1)	
	7.3.6	Break Bus Cycle Register 1 (BBR 1)	175





	7.3.7	Break Address Register_2 (BAR_2)	177
	7.3.8	Break Address Mask Register_2 (BAMR_2)	
	7.3.9	Break Bus Cycle Register_2 (BBR_2)	179
	7.3.10	Break Address Register_3 (BAR_3)	181
	7.3.11	Break Address Mask Register_3 (BAMR_3)	
	7.3.12	Break Bus Cycle Register_3 (BBR_3)	
	7.3.13	Break Control Register (BRCR)	
7.4	Operation	n	
	7.4.1	Flow of the User Break Operation	
	7.4.2	Break on Instruction Fetch Cycle	
	7.4.3	Break on Data Access Cycle	
	7.4.4	Value of Saved Program Counter	
	7.4.5	Usage Examples.	
7.5	Interrupt	Source	
7.6		otes	
	C		
Secti	on 8 Da	ata Transfer Controller (DTC)	197
8.1	Features.		197
8.2	Register	Descriptions	199
	8.2.1	DTC Mode Register A (MRA)	200
	8.2.2	DTC Mode Register B (MRB)	201
	8.2.3	DTC Source Address Register (SAR)	203
	8.2.4	DTC Destination Address Register (DAR)	
	8.2.5	DTC Transfer Count Register A (CRA)	204
	8.2.6	DTC Transfer Count Register B (CRB)	
	8.2.7	DTC Enable Registers A to E (DTCERA to DTCERE)	
	8.2.8	DTC Control Register (DTCCR)	
	8.2.9	DTC Vector Base Register (DTCVBR)	
	8.2.10	Bus Function Extending Register (BSCEHR)	
8.3	Activation	on Sources	
8.4	Location	of Transfer Information and DTC Vector Table	210
8.5		n	
	8.5.1	Transfer Information Read Skip Function	
	8.5.2	Transfer Information Write-Back Skip Function	
	8.5.3	Normal Transfer Mode	
	8.5.4	Repeat Transfer Mode	
	8.5.5	Block Transfer Mode	
	8.5.6	Chain Transfer	
	8.5.7	Operation Timing	
	8 5 8	Number of DTC Execution Cycles	

	8.5.9	DTC Bus Release Timing	232
	8.5.10	DTC Activation Priority Order	
8.6	DTC Ac	ctivation by Interrupt	237
8.7	Example	es of Use of the DTC	238
	8.7.1	Normal Transfer Mode	238
	8.7.2	Chain Transfer when Transfer Counter = 0	239
8.8	Interrup	t Sources	240
8.9	-	Notes	
	8.9.1	Module Standby Mode Setting	241
	8.9.2	On-Chip RAM	241
	8.9.3	DTCE Bit Setting	241
	8.9.4	Chain Transfer	241
	8.9.5	Transfer Information Start Address, Source Address, and Destination	
		Address	241
	8.9.6	Access to DTC Registers through DTC	242
	8.9.7	Note on IRQ Interrupt as DTC Activation Source	242
	8.9.8	Note on SCI or SCIF as DTC Activation Sources	242
	8.9.9	Clearing Interrupt Source Flag	242
	8.9.10	Conflict between NMI Interrupt and DTC Activation	242
	8.9.11	Note on USB as DTC Activation Sources	242
	8.9.12	Operation when a DTC Activation Request has been Cancelled	243
	8.9.13	Note on Writing to DTCER	243
Sect	ion 9 B	us State Controller (BSC)	245
9.1	Features	3	245
9.2		utput Pins	
9.3	Area Ov	verview	250
	9.3.1	Address Map	250
	9.3.2	Setting Operating Modes	253
9.4	Register	Descriptions	255
	9.4.1	Common Control Register (CMNCR)	
	9.4.2	CSn Space Bus Control Register (CSnBCR) (n = 0 to 7)	259
	9.4.3	CSn Space Wait Control Register (CSnWCR) (n = 0 to 7)	
	9.4.4	SDRAM Control Register (SDCR)	293
	9.4.5	Refresh Timer Control/Status Register (RTCSR)	297
	9.4.6	Refresh Timer Counter (RTCNT)	299
	9.4.7	Refresh Time Constant Register (RTCOR)	
	9.4.8	Bus Function Extending Register (BSCEHR)	
9.5	Operation	on	305
	951	Endian/Access Size and Data Alignment	305





	9.5.2	Normal Space Interface	310
	9.5.3	Access Wait Control	315
	9.5.4	CSn Assert Period Expansion	317
	9.5.5	MPX-I/O Interface	318
	9.5.6	SDRAM Interface	322
	9.5.7	Burst ROM (Clock Asynchronous) Interface	364
	9.5.8	SRAM Interface with Byte Selection	
	9.5.9	Burst ROM (Clock Synchronous) Interface	
	9.5.10	Wait between Access Cycles	373
	9.5.11	Bus Arbitration	380
	9.5.12	Others	382
9.6	Interrup	t Source	385
C4	10 · 1	Direct Manager Access Controller (DMAC)	207
		Direct Memory Access Controller (DMAC)	
10.1		S	
10.2		utput Pins	
10.3	_	Descriptions	
	10.3.1	DMA Source Address Registers (SAR)	
	10.3.2	DMA Destination Address Registers (DAR)	
	10.3.3	DMA Transfer Count Registers (DMATCR)	
	10.3.4	DMA Channel Control Registers (CHCR)	
	10.3.5	DMA Reload Source Address Registers (RSAR)	
	10.3.6	DMA Reload Destination Address Registers (RDAR)	
	10.3.7	DMA Reload Transfer Count Registers (RDMATCR)	
	10.3.8	DMA Operation Register (DMAOR)	
	10.3.9	DMA Extension Resource Selectors 0 to 3 (DMARS0 to DMARS3)	
10.4	-	on	
	10.4.1	Transfer Flow	
	10.4.2	DMA Transfer Requests	
	10.4.3	Channel Priority	
	10.4.4	DMA Transfer Types	
	10.4.5	Number of Bus Cycles and DREQ Pin Sampling Timing	
10.5	Interrup	t Sources	
	10.5.1	Interrupt Sources and Priority Order	
10.6	Usage N	Notes	
	10.6.1	Setting of the Half-End Flag and the Half-End Interrupt	
	10.6.2	Timing of DACK and TEND Outputs	
	10.6.3	CHCR Setting	
	10.6.4	Note on Activation of Multiple Channels	
	10.6.5	Note on Transfer Request Input	439

	10.6.6	Conflict between NMI Interrupt and DMAC Activation	440
	10.6.7	Number of On-Chip RAM Access Cycles from DMAC	440
Secti		Multi-Function Timer Pulse Unit 2 (MTU2)	
1.1			
1.2	_	ıtput Pins	
1.3	_	Descriptions	
	11.3.1	Timer Control Register (TCR)	
	11.3.2	Timer Mode Register (TMDR)	
	11.3.3	Timer I/O Control Register (TIOR)	
	11.3.4	Timer Compare Match Clear Register (TCNTCMPCLR)	478
	11.3.5	Timer Interrupt Enable Register (TIER)	479
	11.3.6	Timer Status Register (TSR)	484
	11.3.7	Timer Buffer Operation Transfer Mode Register (TBTM)	491
	11.3.8	Timer Input Capture Control Register (TICCR)	493
	11.3.9	Timer Synchronous Clear Register S (TSYCRS)	494
	11.3.10	Timer A/D Converter Start Request Control Register (TADCR)	496
	11.3.11	Timer A/D Converter Start Request Cycle Set Registers	
		(TADCORA_4 and TADCORB_4)	499
	11.3.12	Timer A/D Converter Start Request Cycle Set Buffer Registers	
		(TADCOBRA_4 and TADCOBRB_4)	499
	11.3.13	Timer Counter (TCNT)	500
	11.3.14	Timer General Register (TGR)	500
	11.3.15	Timer Start Register (TSTR)	501
	11.3.16	Timer Synchronous Register (TSYR)	503
	11.3.17	Timer Counter Synchronous Start Register (TCSYSTR)	505
	11.3.18	Timer Read/Write Enable Register (TRWER)	
	11.3.19	Timer Output Master Enable Register (TOER)	
	11.3.20	Timer Output Control Register 1 (TOCR1)	
	11.3.21	Timer Output Control Register 2 (TOCR2)	
	11.3.22	Timer Output Level Buffer Register (TOLBR)	
	11.3.23	Timer Gate Control Register (TGCR)	
	11.3.24	Timer Subcounter (TCNTS)	
	11.3.25	Timer Dead Time Data Register (TDDR)	
	11.3.26	Timer Cycle Data Register (TCDR)	
	11.3.27	Timer Cycle Buffer Register (TCBR)	
	11.3.28	Timer Interrupt Skipping Set Register (TITCR)	
	11.3.29	Timer Interrupt Skipping Counter (TITCNT)	
	11.3.30	Timer Buffer Transfer Set Register (TBTER)	
	11.3.31	Timer Dead Time Enable Register (TDER)	





	11.3.32	Timer Waveform Control Register (TWCR)	527
	11.3.33	Bus Master Interface	529
11.4	Operatio	n	530
	11.4.1	Basic Functions	530
	11.4.2	Synchronous Operation	536
	11.4.3	Buffer Operation	538
	11.4.4	Cascaded Operation	542
	11.4.5	PWM Modes	547
	11.4.6	Phase Counting Mode	552
	11.4.7	Reset-Synchronized PWM Mode	559
	11.4.8	Complementary PWM Mode	562
	11.4.9	A/D Converter Start Request Delaying Function	608
	11.4.10	MTU2-MTU2S Synchronous Operation	613
	11.4.11	External Pulse Width Measurement	619
	11.4.12	Dead Time Compensation	620
	11.4.13	TCNT Capture at Crest and/or Trough in Complementary PWM Operation .	623
11.5	Interrupt	Sources	624
	11.5.1	Interrupt Sources and Priorities	624
	11.5.2	DMAC and DTC Activation	626
	11.5.3	A/D Converter Activation	627
11.6	Operatio	n Timing	629
	11.6.1	Input/Output Timing	629
	11.6.2	Interrupt Signal Timing	636
11.7	Usage N	otes	642
	11.7.1	Module Standby Mode Setting	642
	11.7.2	Input Clock Restrictions	642
	11.7.3	Caution on Period Setting	
	11.7.4	Contention between TCNT Write and Clear Operations	643
	11.7.5	Contention between TCNT Write and Increment Operations	644
	11.7.6	Contention between TGR Write and Compare Match	
	11.7.7	Contention between Buffer Register Write and Compare Match	
	11.7.8	Contention between Buffer Register Write and TCNT Clear	
	11.7.9	Contention between TGR Read and Input Capture	648
	11.7.10	Contention between TGR Write and Input Capture	
	11.7.11	Contention between Buffer Register Write and Input Capture	650
	11.7.12	TCNT2 Write and Overflow/Underflow Contention in Cascade	
		Connection	650
	11.7.13	Counter Value during Complementary PWM Mode Stop	
	11.7.14	Buffer Operation Setting in Complementary PWM Mode	652
	11.7.15	Reset Sync PWM Mode Buffer Operation and Compare Match Flag	653



	11.7.16	Overflow Flags in Reset Synchronous PWM Mode	654
	11.7.17	Contention between Overflow/Underflow and Counter Clearing	
	11.7.18	Contention between TCNT Write and Overflow/Underflow	656
	11.7.19	Cautions on Transition from Normal Operation or PWM Mode 1 to	
		Reset-Synchronized PWM Mode	656
	11.7.20	Output Level in Complementary PWM Mode and Reset-Synchronized	
		PWM Mode	657
	11.7.21	Interrupts in Module Standby Mode	657
	11.7.22	Simultaneous Capture of TCNT_1 and TCNT_2 in Cascade Connection	657
	11.7.23	Note on Output Waveform Control at Synchronous Counter Clearing in	
		Complementary PWM Mode	658
11.8	MTU2 C	Output Pin Initialization	660
	11.8.1	Operating Modes	660
	11.8.2	Reset Start Operation	660
	11.8.3	Operation in Case of Re-Setting Due to Error during Operation, etc	661
	11.8.4	Overview of Initialization Procedures and Mode Transitions in Case of	
		Error during Operation, etc.	662
Secti	on 12 I	Multi-Function Timer Pulse Unit 2S (MTU2S)	693
12.1	Input/Ou	utput Pins	696
12.2	Register	Descriptions	697
Secti	on 13 I	Port Output Enable 2 (POE2)	701
13.1		of Output Black 2 (1 OD2)	
13.1		utput Pins	
13.2	-	Descriptions	
13.3	13.3.1	Input Level Control/Status Register 1 (ICSR1)	
	13.3.1	Output Level Control/Status Register 1 (OCSR1)	
	13.3.3	Input Level Control/Status Register 2 (ICSR2)	
	13.3.4	Output Level Control/Status Register 2 (OCSR2)	
	13.3.5	Input Level Control/Status Register 3 (ICSR3)	
	13.3.6	Software Port Output Enable Register (SPOER)	
	13.3.7	Port Output Enable Control Register 1 (POECR1)	
	13.3.7	Port Output Enable Control Register 2 (POECR2)	
13.4		on	
13.4	13.4.1	Input Level Detection Operation	
	13.4.1	Output-Level Compare Operation	
	13.4.2	Release from High-Impedance State	
13.5		ts	
13.3			





	13.6.1	Pins States when the Watchdog Timer has Issued a Power-on Reset	732
Secti	on 14	Compare Match Timer (CMT)	733
14.1		S	
14.2		r Descriptions	
	14.2.1	Compare Match Timer Start Register (CMSTR)	
	14.2.2	Compare Match Timer Control/Status Register (CMCSR)	
	14.2.3	Compare Match Counter (CMCNT)	738
	14.2.4	Compare Match Constant Register (CMCOR)	738
14.3	Operation	on	
	14.3.1	Interval Count Operation	739
	14.3.2	CMCNT Count Timing	739
14.4	Interrup	ots	740
	14.4.1	Interrupt Sources and DTC/DMA Transfer Requests	740
	14.4.2	Timing of Compare Match Flag Setting	740
	14.4.3	Timing of Compare Match Flag Clearing	741
14.5	Usage N	Notes	742
	14.5.1	Conflict between Write and Compare-Match Processes of CMCNT	742
	14.5.2	Conflict between Word-Write and Count-Up Processes of CMCNT	
	14.5.3	Conflict between Byte-Write and Count-Up Processes of CMCNT	
	14.5.4	Compare Match between CMCNT and CMCOR	744
Secti	on 15	Watchdog Timer (WDT)	745
15.1	Feature	S	745
15.2	Input/O	utput Pin	747
15.3	Register	r Descriptions	748
	15.3.1	Watchdog Timer Counter (WTCNT)	748
	15.3.2	Watchdog Timer Control/Status Register (WTCSR)	749
	15.3.3	Watchdog Reset Control/Status Register (WRCSR)	752
	15.3.4	Notes on Register Access	753
15.4	WDT U	Jsage	755
	15.4.1	Changing the Frequency	755
	15.4.2	Using Watchdog Timer Mode	756
	15.4.3	Using Interval Timer Mode	758
15.5	Interrup	ot Source	759
15.6	Usage N	Notes	760
	15.6.1	Timer Variation	
	15.6.2	Prohibition against Setting H'FF to WTCNT	
	15.6.3	System Reset by WDTOVF Signal	
	15.6.4	Manual Reset in Watchdog Timer Mode	761

	15.6.5	Connection of the WDTOVF Pin	761
Secti	on 16	Serial Communication Interface (SCI)	763
16.1	Feature	s	763
16.2	Input/O	utput Pins	765
16.3	Register	r Descriptions	766
	16.3.1	Receive Shift Register (SCRSR)	767
	16.3.2	Receive Data Register (SCRDR)	767
	16.3.3	Transmit Shift Register (SCTSR)	768
	16.3.4	Transmit Data Register (SCTDR)	768
	16.3.5	Serial Mode Register (SCSMR)	768
	16.3.6	Serial Control Register (SCSCR)	772
	16.3.7	Serial Status Register (SCSSR)	775
	16.3.8	Serial Port Register (SCSPTR)	781
	16.3.9	Serial Direction Control Register (SCSDCR)	783
	16.3.10	Bit Rate Register (SCBRR)	784
16.4	Operati	on	795
	16.4.1	Overview	795
	16.4.2	Operation in Asynchronous Mode	797
	16.4.3	Clock Synchronous Mode	808
	16.4.4	Multiprocessor Communication Function	817
	16.4.5	Multiprocessor Serial Data Transmission	819
	16.4.6	Multiprocessor Serial Data Reception	820
16.5	SCI Inte	errupt Sources and DTC	823
16.6	Serial P	ort Register (SCSPTR) and SCI Pins	824
16.7	Usage Notes		
	16.7.1	SCTDR Writing and TDRE Flag	826
	16.7.2	Multiple Receive Error Occurrence	826
	16.7.3	Break Detection and Processing	827
	16.7.4	Sending a Break Signal	827
	16.7.5	Receive Data Sampling Timing and Receive Margin	
		(Asynchronous Mode)	827
	16.7.6	Note on Using DTC	
	16.7.7	Note on Using External Clock in Clock Synchronous Mode	
	16.7.8	Module Standby Mode Setting	
Secti	on 17	Serial Communication Interface with FIFO (SCIF)	831
17.1	Feature	s	831
17.2	Input/O	utput Pins	833
17 3	Register	r Descriptions	834

	17.3.1	Receive Shift Register (SCRSR)	834
	17.3.2	Receive FIFO Data Register (SCFRDR)	835
	17.3.3	Transmit Shift Register (SCTSR)	835
	17.3.4	Transmit FIFO Data Register (SCFTDR)	836
	17.3.5	Serial Mode Register (SCSMR)	837
	17.3.6	Serial Control Register (SCSCR)	840
	17.3.7	Serial Status Register (SCFSR)	844
	17.3.8	Bit Rate Register (SCBRR)	852
	17.3.9	FIFO Control Register (SCFCR)	859
	17.3.10	FIFO Data Count Register (SCFDR)	861
	17.3.11	Serial Port Register (SCSPTR)	862
	17.3.12	Line Status Register (SCLSR)	863
	17.3.13	Serial Extended Mode Register (SCSEMR)	865
17.4	Operatio	on	866
	17.4.1	Overview	866
	17.4.2	Operation in Asynchronous Mode	868
	17.4.3	Operation in Clocked Synchronous Mode	878
17.5	SCIF Int	terrupts	887
17.6	Usage N	otes	888
	17.6.1	SCFTDR Writing and TDFE Flag	888
	17.6.2	SCFRDR Reading and RDF Flag	888
	17.6.3	Restriction on DMAC and DTC Usage	889
	17.6.4	Break Detection and Processing	889
	17.6.5	Sending a Break Signal	889
	17.6.6	Receive Data Sampling Timing and Receive Margin	
		(Asynchronous Mode)	890
	17.6.7	FER Flag and PER Flag of Serial Status Register (SCFSR)	891
Secti	on 18 S	Synchronous Serial Communication Unit (SSU)	893
18.1	Features		893
18.2	Input/Οι	atput Pins	895
18.3	_	Descriptions	
	18.3.1	SS Control Register H (SSCRH)	897
	18.3.2	SS Control Register L (SSCRL)	899
	18.3.3	SS Mode Register (SSMR)	
	18.3.4	SS Enable Register (SSER)	
	18.3.5	SS Status Register (SSSR)	
	18.3.6	SS Control Register 2 (SSCR2)	
	18.3.7	SS Transmit Data Registers 0 to 3 (SSTDR0 to SSTDR3)	908
	18.3.8	SS Receive Data Registers 0 to 3 (SSRDR0 to SSRDR3)	909

	18.3.9	SS Shift Register (SSTRSR)	910
18.4	Operation	on	911
	18.4.1	Transfer Clock	911
	18.4.2	Relationship of Clock Phase, Polarity, and Data	911
	18.4.3	Relationship between Data Input/Output Pins and Shift Register	912
	18.4.4	Communication Modes and Pin Functions	914
	18.4.5	SSU Mode	916
	18.4.6	SCS Pin Control and Conflict Error	926
	18.4.7	Clock Synchronous Communication Mode	928
18.5	SSU Inte	errupt Sources and DTC or DMAC	935
18.6	Usage N	otes	936
	18.6.1	Module Standby Mode Setting	936
	18.6.2	Access to SSTDR and SSRDR Registers	936
	18.6.3	Continuous Transmission/Reception in SSU Slave Mode	936
	18.6.4	Note for Reception Operations in SSU Slave Mode	936
	18.6.5	Note on Master Transmission and Master Reception Operations in SSU	
		Mode	937
	18.6.6	Note on DTC Transfers	937
Secti	ion 19 I	² C Bus Interface 3 (IIC3)	939
19.1			
19.2		ıtput Pins	
19.3		Descriptions	
	19.3.1	I ² C Bus Control Register 1 (ICCR1)	
	19.3.2	I ² C Bus Control Register 2 (ICCR2)	
	19.3.3	I ² C Bus Mode Register (ICMR)	
	19.3.4	I ² C Bus Interrupt Enable Register (ICIER)	
	19.3.5	I ² C Bus Status Register (ICSR)	
	19.3.6	Slave Address Register (SAR)	
	19.3.7	I ² C Bus Transmit Data Register (ICDRT)	
	19.3.8	I ² C Bus Receive Data Register (ICDRR)	
	19.3.9	I ² C Bus Shift Register (ICDRS)	
	19.3.10	NF2CYC Register (NF2CYC)	
19.4	Operation	on	
	19.4.1	I ² C Bus Format.	
	19.4.2	Master Transmit Operation	959
	19.4.3	Master Receive Operation	
	19.4.4	Slave Transmit Operation	
	19.4.5	Slave Receive Operation	
	19.4.6	Clocked Synchronous Serial Format	





	19.4.7	Noise Filter	972
	19.4.8	Using the IICRST Bit to Reset I ² C Bus Interface 3	
	19.4.9	Example of Use	974
19.5	Interrup	t Requests	978
19.6	Data Tr	ansfer Using DTC	979
19.7	Bit Syno	chronous Circuit	980
19.8	Usage N	Notes	983
	19.8.1	Setting for Multi-Master Operation	983
	19.8.2	Note on Master Receive Mode	983
	19.8.3	Note on Setting ACKBT in Master Receive Mode	983
	19.8.4	Note on the States of Bits MST and TRN when Arbitration Is Lost	983
	19.8.5	Access to ICE and IICRST Bits during I ² C Bus Operations	984
	19.8.6	Using the IICRST Bit to Initialize the Registers	985
	19.8.7	Operation of I ² C Bus Interface 3 while ICE = 0	
	19.8.8	Note on Master Transmit Mode	985
Secti	on 20	A/D Converter (ADC)	087
20.1		S	
20.1		utput Pins	
20.2		Descriptions	
20.3	20.3.1	A/D Control Registers 0 to 2 (ADCR_0 to ADCR_2)	
	20.3.1	A/D Status Registers 0 to 2 (ADSR_0 to ADSR_2)	
	20.3.2	A/D Start Trigger Select Registers 0 to 2 (ADSTRGR_0 to ADSTRGR_0	
	20.3.3	A/D Analog Input Channel Select Registers 0 to 2 (ADSTROR_0 to ADSTROR_2 A/D Analog Input Channel Select Registers 0 to 2	2) 991
	20.3.4	(ADANSR_0 to ADANSR_2)	000
	20.3.5	A/D Bypass Control Registers 0 to 2 (ADBYPSCR_0 to ADBYPSCR_2)	
	20.3.6	A/D Data Registers 0 to 11 (ADDR0 to ADDR11)	
20.4		on	
20.4	20.4.1	Single-Cycle Scan Mode	
	20.4.1	Continuous Scan Mode	
	20.4.2	Input Sampling and A/D Conversion Time	
	20.4.3	A/D Converter Activation by MTU2 and MTU2S	
	20.4.4	External Trigger Input Timing	
	20.4.5	Example of ADDR Auto-Clear Function	
20.5		t Sources and DMAC or DTC Transfer Requests	
	-	ons of A/D Conversion Accuracy	
20.6		Notes	
20.7	_	Notes	
	20.7.1 20.7.2	Relationship between AVcc, AVss and Vcc, Vss	
	20.7.2	Range of AVREF Pin Settings	
	ZU. /3	NAME OF A VICE AM SECTION SECT	TUZ 3

	20.7.4	Notes on Board Design	1023
	20.7.5	Notes on Noise Countermeasures	1024
	20.7.6	Permissible Signal Source Impedance	1024
	20.7.7	Influences on Absolute Precision	1025
	20.7.8	Notes when Two A/D Modules Run Simultaneously	1025
Secti	ion 21	D/A Converter (DAC) (SH7286 Only)	1029
21.1		S	
21.2	Input/O	output Pins	1030
21.3	Register	r Descriptions	1031
	21.3.1	D/A Data Registers 0 and 1 (DADR0 and DADR1)	1031
	21.3.2	D/A Control Register (DACR)	1032
21.4	Operation	on	1034
21.5	Usage N	Notes	1035
	21.5.1	Module Standby Mode Setting	1035
	21.5.2	D/A Output Hold Function in Software Standby Mode	1035
	21.5.3	Setting Analog Input Voltage	1035
Secti	ion 22	Controller Area Network (RCAN-ET) (SH7286 Only)	1037
22.1		ryry	
	22.1.1	Overview	
	22.1.2	Scope	
	22.1.3	Audience	
	22.1.4	References	
	22.1.5	Features	
22.2	Archite	cture	
22.3		nming Model - Overview	
	22.3.1	Memory Map	
	22.3.2	Mailbox Structure	
	22.3.3	RCAN-ET Control Registers	1051
	22.3.4	RCAN-ET Mailbox Registers	
22.4	Applica	tion Note	1080
	22.4.1	Test Mode Settings	1080
	22.4.2	Configuration of RCAN-ET	1081
	22.4.3	Message Transmission Sequence	
	22.4.4	Message Receive Sequence	1090
	22.4.5	Reconfiguration of Mailbox	1092
22.5	Interrup	ot Sources	1094
22.6	DTC In	terface	1095
22.7	DMAC	Interface	1096





22.8	CAN Bu	is Interface	1097
22.9	Usage N	otes	1098
	22.9.1	Module Standby Mode	1098
	22.9.2	Reset	1098
	22.9.3	CAN Sleep Mode	1098
	22.9.4	Register Access	1098
	22.9.5	Interrupts	1099
Secti	on 23 I	Pin Function Controller (PFC)	1101
23.1	Register	Descriptions	
	23.1.1	Port A I/O Registers H and L (PAIORH and PAIORL)	
	23.1.2	Port A Control Registers H2, L1 to L4 (PACRH2, PACRL1 to PACRL4).	1129
	23.1.3	Port A Pull-Up MOS Control Registers H and L	
		(PAPCRH and PAPCRL)	1156
	23.1.4	Port B I/O Registers H and L (PBIORH and PBIORL)	1161
	23.1.5	Port B Control Registers H1 and L1 to L4	
		(PBCRH1 and PBCRL1 to PBCRL4)	1162
	23.1.6	Port B Pull-Up MOS Control Register H and L (PBPCRH and PBPCRL).	1186
	23.1.7	Port C I/O Register L (PCIORL)	1190
	23.1.8	Port C Control Register L1 to L4 (PCCRL1 to PCCRL4)	1190
	23.1.9	Port C Pull-Up MOS Control Register L (PCPCRL)	1208
	23.1.10	Port D I/O Registers H and L (PDIORH and PDIORL)	1209
	23.1.11	Port D Control Registers H1 to H4 and L1 to L4	
		(PDCRH1 to PDCRH4 and PDCRL1 to PDCRL4)	1209
	23.1.12	Port D Pull-Up MOS Control Register H and L (PDPCRH and PDPCRL)	1255
	23.1.13	Port E I/O Register L (PEIORL)	1259
	23.1.14	Port E Control Register L1 to L4 (PECRL1 to PECRL4)	1260
	23.1.15	Port E Pull-Up MOS Control Register L (PEPCRL)	1286
	23.1.16	Large Current Port Control Register (HCPCR)	1287
	23.1.17	IRQOUT Function Control Register (IFCR)	1289
23.2	Pull-Up	MOS Control by Pin Function	1290
23.3	Usage N	otes	1293
Secti	on 24 I	/O Ports	1295
24.1	Port A		1295
	24.1.1	Register Descriptions	1297
	24.1.2	Port A Data Registers H and L (PADRH and PADRL)	1298
	24.1.3	Port A Port Registers H and L (PAPRH and PAPRL)	
24.2	Port B		1308
	24.2.1	Register Descriptions	1309

	24.2.2	Port B Data Registers H and L (PBDRH and PBDRL)	1310
	24.2.3	Port B Port Registers H and L (PBPRH and PBPRL)	1316
24.3	Port C		1320
	24.3.1	Register Descriptions	
	24.3.2	Port C Data Register L (PCDRL)	1322
	24.3.3	Port C Port Register L (PCPRL)	1324
24.4	Port D		
	24.4.1	Register Descriptions	1328
	24.4.2	Port D Data Registers H and L (PDDRH and PDDRL)	1328
	24.4.3	Port D Port Registers H and L (PDPRH and PDPRL)	1332
24.5	Port E		1336
	24.5.1	Register Descriptions	1338
	24.5.2	Port E Data Register L (PEDRL)	1338
	24.5.3	Port E Port Register L (PEPRL)	1340
24.6	Port F		1341
	24.6.1	Register Descriptions	
	24.6.2	Port F Data Register L (PFDRL)	
24.7	Usage N	[otes	
	24.7.1	Handling of Unused Pins	
	ion 25	USB Function Module	1347
25.1	Features		
	25.1.1	Block Diagram	
25.2	Pin Con	figuration	1349
25.3	Register	Descriptions	
	25.3.1	USB Interrupt Flag Register 0 (USBIFR0)	
	25.3.2	USB Interrupt Flag Register 1 (USBIFR1)	
	25.3.3	USB Interrupt Select Register 0 (USBISR0)	
	25.3.4	USB Interrupt Select Register 1 (USBISR1)	
	25.3.5	USB Interrupt Enable Register 0 (USBIER0)	
	25.3.6	USB Interrupt Enable Register 1 (USBIER1)	1357
	25.3.7	USBEP0i Data Register (USBEPDR0i)	1358
	25.3.8	USBEP0o Data Register (USBEPDR0o)	1358
	25.3.9	USBEP0s Data Register (USBEPDR0s)	1359
	25.3.10	USBEP1 Data Register (USBEPDR1)	1360
	25.3.11	USBEP2 Data Register (USBEPDR2)	1361
	25.3.12	USBEP3 Data Register (USBEPDR3)	1362
	25.3.13	USBEP0o Receive Data Size Register (USBEPSZ0o)	1362
	25.3.14	USBEP1 Receive Data Size Register (USBEPSZ1)	1363
	25.3.15	USB Trigger Register (USBTRG)	1364





	25.3.16	USB Data Status Register (USBDASTS)	1366
	25.3.17	USBFIFO Clear Register (USBFCLR)	
	25.3.18	USBDMA Transfer Setting Register (USBDMAR)	1368
	25.3.19	USB Endpoint Stall Register (USBEPSTL)	
25.4	Interrupt	Sources	
25.5	-	n	
	25.5.1	Initial Settings	1372
	25.5.2	Cable Connection	
	25.5.3	Cable Disconnection	1374
	25.5.4	Control Transfer	1375
	25.5.5	EP1 Bulk-OUT Transfer (Dual FIFOs)	1381
	25.5.6	EP2 Bulk-IN Transfer (Dual FIFOs)	1382
	25.5.7	EP3 Interrupt-IN Transfer	1384
25.6	Processi	ng of USB Standard Commands and Class/Vendor Commands	1385
	25.6.1	Processing of Commands Transmitted by Control Transfer	
25.7	Stall Ope	erations	1386
	25.7.1	Forcible Stall by Application	1386
	25.7.2	Automatic Stall by USB Function Module	1388
25.8	DMA Tr	ansfer	
	25.8.1	DMA Transfer for Endpoint 1	1389
	25.8.2	DMA Transfer for Endpoint 2	1392
25.9	DTC Tra	nnsfer	1395
	25.9.1	DTC Transfer for Endpoint 1	1395
	25.9.2	DTC Transfer for Endpoint 2	1398
25.10	Example	of USB External Circuitry	1401
25.11	Notes on	ı Usage	1402
	25.11.1	Receiving Setup Data	1402
	25.11.2	Clearing FIFO	1402
	25.11.3	Overreading or Overwriting Data Register	1402
	25.11.4	Assigning Interrupt Source for EP0	1403
	25.11.5	Clearing FIFO when Setting DMA/DTC Transfer	1403
	25.11.6	Manual Reset for DMA/DTC Transfer	1403
	25.11.7	USB Clock	1403
	25.11.8	Using TR Interrupt	1403
	25.11.9	Handling of Unused USB Pins	1404
Section	on 26 F	Flash Memory (ROM)	1405
26.1			
26.2	Overviev	N	1407
	26.2.1	Block Diagram	1407

RENESAS

	26.2.2	Operating Mode	1408
	26.2.3	Mode Comparison	1409
	26.2.4	Flash Memory Configuration	1411
	26.2.5	Block Division	1412
	26.2.6	Programming/Erasing Interface	1413
26.3	Input/O	utput Pins	1415
26.4	Register	r Descriptions	1416
	26.4.1	Registers	1416
	26.4.2	Programming/Erasing Interface Registers	1418
	26.4.3	Programming/Erasing Interface Parameters	1426
26.5	On-Boa	rd Programming Mode	1442
	26.5.1	Boot Mode	1442
	26.5.2	USB Boot Mode (SH7286 and SH7285)	1446
	26.5.3	User Program Mode	1449
	26.5.4	User Boot Mode (SH7286 and SH7285)	1461
26.6	Protecti	on	1466
	26.6.1	Hardware Protection	1466
	26.6.2	Software Protection	1467
	26.6.3	Error Protection	1467
26.7	Usage N	Notes	1469
	26.7.1	Switching between User MAT and User Boot MAT	1469
	26.7.2	Interrupts during Programming/Erasing	1470
	26.7.3	Other Notes	1472
26.8	Suppler	nentary Information	1474
	26.8.1	Specifications of the Standard Serial Communications Interface in Boo	t
		Mode	1474
	26.8.2	Areas for Storage of the Procedural Program and Data for Programmin	g 1505
26.9	Progran	nmer Mode	1512
Secti	on 27	On-Chip RAM	1513
27.1	Feature	S	1513
27.2	Usage N	Notes	1515
	27.2.1	Page Conflict	1515
	27.2.2	RAME and RAMWE Bits	1515
Secti	on 28	Power-Down Modes	1517
28.1	Feature	S	1517
	28.1.1	Power-Down Modes	1517
	28.1.2	Reset	1518
28.2	Innut/O	utnut Pine	1510





28.3	Register I	Descriptions	1520
	28.3.1	Standby Control Register (STBCR)	1521
	28.3.2	Standby Control Register 2 (STBCR2)	1522
	28.3.3	Standby Control Register 3 (STBCR3)	1523
		Standby Control Register 4 (STBCR4)	
	28.3.5	Standby Control Register 5 (STBCR5)	1526
	28.3.6	Standby Control Register 6 (STBCR6)	1527
	28.3.7	System Control Register 1 (SYSCR1)	1529
	28.3.8	System Control Register 2 (SYSCR2)	1531
28.4	Operation	L	1533
	28.4.1	Sleep Mode	1533
	28.4.2	Software Standby Mode	1534
		Module Standby Function	
28.5	Usage No	tes	1537
	28.5.1	Current Consumption during Oscillation Settling Time	1537
	28.5.2	Notes on Writing to Registers	1537
		Notes on Canceling Software Standby Mode with an IRQx Interrupt	
		Request	1537
Secti	ion 29 U	ser Debugging Interface (H-UDI)	1539
29.1	Features		1539
29.1 29.2		put Pins	
	Input/Out	put Pins	1540
29.2	Input/Out Register I	put Pins Descriptions	1540 1541
29.2	Input/Out Register I 29.3.1	put Pins Descriptions Bypass Register (SDBPR)	1540 1541 1541
29.2	Input/Out Register I 29.3.1 29.3.2	put Pins Descriptions Bypass Register (SDBPR) Instruction Register (SDIR)	1540 1541 1541 1541
29.2 29.3	Input/Out Register I 29.3.1 29.3.2 Operation	put Pins	1540 1541 1541 1543
29.2 29.3	Input/Out Register I 29.3.1 29.3.2 Operation 29.4.1	put Pins Descriptions Bypass Register (SDBPR) Instruction Register (SDIR)	1540 1541 1541 1543 1543
29.2 29.3	Input/Out Register I 29.3.1 29.3.2 Operation 29.4.1 29.4.2	put Pins	1540 1541 1541 1543 1543
29.2 29.3	Input/Out Register I 29.3.1 29.3.2 Operation 29.4.1 29.4.2 29.4.3	put Pins Descriptions Bypass Register (SDBPR) Instruction Register (SDIR) TAP Controller Reset Configuration TDO Output Timing	1540 1541 1541 1543 1544 1544
29.2 29.3	Input/Out Register I 29.3.1 29.3.2 Operation 29.4.1 29.4.2 29.4.3 29.4.4	put Pins Descriptions Bypass Register (SDBPR) Instruction Register (SDIR) TAP Controller Reset Configuration TDO Output Timing H-UDI Reset	1540 1541 1541 1543 1544 1544
29.2 29.3	Input/Out Register I 29.3.1 29.3.2 Operation 29.4.1 29.4.2 29.4.3 29.4.4 29.4.5	put Pins Descriptions Bypass Register (SDBPR) Instruction Register (SDIR) TAP Controller Reset Configuration TDO Output Timing	1540 1541 1541 1543 1544 1544 1545
29.229.329.429.5	Input/Out Register I 29.3.1 29.3.2 Operation 29.4.1 29.4.2 29.4.3 29.4.4 29.4.5 Usage No	put Pins	
29.2 29.3 29.4 29.5 Section	Input/Out Register I 29.3.1 29.3.2 Operation 29.4.1 29.4.2 29.4.3 29.4.4 29.4.5 Usage No	put Pins Descriptions Bypass Register (SDBPR) Instruction Register (SDIR) TAP Controller Reset Configuration TDO Output Timing H-UDI Reset H-UDI Interrupt Ites	
29.229.329.429.5	Input/Out Register I 29.3.1 29.3.2 Operation 29.4.1 29.4.2 29.4.3 29.4.4 29.4.5 Usage No	put Pins	1540 1541 1543 1543 1544 1545 1545 1546
29.2 29.3 29.4 29.5 Section	Input/Out Register I 29.3.1 29.3.2 Operation 29.4.1 29.4.2 29.4.3 29.4.4 29.4.5 Usage No ion 30 Li Register A (by functi	put Pins Descriptions Bypass Register (SDBPR) Instruction Register (SDIR) TAP Controller Reset Configuration TDO Output Timing H-UDI Reset H-UDI Interrupt Ites	1540 1541 1543 1543 1544 1545 1545 1546

RENESAS

Secti	on 31	Electrical Characteristics	1621	
31.1	Absolu	ite Maximum Ratings	1621	
31.2	DC Ch	naracteristics	1622	
31.3	AC Ch	naracteristics	1626	
	31.3.1	Clock Timing	1627	
	31.3.2	Control Signal Timing	1630	
	31.3.3	Bus Timing		
	31.3.4	UBC Trigger Timing	1663	
	31.3.5	DMAC Module Timing	1664	
	31.3.6	Multi Function Timer Pulse Unit 2 (MTU2) Timing	1665	
	31.3.7	Multi Function Timer Pulse Unit 2S (MTU2S) Timing	1666	
	31.3.8	POE2 Module Timing	1667	
	31.3.9	Watchdog Timer Timing	1668	
	31.3.10	O SCI Module Timing	1669	
	31.3.11	SCIF Module Timing	1671	
	31.3.12	2 Serial Communication Unit (SSU) Timing	1673	
	31.3.13	3 Controller Area Network (RCAN-ET) Timing	1676	
	31.3.14	4 IIC3 Module Timing	1677	
	31.3.15	5 A/D Trigger Input Timing	1678	
	31.3.16			
	31.3.17	7 H-UDI Related Pin Timing	1680	
	31.3.18	8 AC Characteristics Measurement Conditions	1682	
31.4	A/D C	onverter Characteristics	1683	
31.5		onverter Characteristics		
31.6	USB C	Characteristics	1685	
31.7	Flash N	Memory Characteristics	1687	
31.8		Notes		
	31.8.1	Notes on Connecting Capacitors	1688	
Appe	endix		1689	
A.		ites		
B.	Produc	Product Code Lineup		
C.	Package Dimensions			
Main	Revisi	ions and Additions in this Edition	1715	
Indox	7		1760	



Section 1 Overview

1.1 SH7286, SH7285, and SH7243 Features

This LSI is a single-chip RISC microprocessor that integrates a Renesas original RISC CPU core with peripheral functions required for system configuration.

The CPU in this LSI has a RISC-type (Reduced Instruction Set Computer) instruction set and uses a superscalar architecture and a Harvard architecture, which greatly improves instruction execution speed. In addition, the 32-bit internal-bus architecture enhances data processing power. With this CPU, it has become possible to assemble low-cost, high-performance, and high-functioning systems, even for applications that were previously impossible with microprocessors, such as realtime control, which demands high speeds.

In addition, this LSI includes on-chip peripheral functions necessary for system configuration, such as a large-capacity ROM, a ROM cache, a RAM, a direct memory access controller (DMAC), a data transfer controller (DTC), multi-function timer pulse units 2 (MTU2 and MTU2S), a serial communication interface with FIFO (SCIF), a serial communication interface (SCI), a synchronous serial communication interface (SSU), an A/D converter, a D/A converter, an interrupt controller (INTC), I/O ports, I²C bus interface 3 (IIC3), a universal serial bus (USB), and a controller area network (RCAN-ET).

This LSI also provides an external memory access support function to enable direct connection to various memory devices or peripheral LSIs.

These on-chip functions significantly reduce costs of designing and manufacturing application systems.

The features of this LSI are listed in table 1.1.

Table 1.1 SH72	86, SH7285, and SH7243 Features
Items	Specification
CPU	Renesas original SuperH architecture
	 Compatible with SH-1 and SH-2 at object code level
	32-bit internal data bus
	 Support of an abundant register-set
	 Sixteen 32-bit general registers
	 Four 32-bit control registers
	Four 32-bit system registers
	 Register bank for high-speed response to interrupts
	 RISC-type instruction set (upward compatible with SH series)
	 Instruction length: 16-bit fixed-length basic instructions for improved code efficiency and 32-bit instructions for high performance and usability
	Load/store architecture
	Delayed branch instructions
	Instruction set based on C language
	Superscalar architecture to execute two instructions at one time
	 Instruction execution time: Up to two instructions/cycle
	Address space: 4 Gbytes
	Internal multiplier
	Five-stage pipeline
	Harvard architecture
Operating modes	Operating modes
	Extended ROM enabled mode
	Single-chip mode
	Processing states
	Program execution state
	Exception handling state
	Bus mastership release state
	Power-down modes
	Sleep mode

Software standby mode Module standby mode

Instruction/data separation system Instruction prefetch cache: Full/set associative Instruction prefetch miss cache: Full/set associative Data cache: Full/set associative Data cache: Full/set associative Line size: 16 bytes Hardware prefetch function (continuous/branch prefetch) Interrupt controller (INTC) Nine external interrupt pins (NMI and IRQ7 to IRQ0) On-chip peripheral interrupts: Priority level set for each module 16 priority levels available Register bank enabling fast register saving and restoring in interprocessing Bus state controller (BSC) Address space divided into eight areas (0 to 7), each a maximum Mbytes External bus: 8, 16, or 32 bits (32-bit bus available only in SH72 to The following features settable for each area independently Supports both big endian and little endian for data access	
 Instruction prefetch miss cache: Full/set associative Data cache: Full/set associative Line size: 16 bytes Hardware prefetch function (continuous/branch prefetch) Interrupt controller (INTC) Nine external interrupt pins (NMI and IRQ7 to IRQ0) On-chip peripheral interrupts: Priority level set for each module 16 priority levels available Register bank enabling fast register saving and restoring in interprocessing Address space divided into eight areas (0 to 7), each a maximum Mbytes External bus: 8, 16, or 32 bits (32-bit bus available only in SH72 to IRQ0) 	
Data cache: Full/set associative Line size: 16 bytes Hardware prefetch function (continuous/branch prefetch) Nine external interrupt pins (NMI and IRQ7 to IRQ0) On-chip peripheral interrupts: Priority level set for each module 16 priority levels available Register bank enabling fast register saving and restoring in interprocessing Bus state controller (BSC) Address space divided into eight areas (0 to 7), each a maximum Mbytes External bus: 8, 16, or 32 bits (32-bit bus available only in SH72) The following features settable for each area independently	
Line size: 16 bytes Hardware prefetch function (continuous/branch prefetch) Interrupt controller (INTC) Nine external interrupt pins (NMI and IRQ7 to IRQ0) On-chip peripheral interrupts: Priority level set for each module 16 priority levels available Register bank enabling fast register saving and restoring in interprocessing Bus state controller (BSC) Address space divided into eight areas (0 to 7), each a maximum Mbytes External bus: 8, 16, or 32 bits (32-bit bus available only in SH72 The following features settable for each area independently	
Hardware prefetch function (continuous/branch prefetch) Nine external interrupt pins (NMI and IRQ7 to IRQ0) On-chip peripheral interrupts: Priority level set for each module 16 priority levels available Register bank enabling fast register saving and restoring in interprocessing Bus state controller (BSC) Address space divided into eight areas (0 to 7), each a maximum Mbytes External bus: 8, 16, or 32 bits (32-bit bus available only in SH72 to The following features settable for each area independently)	
Interrupt controller (INTC) Nine external interrupt pins (NMI and IRQ7 to IRQ0) On-chip peripheral interrupts: Priority level set for each module 16 priority levels available Register bank enabling fast register saving and restoring in interprocessing Bus state controller (BSC) Address space divided into eight areas (0 to 7), each a maximum Mbytes External bus: 8, 16, or 32 bits (32-bit bus available only in SH72 The following features settable for each area independently	
 (INTC) On-chip peripheral interrupts: Priority level set for each module 16 priority levels available Register bank enabling fast register saving and restoring in interprocessing Bus state controller (BSC)	
On-crip peripreral interrupts: Priority level set for each module 16 priority levels available Register bank enabling fast register saving and restoring in interprocessing Bus state controller (BSC) Address space divided into eight areas (0 to 7), each a maximum Mbytes External bus: 8, 16, or 32 bits (32-bit bus available only in SH72 The following features settable for each area independently	
Register bank enabling fast register saving and restoring in integrocessing Bus state controller (BSC) Address space divided into eight areas (0 to 7), each a maximum Mbytes External bus: 8, 16, or 32 bits (32-bit bus available only in SH72 to The following features settable for each area independently	
Bus state controller (BSC) Address space divided into eight areas (0 to 7), each a maximum Mbytes External bus: 8, 16, or 32 bits (32-bit bus available only in SH72 The following features settable for each area independently	
Bus state controller (BSC) Address space divided into eight areas (0 to 7), each a maximum Mbytes External bus: 8, 16, or 32 bits (32-bit bus available only in SH72 The following features settable for each area independently	rrupt
 (BSC) Mbytes External bus: 8, 16, or 32 bits (32-bit bus available only in SH72 The following features settable for each area independently 	
The following features settable for each area independently	m of 64
	286)
 Supports both big endian and little endian for data access 	
Cappetio Seal big official and male official for data decode	
— Bus size (8, 16, or 32 bits): Available sizes depend on the a	rea.
 Number of access wait cycles (different wait cycles can be specified for read and write access cycles in some areas) 	
 Idle wait cycle insertion (between same area access cycles different area access cycles) 	or
Direct connection to SRAM, SRAM interface with byte select SDRAM burst ROM (clock synchronous or asynchronous) is achieved by specifying the memory to be connected to each Address/data multiplex I/O (MPX-I/O) interface is also support	s n area.
SDRAM refresh	
Auto refresh or self refresh mode selectable	
SDRAM burst access	
Direct memory access • Eight channels; external request available for four (SH7286) and controller (DMAC) (SH7285 and SH7243) of them	d two
 Can be activated by on-chip peripheral modules 	
Burst mode and cycle steal mode	
 Intermittent mode available (16 and 64 cycles supported) 	
Transfer information can be automatically reloaded	

Items	Specification
Data transfer controller (DTC)	Data transfer activated by an on-chip peripheral module interrupt can be done independently of the CPU transfer.
	 Transfer mode selectable for each interrupt source (transfer mode is specified in memory)
	Multiple data transfer enabled for one activation source
	Various transfer modes
	Normal mode, repeat mode, or block transfer mode can be selected.
	Data transfer size can be specified as byte, word, or longword
	The interrupt that activated the DTC can be issued to the CPU.
	A CPU interrupt can be requested after one data transfer completion.
	 A CPU interrupt can be requested after all specified data transfer completion.
Clock pulse generator (CPG)	Clock mode: Input clock can be selected from external input (EXTAL) or crystal resonator
	Input clock can be multiplied by 8 (max.) by the internal PLL circuit
	Five types of clocks generated:
	— CPU clock: Maximum 100 MHz
	— Bus clock: Maximum 50 MHz
	 Peripheral clock: Maximum 50 MHz
	— Timer clock: Maximum 100 MHz
	— AD clock: Maximum 50 MHz
Watchdog timer	On-chip one-channel watchdog timer
(WDT)	A counter overflow can reset the LSI
Power-down modes	Three power-down modes provided to reduce the current consumption in this LSI
	— Sleep mode
	 Software standby mode
	— Module standby mode

Items	Specification		
Multi-function timer pulse unit 2 (MTU2)	Maximum 16 lines of pulse input/output and 3 lines of pulse input based on six channels of 16-bit timers		
	21 output compare and input capture registers		
	Input capture function		
	Pulse output modes		
	Toggle, PWM, and complementary PWM		
	Synchronization of multiple counters		
	Complementary PWM output mode		
	 Non-overlapping waveforms output for 3-phase inverter control 		
	Automatic dead time setting		
	 — 0% to 100% PWM duty value specifiable 		
	 A/D conversion delaying function 		
	Interrupt skipping at crest or trough		
	Reset-synchronized PWM mode		
	Three-phase PWM waveforms in positive and negative phases can be output with a required duty value		
	Phase counting mode		
	Two-phase encoder pulse counting available		
Multi-function timer	Subset of MTU2, included in channels 3 to 5		
pulse unit 2S (MTU2S)	Operating at 100 MHz max.		
Port output enable 2 (POE2)	• High-impedance control of high-current pins at a falling edge or low-level input on the $\overline{\text{POE}}$ pin		
Compare match timer	Two-channel 16-bit counters		
(CMT)	• Four types of clock can be selected (P ϕ /8, P ϕ /32, P ϕ /128, and P ϕ /512)		
	DMA transfer request or interrupt request can be issued when a compare match occurs		
Serial communication	Four channels (SH7285 and SH7286)		
interface (SCI)	Two channels (SH7243)		
	Clocked synchronous or asynchronous mode selectable		
	• Simultaneous transmission and reception (full-duplex communication) supported		
	Dedicated baud rate generator		

Items	Specification
Serial communication	One channel
interface with FIFO (SCIF)	Clocked synchronous or asynchronous mode selectable
(SOII)	 Simultaneous transmission and reception (full-duplex communication) supported
	Dedicated baud rate generator
	Separate 16-byte FIFO registers for transmission and reception
Synchronous serial	One channel
communication unit (SSU)	Master mode or slave mode selectable
(only in SH7285 and	Standard mode or bidirectional mode selectable
SH7286)	• Transmit/receive data length can be selected from 8, 16, and 32 bits.
	 Simultaneous transmission and reception (full-duplex communication) supported
	Consecutive serial communication
Universal serial bus	USB 2.0 full-speed mode (12 Mbps) supported
(USB)	Internal bus transceiver available
(only in SH7285 and SH7286)	Standard commands automatically processed by hardware
0117230)	 Three transfer modes (control transfer, balk transfer, and interrupt transfer)
	16 types of interrupt sources available
	DMA transfer interface
Controller area	CAN version: Bosch 2.0B active is supported
network (RCAN-ET)	Buffer size: 15 buffers for transmission/reception and one buffer for
(only in SH7286)	reception only
	One channel
I ² C bus interface 3	One channel
(IIC3)	Master mode and slave mode supported
(only in SH7285 and SH7286)	
I/O ports	Input or output can be selected for each bit

Items	Specification
A/D converter	Three modules (SH7286)
	Two modules (SH7285 and SH7243)
	12-bit resolution
	• Eight input channels (SH7285 and SH7243) and twelve input channels (SH7286)
	Sampling can be carried out simultaneously on three channels.
	A/D conversion request by the external trigger or timer trigger
D/A converter	8-bit resolution
(only in SH7286)	Two output channels
ASE break controller	Ten break channels
(ABC)	The cycle of the internal bus can be set as break conditions
User break controller	Four break channels
(UBC)	 Addresses, data values, type of access, and data size can all be set as break conditions
User debugging	E10A emulator support
interface (H-UDI)	JTAG-standard pin assignment
	Realtime branch trace
Advanced user	Six input/output pins
debugger (AUD)	Branch source address/destination address trace
	Window data trace
	Full trace
	All trace data can be output by interrupting CPU operation
	Realtime trace
	Trace data can be output within the range where CPU operation is not interrupted
On-chip ROM	256 Kbytes, 512 Kbytes, 768 Kbytes, or 1 Mbyte
On-chip RAM	Four pages
	• 32 Kbytes (SH7286, SH7285)
	• 24 Kbytes (SH7286, SH7285)
	• 12 Kbytes (SH7243)
	• 8 Kbytes (SH7243)

Items	Specification			
Power supply voltage	VCC: 3.0 to 5.5 V, AVCC: 4.5 to 5.5 V			
	DrVCC: 3.0 to 3.6 V (when USB is used)			
	3.0 to 5.5 V (when USB is not used)			
Packages	• LQFP2020-144 (0.5 pitch): R5F72856, R5F72855			
	• LQFP2424-176 (0.5 pitch): R5F72867, R5F72866, R5F72865			
	• LQFP2020-176 (0.4 pitch): R5F72867, R5F72866, R5F72865			
	• LQFP1414-100 (0.5 pitch): R5F72434, R5F72433			

1.2 Block Diagram




Figure 1.1 Block Diagram (SH7243)

Page 10 of 1778




Figure 1.2 Block Diagram (SH7285, SH7286)

1.3 Pin Assignment




Figure 1.3 SH7286 Pin Assignment




Figure 1.4 SH7285 Pin Assignment




Figure 1.5 SH7243 Pin Assignment

1.4 Pin Functions

Table 1.2 lists functions of each pin.

Table 1.2 Pin Functions

Classification	Symbol	I/O	Name	Function
Power supply	VCC	Input	Power supply	Power supply pins. All the VCC pins must be connected to the system power supply. This LSI does not operate correctly if there is a pin left open.
	VSS	Input	Ground	Ground pins. All the VSS pins must be connected to the system power supply (0 V). This LSI does not operate correctly if there is a pin left open.
	VCL	Input	Internal step- down power supply	External capacitance pins for internal step-down power supply. All the VCL pins must be connected to VSS via a 0.47-µF capacitor (should be placed close to the pins).
	PLLVSS	Input	Ground for PLL	Ground pin for the on-chip PLL oscillator.
Clock	EXTAL	Input	External clock	Connected to a crystal resonator. An external clock signal may also be input to the EXTAL pin.
	XTAL	Output	Crystal	Connected to a crystal resonator.
	USBEXTAL	Input	Crystal for USB	Connected to a resonator for the USB.
	USBXTAL	Output	Crystal for USB	Connected to a resonator for the USB.
	CK	Output	System clock	Supplies the system clock to external devices.

Classification	Symbol	I/O	Name	Function
Operating mode control	MD1, MD0	Input	Mode set	Sets the operating mode. Do not change the signal levels on these pins during operation.
	ASEMD0	Input	Debugging mode	Enables the E10A-USB emulator functions.
				Input a high level to operate the LSI in normal mode (not in debugging mode). To operate it in debugging mode, apply a low level to this pin on the user system board.
	FWE	Input	Flash memory write enable	Pin for flash memory. Flash memory can be protected against writing or erasure through this pin.
System control	RES	Input	Power-on reset	This LSI enters the power-on reset state when this signal goes low.
	MRES	Input	Manual reset	This LSI enters the manual reset state when this signal goes low.
	WDTOVF	Output	Watchdog timer overflow	Outputs an overflow signal from the WDT.
	BREQ	Input	Bus-mastership request	A low level is input to this pin when an external device requests the release of the bus mastership.
	BACK	Output	Bus-mastership request acknowledge	Indicates that the bus mastership has been released to an external device. Reception of the BACK signal informs the device which has output the BREQ signal that it has acquired the bus.

Classification	Symbol	I/O	Name	Function
Interrupts	NMI	Input	Non-maskable interrupt	Non-maskable interrupt request pin. Fix it high when not in use.
	IRQ7 to IRQ0	Input	Interrupt requests 7 to 0	Maskable interrupt request pins. Level-input or edge-input detection can be selected. When the edge-input detection is selected, the rising edge, falling edge, or both edges can also be selected.
	TRQOUT	Output	Interrupt request output	Indicates that an interrupt has occurred, enabling external devices to be informed of an interrupt occurrence even while the bus mastership is released.
Address bus	A25 to A0	Output	Address bus	Outputs addresses. (A25 to A21 are available only in the SH7286.)
Data bus	D31 to D0	I/O	Data bus	Bidirectional data bus. (D31 to D16 are available only in the SH7286.)
Bus control	CS7 to CS0	Output	Chip select 7 to 0	Chip-select signals for external memory or devices.
	RD	Output	Read	Indicates that data is read from an external device.
	RD/WR	Output	Read/write	Read/write signal.
	BS	Output	Bus start	Bus-cycle start signal.
	ĀH	Output	Address hold	Address hold timing signal for the device that uses the address/data-multiplexed bus.
	FRAME	Output	Frame signal	In burst MPX-I/O interface mode, negated before the last bus cycle to indicate that the next bus cycle is the last access (only in SH7286)
	WAIT	Input	Wait	Input signal for inserting a wait cycle into the bus cycles during access to the external space.
	WRHH	Output	Write to HH byte	Indicates a write access to bits 31 to 24 of data of external memory or device (only in SH7286).
	WRHL	Output	Write to HL byte	Indicates a write access to bits 23 to 16 of data of external memory or device (only in SH7286).

Classification	Symbol	I/O	Name	Function
Bus control	WRH	Output	Write to upper byte	Indicates a write access to bits 15 to 8 of data of external memory or device.
	WRL	Output	Write to lower byte	Indicates a write access to bits 7 to 0 of data of external memory or device.
	DQMUU	Output	HH byte selection	Selects bits D31 to D24 when SDRAM is connected (only in SH7286).
	DQMUL	Output	HL byte selection	Selects bits D23 to D16 when SDRAM is connected (only in SH7286).
	DQMLU	Output	Upper byte selection	Selects bits D15 to D8 when SDRAM is connected.
	DQMLL	Output	Lower byte selection	Selects bits D7 to D0 when SDRAM is connected.
	RASU	Output	RAS	Connected to the RAS pin when SDRAM is connected (only in SH7286).
	CASU	Output	CAS	Connected to the CAS pin when SDRAM is connected (only in SH7286).
	RASL	Output	RAS	Connected to the RAS pin when SDRAM is connected.
	CASL	Output	CAS	Connected to the $\overline{\text{CAS}}$ pin when SDRAM is connected.
	CKE	Output	CK enable	Connected to the CKE pin when SDRAM is connected.
	REFOUT	Output	Refresh request output	Request signal output for refresh execution while the bus mastership is released.
Direct memory access controller (DMAC)	DREQ0 to DREQ3	Input	DMA-transfer request	Input pins to receive external requests for DMA transfer (DREQ2 and DREQ3 are only in SH7286).
	DACK0 to DACK3	Output	DMA-transfer request accept	Output pins for signals indicating acceptance of external requests from external devices (DACK2 and DACK3 are only in SH7286).
	TEND1, TEND0	Output	DMA-transfer end output	Output pins for DMA transfer end.

Classification	Symbol	I/O	Name	Function
Multi-function timer pulse unit 2 (MTU2)	TCLKA, TCLKB, TCLKC, TCLKD	Input	MTU2 timer clock input	External clock input pins for the timer.
	TIOCOA, TIOCOB, TIOCOC, TIOCOD	I/O	MTU2 input capture/output compare (channel 0)	The TGRA_0 to TGRD_0 input capture input/output compare output/PWM output pins.
	TIOC1A, TIOC1B	I/O	MTU2 input capture/output compare (channel 1)	The TGRA_1 and TGRB_1 input capture input/output compare output/PWM output pins.
	TIOC2A, TIOC2B	I/O	MTU2 input capture/output compare (channel 2)	The TGRA_2 and TGRB_2 input capture input/output compare output/PWM output pins.
	TIOC3A, TIOC3B, TIOC3C, TIOC3D	I/O	MTU2 input capture/output compare (channel 3)	The TGRA_3 to TGRD_3 input capture input/output compare output/PWM output pins.
	TIOC4A, TIOC4B, TIOC4C, TIOC4D	I/O	MTU2 input capture/output compare (channel 4)	The TGRA_4 to TGRD_4 input capture input/output compare output/PWM output pins.
	TIC5U, TIC5V, TIC5W	Input	MTU2 input capture (channel 5)	The TGRU_5, TGRV_5, and TGRW_5 input capture input/dead time compensation input pins.
Port output enable (POE)	POE8 to POE0	Input	Port output control	Request signal input to place the MTU2 and MTU2S waveform output pin in the high impedance state (SH7243 has only POE8, POE4, POE3, and POE0).

Classification	Symbol	I/O	Name	Function
Multi-function timer pulse unit 2S (MTU2S)	TIOC3AS, TIOC3BS, TIOC3CS, TIOC3DS	I/O	MTU2S input capture/output compare (channel 3)	The TGRA_3S to TGRD_3S input capture input/output compare output/PWM output pins.
	TIOC4AS, TIOC4BS, TIOC4CS, TIOC4DS	I/O	MTU2S input capture/output compare (channel 4)	The TGRA_4S to TGRD_4S input capture input/output compare output/PWM output pins.
	TIOC5US, TIOC5VS, TIOC5WS	Input	MTU2S input capture (channel 5)	The TGRU_5S, TGRV_5S, and TGRW_5S input capture input/dead time compensation input pins.
Serial communication	TXD4, TXD2 to TXD0	Output	Transmit data	Data output pins. Only TXD2 and TXD0 are available in the SH7243.
interface (SCI)	RXD4, RXD2 to RXD0	Input	Receive data	Data input pins. Only RXD2 and RXD0 are available in the SH7243.
	SCK4, SCK2 to SCK0	I/O	Serial clock	Clock input/output pins. Only SCK2 and SCK0 are available in the SH7243.
Serial	TXD3	Output	Transmit data	Data output pin.
communication interface with	RXD3	Input	Receive data	Data input pin.
FIFO (SCIF)	SCK3	I/O	Serial clock	Clock input/output pin.
Synchronous	SSO	I/O	Data	Data input/output pin.
serial communication	SSI	I/O	Data	Data input/output pin.
unit (SSU)	SSCK	I/O	Clock	Clock input/output pin.
(only in SH7285 and SH7286)	SCS	I/O	Chip select	Chip select input/output pin.

Classification	Symbol	I/O	Name	Function
Universal serial bus (USB) (only in SH7285	DrVCC	Input	USB power supply	Power supply pin for the internal transceiver. Connect it to the 3.3-V power supply.
and SH7286)	DrVSS	Input	USB ground	Ground pin for the internal transceiver.
	USD+, USD-	I/O	USB data	USB data input/output pins.
	VBUS	Input	Cable connection monitor	USB cable connection monitor input pin.
	USPND	Output	Suspend state output	Outputs a high level when the suspend state is entered.
Controller area	CTx0	Output	Transmit data	Transmit data pin for CAN bus.
network (RCAN-ET)	CRx0	Input	Receive data	Receive data pin for CAN bus.
(only in SH7286)				
I ² C bus	SCL	I/O	Serial clock pin	Serial clock input/output pin.
interface 3 (IIC3) (only in SH7285 and SH7286)	SDA	I/O	Serial data pin	Serial data input/output pin.
A/D converter	AN11 to AN0	Input	Analog input pins	Analog input pins. Only AN7 to AN0 are available in the SH7285 and SH7243.
	ADTRG	Input	A/D conversion trigger input	External trigger input pin for starting A/D conversion.
	AVCC	Input	Analog power supply	Power supply pin for the A/D converter. Connect this pin to the system power supply (VCC) when the A/D converter is not used.
	AVREF	Input	Analog reference power supply	Reference voltage pin for the A/D converter.
	AVSS	Input	Analog ground	Ground pin for the A/D converter. Connect this pin to the system power supply (VSS) when the A/D converter is not used.
	AVREFVSS	Input	Analog reference ground	Reference ground pin for the A/D converter. Connect this pin to the system power supply (VSS) when the A/D converter is not used.

Classification	Symbol	I/O	Name	Function
D/A converter	DA1, DA0	Output	Analog output	Analog output pins.
(only in SH7286)			pins	
I/O ports	PA23 to PA21,	I/O	General port	19-bit general input/output port pins.
	PA15 to PA0			Only PA23 to PA21, PA15 to PA12, and PA9 to PA0 are available in the SH7285.
				Only PA15 to PA12 and PA9 to PA6 are available in the SH7243.
	PB19 to PB6,	I/O	General port	16-bit general input/output port pins.
	PB3 to PB0			Only PB12 to PB6 and PB3 to PB0 are available in the SH7285.
				Only PB12, PB11, PB8 to PB6, PB1, and PB0 are available in the SH7243.
	PC15 to PC0	I/O	General port	16-bit general input/output port pins.
	PD31 to PD0	I/O	General port	32-bit general input/output port pins.
				Only PD31 to PD24 and PD22 to PD0 are available in the SH7285.
				Only PD15 to PD0 are available in the SH7243
	PE15 to PE0	I/O	General port	16-bit general input/output port pins.
	PF11 to PF0	Input	General port	12-bit general input port pins.
				Only PF7 to PF0 are available in the SH7285 and SH7243.
User debugging	TCK	Input	Test clock	Test-clock input pin.
interface (H-UDI)	TMS	Input	Test mode select	Test-mode select signal input pin.
(11 001)	TDI	Input	Test data input	Serial input pin for instructions and data.
	TDO	Output	Test data output	Serial output pin for instructions and data.
	TRST	Input	Test reset	Initialization-signal input pin. Input a low level when not using the H-UDI.

Classification	Symbol	I/O	Name	Function
Advanced user debugger (AUD)	AUDATA3 to AUDATA0	Output	AUD data	Branch destination/source address output pin
	AUDCK	Output	AUD clock	Sync clock output pin
	AUDSYNC	Output	AUD sync signal	Data start-position acknowledge- signal output pin
Emulator interface	ASEBRKAK	Output	Break mode acknowledge	Indicates that the E10A-USB emulator has entered its break mode.
	ASEBRK	Input	Break request	E10A-USB emulator break input pin.
User break controller (UBC)	UBCTRG	Output	User break trigger output	Trigger output pin for UBC condition match.

Page 23 of 1778

Section 2 CPU

2.1 Register Configuration

The register set consists of sixteen 32-bit general registers, four 32-bit control registers, and four 32-bit system registers.

2.1.1 General Registers

Figure 2.1 shows the general registers.

The sixteen 32-bit general registers are numbered R0 to R15. General registers are used for data processing and address calculation. R0 is also used as an index register. Several instructions have R0 fixed as their only usable register. R15 is used as the hardware stack pointer (SP). Saving and restoring the status register (SR) and program counter (PC) in exception handling is accomplished by referencing the stack using R15.

31	(
	R0*1
	R1
	R2
	R3
	R4
	R5
	R6
	R7
	R8
	R9
	R10
	R11
	R12
	R13
	R14
R15, SP (ha	ardware stack pointer)*2

Notes: 1. R0 functions as an index register in the indexed register indirect addressing mode and indexed GBR indirect addressing mode. In some instructions, R0 functions as a fixed source register or destination register.

2. R15 functions as a hardware stack pointer (SP) during exception processing.

Figure 2.1 General Registers

2.1.2 Control Registers

The control registers consist of four 32-bit registers: the status register (SR), the global base register (GBR), the vector base register (VBR), and the jump table base register (TBR).

The status register indicates instruction processing states.

The global base register functions as a base address for the GBR indirect addressing mode to transfer data to the registers of on-chip peripheral modules.

The vector base register functions as the base address of the exception handling vector area (including interrupts).

The jump table base register functions as the base address of the function table area.




Figure 2.2 Control Registers

(1) Status Register (SR)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	во	CS	1	1	-	М	Q		1[3	:0]		1	-	S	Т
Initial value:	0	0	0	0	0	0	-	-	1	1	1	1	0	0	-	-
R/W:	R	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W

.

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 15	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
14	ВО	0	R/W	BO Bit
				Indicates that a register bank has overflowed.
13	CS	0	R/W	CS Bit
				Indicates that, in CLIP instruction execution, the value has exceeded the saturation upper-limit value or fallen below the saturation lower-limit value.
12 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	М	_	R/W	M Bit
8	Q	_	R/W	Q Bit
				Used by the DIV0S, DIV0U, and DIV1 instructions.
7 to 4	I[3:0]	1111	R/W	Interrupt Mask Level
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	S	_	R/W	S Bit
				Specifies a saturation operation for a MAC instruction.
0	Т	_	R/W	T Bit
				True/false condition or carry/borrow bit

(2) Global Base Register (GBR)

GBR is referenced as the base address in a GBR-referencing MOV instruction.

(3) Vector Base Register (VBR)

VBR is referenced as the branch destination base address in the event of an exception or an interrupt.

(4) Jump Table Base Register (TBR)

TBR is referenced as the start address of a function table located in memory in a JSR/N@@(disp8,TBR) table-referencing subroutine call instruction.

2.1.3 System Registers

The system registers consist of four 32-bit registers: the high and low multiply and accumulate registers (MACH and MACL), the procedure register (PR), and the program counter (PC). MACH and MACL store the results of multiply or multiply and accumulate operations. PR stores the return address from a subroutine procedure. PC indicates the program address being executed and controls the flow of the processing.




Figure 2.3 System Registers

(1) Multiply and Accumulate Register High (MACH) and Multiply and Accumulate Register Low (MACL)

MACH and MACL are used as the addition value in a MAC instruction, and store the result of a MAC or MUL instruction.

(2) Procedure Register (PR)

PR stores the return address of a subroutine call using a BSR, BSRF, or JSR instruction, and is referenced by a subroutine return instruction (RTS).

(3) Program Counter (PC)

PC indicates the address of the instruction being executed.

2.1.4 Register Banks

For the nineteen 32-bit registers comprising general registers R0 to R14, control register GBR, and system registers MACH, MACL, and PR, high-speed register saving and restoration can be carried out using a register bank. The register contents are automatically saved in the bank after the CPU accepts an interrupt that uses a register bank. Restoration from the bank is executed by issuing a RESBANK instruction in an interrupt processing routine.

For details, refer to section 6.8, Register Banks, and the SH-2A, SH2A-FPU Software Manual.

2.1.5 Initial Values of Registers

Table 2.1 lists the values of the registers after a reset.

Table 2.1 Initial Values of Registers

Classification	Register	Initial Value		
General registers	R0 to R14	Undefined		
	R15 (SP)	Value of the stack pointer in the vector address table		
Control registers	SR	Bits I[3:0] are 1111 (H'F), BO and CS are 0, reserved bits are 0, and other bits are undefined		
	GBR, TBR	Undefined		
	VBR	H'00000000		
System registers	MACH, MACL, PR	Undefined		
	PC	Value of the program counter in the vector address table		

2.2 Data Formats

2.2.1 Data Format in Registers

Register operands are always longwords (32 bits). If the size of memory operand is a byte (8 bits) or a word (16 bits), it is changed into a longword by expanding the sign-part when loaded into a register.




Figure 2.4 Data Format in Registers

2.2.2 Data Formats in Memory

Memory data formats are classified into bytes, words, and longwords. Memory can be accessed in 8-bit bytes, 16-bit words, or 32-bit longwords. A memory operand of fewer than 32 bits is stored in a register in sign-extended or zero-extended form.

A word operand should be accessed at a word boundary (an even address of multiple of two bytes: address 2n), and a longword operand at a longword boundary (an even address of multiple of four bytes: address 4n). Otherwise, an address error will occur. A byte operand can be accessed at any address.

Only big-endian byte order can be selected for the data format.

Data formats in memory are shown in figure 2.5.




Figure 2.5 Data Formats in Memory

2.2.3 **Immediate Data Format**

Byte (8-bit) immediate data is located in an instruction code. Immediate data accessed by the MOV, ADD, and CMP/EQ instructions is sign-extended and handled in registers as longword data. Immediate data accessed by the TST, AND, OR, and XOR instructions is zero-extended and handled as longword data. Consequently, AND instructions with immediate data always clear the upper 24 bits of the destination register.

20-bit immediate data is located in the code of a MOVI20 or MOVI20S 32-bit transfer instruction. The MOVI20 instruction stores immediate data in the destination register in sign-extended form. The MOVI20S instruction shifts immediate data by eight bits in the upper direction, and stores it in the destination register in sign-extended form.

Word or longword immediate data is not located in the instruction code, but rather is stored in a memory table. The memory table is accessed by an immediate data transfer instruction (MOV) using the PC relative addressing mode with displacement.

See examples given in section 2.3.1 (10), Immediate Data.

2.3 Instruction Features

2.3.1 RISC-Type Instruction Set

Instructions are RISC type. This section details their functions.

(1) 16-Bit Fixed-Length Instructions

Basic instructions have a fixed length of 16 bits, improving program code efficiency.

(2) 32-Bit Fixed-Length Instructions

The SH-2A additionally features 32-bit fixed-length instructions, improving performance and ease of use.

(3) One Instruction per State

Each basic instruction can be executed in one cycle using the pipeline system.

(4) Data Length

Longword is the standard data length for all operations. Memory can be accessed in bytes, words, or longwords. Byte or word data in memory is sign-extended and handled as longword data. Immediate data is sign-extended for arithmetic operations or zero-extended for logic operations. It is also handled as longword data.

Table 2.2 Sign Extension of Word Data

SH2-A CPU		Description	Example of Other CPU		
MOV.W	@(disp,PC),R1	Data is sign-extended to 32 bits,	ADD.W	#H'1234,R0	
ADD	R1,R0	and R1 becomes H'00001234. It is next operated upon by an ADD			
		instruction.			
.DATA.W	H'1234				

Note: @(disp, PC) accesses the immediate data.

(5) Load-Store Architecture

Basic operations are executed between registers. For operations that involve memory access, data is loaded to the registers and executed (load-store architecture). Instructions such as AND that manipulate bits, however, are executed directly in memory.

(6) Delayed Branch Instructions

With the exception of some instructions, unconditional branch instructions, etc., are executed as delayed branch instructions. With a delayed branch instruction, the branch is taken after execution of the instruction immediately following the delayed branch instruction. This reduces disturbance of the pipeline control when a branch is taken.

In a delayed branch, the actual branch operation occurs after execution of the slot instruction. However, instruction execution such as register updating excluding the actual branch operation, is performed in the order of delayed branch instruction \rightarrow delay slot instruction. For example, even though the contents of the register holding the branch destination address are changed in the delay slot, the branch destination address remains as the register contents prior to the change.

Table 2.3 Delayed Branch Instructions

SH-2A C	PU	Description	Example of Other CPU		
BRA	TRGET	Executes the ADD before	ADD.W	R1,R0	
ADD	R1,R0	branching to TRGET.	BRA	TRGET	

(7) Unconditional Branch Instructions with No Delay Slot

The SH-2A additionally features unconditional branch instructions in which a delay slot instruction is not executed. This eliminates unnecessary NOP instructions, and so reduces the code size.

(8) Multiply/Multiply-and-Accumulate Operations

16-bit \times 16-bit \to 32-bit multiply operations are executed in one to two cycles. 16-bit \times 16-bit + 64-bit \to 64-bit multiply-and-accumulate operations are executed in two to three cycles. 32-bit \times 32-bit \to 64-bit multiply and 32-bit \times 32-bit \to 64-bit multiply-and-accumulate operations are executed in two to four cycles.

(9) T Bit

The T bit in the status register (SR) changes according to the result of the comparison. Whether a conditional branch is taken or not taken depends upon the T bit condition (true/false). The number of instructions that change the T bit is kept to a minimum to improve the processing speed.

Table 2.4 T Bit

SH-2A CPU		Description	Example of Other CPU		
CMP/GE	R1,R0	T bit is set when $R0 \ge R1$.	CMP.W	R1,R0	
BT	TRGET0	The program branches to TRGET0	BGE	TRGET0	
BF	TRGET1	when R0 \geq R1 and to TRGET1 when R0 < R1.	BLT	TRGET1	
ADD	#-1,R0	T bit is not changed by ADD.	SUB.W	#1,R0	
CMP/EQ	#0,R0	T bit is set when $R0 = 0$.	BEQ	TRGET	
BT	TRGET	The program branches if $R0 = 0$.			

(10) Immediate Data

Byte immediate data is located in an instruction code. Word or longword immediate data is not located in instruction codes but in a memory table. The memory table is accessed by an immediate data transfer instruction (MOV) using the PC relative addressing mode with displacement.

With the SH-2A, 17- to 28-bit immediate data can be located in an instruction code. However, for 21- to 28-bit immediate data, an OR instruction must be executed after the data is transferred to a register.

Table 2.5 Immediate Data Accessing

Classification	SH-2A CPU		Exampl	e of Other CPU
8-bit immediate	MOV	#H'12,R0	MOV.B	#H'12,R0
16-bit immediate	MOVI20	#H'1234,R0	MOV.W	#H'1234,R0
20-bit immediate	MOVI20	#H'12345,R0	MOV.L	#H'12345,R0
28-bit immediate	MOVI20S	#H'12345,R0	MOV.L	#H'1234567,R0
	OR	#H'67,R0		
32-bit immediate	MOV.L	@(disp,PC),R0	MOV.L	#H'12345678,R0
	.DATA.L	Н'12345678		

Note: @(disp, PC) accesses the immediate data.

(11) Absolute Address

When data is accessed by an absolute address, the absolute address value should be placed in the memory table in advance. That value is transferred to the register by loading the immediate data during the execution of the instruction, and the data is accessed in register indirect addressing mode.

With the SH-2A, when data is referenced using an absolute address not exceeding 28 bits, it is also possible to transfer immediate data located in the instruction code to a register and to reference the data in register indirect addressing mode. However, when referencing data using an absolute address of 21 to 28 bits, an OR instruction must be used after the data is transferred to a register.

Table 2.6 Absolute Address Accessing

Classification	SH-2A CP	U	Exampl	e of Other CPU
Up to 20 bits	MOVI20	#H'12345,R1	MOV.B	@H'12345,R0
	MOV.B	@R1,R0		
21 to 28 bits	MOVI20S	#H'12345,R1	MOV.B	@H'1234567,R0
	OR	#H'67,R1		
	MOV.B	@R1,R0		
29 bits or more	MOV.L	@(disp,PC),R1	MOV.B	@H'12345678,R0
	MOV.B	@R1,R0		
	.DATA.L	H'12345678		

(12) 16-Bit/32-Bit Displacement

When data is accessed by 16-bit or 32-bit displacement, the displacement value should be placed in the memory table in advance. That value is transferred to the register by loading the immediate data during the execution of the instruction, and the data is accessed in the indexed indirect register addressing mode.

Table 2.7 Displacement Accessing

Classification	SH-2A CPU		Exampl	e of Other CPU
16-bit displacement	MOV.W	@(disp,PC),R0	MOV.W	@(H'1234,R1),R2
	MOV.W	@(R0,R1),R2		
	.DATA.W	H'1234		

2.3.2 Addressing Modes

Addressing modes and effective address calculation are as follows:

Table 2.8 Addressing Modes and Effective Addresses

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
Register direct	Rn	The effective address is register Rn. (The operand is the contents of register Rn.)	_
Register indirect	@Rn	The effective address is the contents of register Rn. Rn Rn	Rn
Register indirect with post-increment	@Rn+	The effective address is the contents of register Rn. A constant is added to the contents of Rn after the instruction is executed. 1 is added for a byte operation, 2 for a word operation, and 4 for a longword operation. Rn Rn Rn Rn Rn	Rn (After instruction execution) Byte: Rn + 1 \rightarrow Rn Word: Rn + 2 \rightarrow Rn Longword: Rn + 4 \rightarrow Rn
Register indirect with predecrement	@-Rn	The effective address is the value obtained by subtracting a constant from Rn. 1 is subtracted for a byte operation, 2 for a word operation, and 4 for a longword operation. $ \begin{array}{c} Rn \\ \hline Rn-1/2/4 \end{array} $	Byte: $Rn - 1 \rightarrow Rn$ Word: $Rn - 2 \rightarrow Rn$ Longword: $Rn - 4 \rightarrow Rn$ (Instruction is executed with Rn after this calculation)

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
Register indirect with displacement	@(disp:4, Rn)	The effective address is the sum of Rn and a 4-bit displacement (disp). The value of disp is zero-extended, and remains unchanged for a byte operation, is doubled for a word operation, and is quadrupled for a longword operation. Rn disp (zero-extended) Rn + disp 1/2/4	Byte: Rn + disp Word: Rn + disp × 2 Longword: Rn + disp × 4
Register indirect with displacement	@(disp:12, Rn)	The effective address is the sum of Rn and a 12-bit displacement (disp). The value of disp is zero-extended. Rn Rn + disp (zero-extended)	Byte: Rn + disp Word: Rn + disp Longword: Rn + disp
Indexed register indirect	@(R0,Rn)	The effective address is the sum of Rn and R0. Rn Rn + R0	Rn + R0
GBR indirect with displacement	@(disp:8, GBR)	The effective address is the sum of GBR value and an 8-bit displacement (disp). The value of disp is zero-extended, and remains unchanged for a byte operation, is doubled for a word operation, and is quadrupled for a longword operation. GBR disp (zero-extended) 1/2/4	Byte: GBR + disp Word: GBR + disp × 2 Longword: GBR + disp × 4

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
Indexed GBR indirect	@(R0, GBR)	The effective address is the sum of GBR value and R0.	GBR + R0
		GBR + RO	
		HU	
TBR duplicate indirect with	@@ (disp:8,	The effective address is the sum of TBR value and an 8-bit displacement (disp). The value of	Contents of address (TBR
displacement	TBR)	disp is zero-extended, and is multiplied by 4.	+ disp \times 4)
		TBR	
		disp	
		(zero-extended) + disp 4	
		(TBR + disp 4)	
PC indirect with displacement	@(disp:8, PC)	The effective address is the sum of PC value and an 8-bit displacement (disp). The value of disp is	Word: $PC + disp \times 2$
		zero-extended, and is doubled for a word	Longword:
		operation, and quadrupled for a longword	PC &
		operation. For a longword operation, the lowest	H'FFFFFFC
		two bits of the PC value are masked.	+ disp \times 4
		PC	
		(for longword)	
		PC + disp 2	
		H'FFFFFFC or PC & H'FFFFFFFC	
		disp + disp 4	
		(Zero-exterided)	
		<u> </u>	
		2/4	

Addressing Mode	Instruction Format	Effective Address Calculation	Equation	
PC relative	disp:8	The effective address is the sum of PC value and the value that is obtained by doubling the sign-extended 8-bit displacement (disp).	PC + disp × 2	
		disp (sign-extended) PC + disp 2		
	disp:12	The effective address is the sum of PC value and the value that is obtained by doubling the sign-extended 12-bit displacement (disp).	ng the sign-	
		disp (sign-extended) + PC + disp 2		
		2		
	Rn	The effective address is the sum of PC value and Rn.	PC + Rn	
		PC + Rn		

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
Immediate	#imm:20	The 20-bit immediate data (imm) for the MOVI20 instruction is sign-extended.	_
		31 19 0 Sign- extended imm (20 bits)	
		The 20-bit immediate data (imm) for the MOVI20S instruction is shifted by eight bits to the left, the upper bits are sign-extended, and the lower bits are padded with zero.	_
		31 27 8 0 imm (20 bits) 00000000 Sign-extended	
	#imm:8	The 8-bit immediate data (imm) for the TST, AND, OR, and XOR instructions is zero-extended.	_
	#imm:8	The 8-bit immediate data (imm) for the MOV, ADD, and CMP/EQ instructions is sign-extended.	_
	#imm:8	The 8-bit immediate data (imm) for the TRAPA instruction is zero-extended and then quadrupled.	_
	#imm:3	The 3-bit immediate data (imm) for the BAND, BOR, BXOR, BST, BLD, BSET, and BCLR instructions indicates the target bit location.	_

2.3.3 Instruction Format

The instruction formats and the meaning of source and destination operands are described below. The meaning of the operand depends on the instruction code. The symbols used are as follows:

xxxx: Instruction code
mmmm: Source register
nnnn: Destination register
iiii: Immediate data

ini: immediate datadddd: Displacement

Table 2.9 Instruction Formats

Instruction Formats	Source Operand	Destination Operand	Example	
0 format 15	_	_	NOP	
n format		nnnn: Register direct	MOVT	Rn
xxxx nnnn xxxx xxxx	Control register or system register	nnnn: Register direct	STS	MACH,Rn
	R0 (Register direct)	nnnn: Register direct	DIVU	R0,Rn
	Control register or system register	nnnn: Register indirect with pre-decrement	STC.L	SR,@-Rn
	mmmm: Register direct	R15 (Register indirect with predecrement)	MOVMU.L	Rm,@-R15
	R15 (Register indirect with post-increment)	nnnn: Register direct	MOVMU.L	@R15+,Rn
	R0 (Register direct)	nnnn: (Register indirect with post-increment)	MOV.L	R0,@Rn+

Instruction Formats	Source Operand	Destination Operand	Example	
m format	mmmm: Register direct	Control register or system register	LDC	Rm,SR
xxxx mmmm xxxx xxxx	mmmm: Register indirect with post-increment	Control register or system register	LDC.L	@Rm+,SR
	mmmm: Register indirect	_	JMP	@Rm
	mmmm: Register indirect with predecrement	R0 (Register direct)	MOV.L	@-Rm,R0
	mmmm: PC relative using Rm	_	BRAF	Rm
nm format	mmmm: Register direct	nnnn: Register direct	ADD	Rm,Rn
xxxx nnnn mmmm xxxx	mmmm: Register direct	nnnn: Register indirect	MOV.L	Rm,@Rn
	mmmm: Register indirect with post-increment (multiply-and-accumulate)	MACH, MACL	MAC.W	@Rm+,@Rn+
	nnnn*: Register indirect with post- increment (multiply- and-accumulate)			
	mmmm: Register indirect with post-increment	nnnn: Register direct	MOV.L	@Rm+,Rn
	mmmm: Register direct	nnnn: Register indirect with pre-decrement	MOV.L	Rm,@-Rn
	mmmm: Register direct	nnnn: Indexed register indirect	MOV.L Rm,@(F	R0,Rn)
md format 15 0 xxxx xxxx mmmm dddd	mmmmdddd: Register indirect with displacement	R0 (Register direct)	MOV.B @(disp	o,Rm),R0

Instruction Formats	Source Operand	Destination Operand	Example	
nd4 format 15 0 xxxx xxxx nnnn dddd	R0 (Register direct)	nnnndddd: Register indirect with displacement	MOV.B R0,@(disp,Rn)	
nmd format 15 0 xxxx nnnn mmmm dddd	mmmm: Register direct	nnnndddd: Register indirect with displacement	MOV.L Rm,@(disp,Rn)	
	mmmmdddd: Register indirect with displacement	nnnn: Register direct	MOV.L @(disp,Rm),Rn	
nmd12 format 32	mmmm: Register direct	nnnndddd: Register indirect with displacement	MOV.L Rm,@(disp12,Rn)	
15 0 xxxx dddd dddd dddd	mmmmdddd: nnnn: Register Register indirect direct with displacement		MOV.L @(disp12,Rm),Rn	
d format 15 0 xxxx xxxx dddd dddd	dddddddd: GBR indirect with displacement	R0 (Register direct)	MOV.L @(disp,GBR),R0	
	R0 (Register direct)	dddddddd: GBR indirect with displacement	MOV.L R0,@(disp,GBR)	
	ddddddd: PC relative with displacement	R0 (Register direct)	MOVA @(disp,PC),R0	
	dddddddd: TBR duplicate indirect with displacement	_	JSR/N @@(disp8,TBR)	
	ddddddd: PC relative	_	BF label	
d12 format	ddddddddddd: PC	_	BRA label	
15 0 xxxx dddd dddd dddd	relative		(label = disp + PC)	
nd8 format 15 0 xxxx nnnn dddd dddd	ddddddd: PC relative with displacement	nnnn: Register direct	MOV.L @(disp,PC),Rn	

Instruction Formats	Source Operand	Destination Operand	Example	
i format	iiiiiiii: Immediate	Indexed GBR indirect	AND.B #imm,@(R0,GBR)
xxxx xxxx iiii iiii	iiiiiiii: Immediate	R0 (Register direct)	AND	#imm,R0
	iiiiiiii: Immediate	_	TRAPA	#imm
ni format	iiiiiiii: Immediate	nnnn: Register direct	ADD	#imm,Rn
15 0 xxxx nnnn iiii iiii				_
ni3 format	nnnn: Register direct	_	BLD	#imm3,Rn
15 0	iii: Immediate			
xxxx xxxx nnnn x iii	_	nnnn: Register direct	BST	#imm3,Rn
		iii: Immediate		
ni20 format 32 16 xxxx nnnn iiii xxxx	iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	nnnn: Register direct	MOVI20 #imm20,	Rn
15 0 iiii iiii iiii iiii				
nid format 32	nnnndddddddddddd: Register indirect with displacement iii: Immediate	_	BLD.B #imm3,@	(disp12,Rn
xxxx dddd dddd dddd	_	nnnnddddddddddd: Register indirect with displacement		(disp12,Rn
		iii: Immediate		

Note: * In multiply-and-accumulate instructions, nnnn is the source register.

2.4 Instruction Set

2.4.1 Instruction Set by Classification

Table 2.10 lists the instructions according to their classification.

Table 2.10 Classification of Instructions

Classification	Types	Operation Code	Function	No. of Instructions
Data transfer	13	MOV	Data transfer	62
			Immediate data transfer	
			Peripheral module data transfer	
			Structure data transfer	
			Reverse stack transfer	
		MOVA	Effective address transfer	_
		MOVI20	20-bit immediate data transfer	_
		MOVI20S	20-bit immediate data transfer	_
			8-bit left-shit	
		MOVML	R0-Rn register save/restore	_
		MOVMU	Rn-R14 and PR register save/restore	_
		MOVRT	T bit inversion and transfer to Rn	_
		MOVT	T bit transfer	=
		MOVU	Unsigned data transfer	-
		NOTT	T bit inversion	-
		PREF	Prefetch to operand cache	=
		SWAP	Swap of upper and lower bytes	_
		XTRCT	Extraction of the middle of registers connected	-

Classification	Types	Operation Code	Function	No. of Instructions
Arithmetic	26	ADD	Binary addition	40
operations		ADDC	Binary addition with carry	_
		ADDV	Binary addition with overflow check	_
		CMP/cond	Comparison	_
		CLIPS	Signed saturation value comparison	_
		CLIPU	Unsigned saturation value comparison	_
		DIVS	Signed division (32 ÷ 32)	_
		DIVU	Unsigned division (32 ÷ 32)	_
	DIV1 One-step division DIV0S Initialization of signed one-step divi	One-step division	_	
		Initialization of signed one-step division	_	
		DIV0U	Initialization of unsigned one-step division	_
		DMULS	Signed double-precision multiplication	_
		DMULU	Unsigned double-precision multiplication	_
		DT	Decrement and test	_
		EXTS	Sign extension	_
		EXTU	Zero extension	_
		MAC	Multiply-and-accumulate, double-precision multiply-and-accumulate operation	_
		MUL	Double-precision multiply operation	_
		MULR	Signed multiplication with result storage in Rn	_
		MULS	Signed multiplication	_
		MULU	Unsigned multiplication	_
		NEG	Negation	_
		NEGC	Negation with borrow	_
		SUB	Binary subtraction	_
		SUBC	Binary subtraction with borrow	_
		SUBV	Binary subtraction with underflow	_

Mar 23, 2011

Classification	Types	Operation Code	Function	No. of Instructions
Logic	6	AND	Logical AND	14
operations		NOT	Bit inversion	_
		OR	Logical OR	_
		TAS	Memory test and bit set	_
		TST	Logical AND and T bit set	_
		XOR	Exclusive OR	_
Shift	12	ROTL	One-bit left rotation	16
		ROTR	One-bit right rotation	_
		ROTCL	One-bit left rotation with T bit	_
		ROTCR	One-bit right rotation with T bit	_
		SHAD	Dynamic arithmetic shift	_
		SHAL	One-bit arithmetic left shift	_
		SHAR	One-bit arithmetic right shift	_
		SHLD	Dynamic logical shift	_
		SHLL	One-bit logical left shift	_
		SHLLn	n-bit logical left shift	_
		SHLR	One-bit logical right shift	_
		SHLRn	n-bit logical right shift	_
Branch	10	BF	Conditional branch, conditional delayed branch (branch when T = 0)	15
		ВТ	Conditional branch, conditional delayed branch (branch when T = 1)	_
		BRA	Unconditional delayed branch	_
		BRAF	Unconditional delayed branch	_
		BSR	Delayed branch to subroutine procedure	_
		BSRF	Delayed branch to subroutine procedure	_
		JMP	Unconditional delayed branch	_
		JSR	Branch to subroutine procedure	_
			Delayed branch to subroutine procedure	
		RTS	Return from subroutine procedure	=
			Delayed return from subroutine procedure	_
		RTV/N	Return from subroutine procedure with Rm \rightarrow R0 transfer	

Classification	Types	Operation Code	Function	No. of Instructions
System	14	CLRT	T bit clear	36
control		CLRMAC	MAC register clear	_
		LDBANK	Register restoration from specified register bank entry	_
		LDC	Load to control register	_
		LDS	Load to system register	_
		NOP	No operation	_
		RESBANK	Register restoration from register bank	-
		RTE	Return from exception handling	-
		SETT	T bit set	_
		SLEEP	Transition to power-down mode	=
		STBANK	Register save to specified register bank entry	_
		STC	Store control register data	=
		STS	Store system register data	_
		TRAPA	Trap exception handling	=
Bit	10	BAND	Bit AND	14
manipulation		BCLR	Bit clear	=
		BLD	Bit load	_
		BOR	Bit OR	_
		BSET	Bit set	_
		BST	Bit store	_
		BXOR	Bit exclusive OR	_
		BANDNOT	Bit NOT AND	_
		BORNOT	Bit NOT OR	_
		BLDNOT	Bit NOT load	_
Total:	91			197

The table below shows the format of instruction codes, operation, and execution states. They are described by using this format according to their classification.

Instruction	Instruction Code	Operation	Execution States	T Bit
Indicated by mnemonic.	Indicated in MSB \leftrightarrow LSB order.	Indicates summary of operation.	Value when no wait states are inserted.*1	Value of T bit after instruction is executed.
[Legend]	[Legend]	[Legend]		Explanation of Symbols
Rm: Source register Rn: Destination register imm: Immediate data disp: Displacement*2	mmmm: Source register nnnn: Destination register 0000: R0 0001: R1 1111: R15 iiii: Immediate data dddd: Displacement	→, ←: Transfer direction (xx): Memory operand M/Q/T: Flag bits in SR &: Logical AND of each bit l: Logical OR of each bit ^: Exclusive logical OR of each bit ~: Logical NOT of each bit < <n: left="" n-bit="" shift="">>n: n-bit right shift</n:>		—: No change

- Notes: 1. Instruction execution cycles: The execution cycles shown in the table are minimums. In practice, the number of instruction execution states will be increased in cases such as the following:
 - a. When there is a conflict between an instruction fetch and a data access
 - b. When the destination register of a load instruction (memory \rightarrow register) is the same as the register used by the next instruction.
 - 2. Depending on the operand size, displacement is scaled by ×1, ×2, or ×4. For details, refer to the SH-2A, SH2A-FPU Software Manual.

2.4.2 Data Transfer Instructions

Table 2.11 Data Transfer Instructions

				Execu-		Co	mpatibility	
Instruction	on	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
MOV	#imm,Rn	1110nnnniiiiiiii	$imm \to sign \; extension \to Rn$	1	_	Yes	Yes	Yes
MOV.W	@(disp,PC),Rn	1001nnnndddddddd	$(\operatorname{disp} \times 2 + \operatorname{PC}) \to \operatorname{sign}$ extension $\to \operatorname{Rn}$	1		Yes	Yes	Yes
MOV.L	@(disp,PC),Rn	1101nnnndddddddd	$(disp \times 4 + PC) \to Rn$	1	_	Yes	Yes	Yes
MOV	Rm,Rn	0110nnnnmmmm0011	$Rm \to Rn$	1	_	Yes	Yes	Yes
MOV.B	Rm,@Rn	0010nnnnmmmm0000	$Rm \rightarrow (Rn)$	1	_	Yes	Yes	Yes
MOV.W	Rm,@Rn	0010nnnnmmmm0001	$Rm \to (Rn)$	1	_	Yes	Yes	Yes
MOV.L	Rm,@Rn	0010nnnnmmmm0010	$Rm \rightarrow (Rn)$	1	_	Yes	Yes	Yes
MOV.B	@Rm,Rn	0110nnnnmmmm0000	$(Rm) \rightarrow sign \ extension \rightarrow Rn$	1	_	Yes	Yes	Yes
MOV.W	@Rm,Rn	0110nnnnmmmm0001	$(Rm) \to sign \; extension \to Rn$	1	_	Yes	Yes	Yes
MOV.L	@Rm,Rn	0110nnnnmmmm0010	$(Rm) \rightarrow Rn$	1	_	Yes	Yes	Yes
MOV.B	Rm,@-Rn	0010nnnnmmmm0100	$Rn-1 \rightarrow Rn, Rm \rightarrow (Rn)$	1	_	Yes	Yes	Yes
MOV.W	Rm,@-Rn	0010nnnnmmmm0101	$Rn-2 \rightarrow Rn, Rm \rightarrow (Rn)$	1	_	Yes	Yes	Yes
MOV.L	Rm,@-Rn	0010nnnnmmmm0110	$Rn-4 \rightarrow Rn, Rm \rightarrow (Rn)$	1	_	Yes	Yes	Yes
MOV.B	@Rm+,Rn	0110nnnnmmm0100	$\begin{array}{l} (Rm) \rightarrow sign \ extension \rightarrow Rn, \\ Rm+1 \rightarrow Rm \end{array}$	1	_	Yes	Yes	Yes
MOV.W	@Rm+,Rn	0110nnnnmmm0101	$\begin{array}{l} \text{(Rm)} \rightarrow \text{sign extension} \rightarrow \text{Rn}, \\ \text{Rm} + 2 \rightarrow \text{Rm} \end{array}$	1	_	Yes	Yes	Yes
MOV.L	@Rm+,Rn	0110nnnnmmmm0110	$(Rm) \rightarrow Rn, Rm + 4 \rightarrow Rm$	1	_	Yes	Yes	Yes
MOV.B	R0,@(disp,Rn)	10000000nnnndddd	$R0 \to (disp + Rn)$	1	_	Yes	Yes	Yes
MOV.W	R0,@(disp,Rn)	10000001nnnndddd	$R0 \rightarrow (disp \times 2 + Rn)$	1	_	Yes	Yes	Yes
MOV.L	Rm,@(disp,Rn)	0001nnnnmmmmdddd	$Rm \rightarrow (disp \times 4 + Rn)$	1	_	Yes	Yes	Yes
MOV.B	@ (disp,Rm),R0	10000100mmmmdddd		1	_	Yes	Yes	Yes
MOV.W	@(disp,Rm),R0	10000101mmmmdddd		1	_	Yes	Yes	Yes
MOV.L	@(disp,Rm),Rn	0101nnnnmmmmdddd	$(disp \times 4 + Rm) \to Rn$	1	_	Yes	Yes	Yes
MOV.B	Rm,@(R0,Rn)	0000nnnnmmmm0100	$Rm \rightarrow (R0 + Rn)$	1	_	Yes	Yes	Yes

				Execu-		Co	mpatik	oility
				tion		SH2,		
Instructio	n	Instruction Code	Operation	Cycles	T Bit	SH2E	SH4	SH-2A
MOV.W	Rm,@(R0,Rn)	0000nnnnmmmm0101	$Rm \rightarrow (R0 + Rn)$	1	_	Yes	Yes	Yes
MOV.L	Rm,@(R0,Rn)	0000nnnnmmmm0110	$Rm \rightarrow (R0 + Rn)$	1	_	Yes	Yes	Yes
MOV.B	@(R0,Rm),Rn	0000nnnnmmm1100	$\begin{array}{l} (\text{R0 + Rm}) \rightarrow \\ \text{sign extension} \rightarrow \text{Rn} \end{array}$	1	_	Yes	Yes	Yes
MOV.W	@(R0,Rm),Rn	0000nnnnmmm1101	$(R0 + Rm) \rightarrow$ sign extension $\rightarrow Rn$	1	_	Yes	Yes	Yes
MOV.L	@(R0,Rm),Rn	0000nnnnmmmm1110	$(R0 + Rm) \rightarrow Rn$	1	_	Yes	Yes	Yes
MOV.B	R0,@(disp,GBR)	11000000dddddddd	$R0 \rightarrow (disp + GBR)$	1	_	Yes	Yes	Yes
MOV.W	R0,@(disp,GBR)	11000001dddddddd	$R0 \to (disp \times 2 + GBR)$	1	_	Yes	Yes	Yes
MOV.L	R0,@(disp,GBR)	11000010ddddddd	$R0 \rightarrow (\text{disp} \times \text{4 + GBR})$	1	_	Yes	Yes	Yes
MOV.B	@(disp,GBR),R0	11000100dddddddd	$ \text{(disp + GBR)} \rightarrow \\ \text{sign extension} \rightarrow \text{R0} $	1	_	Yes	Yes	Yes
MOV.W	@(disp,GBR),R0	11000101dddddddd	$ (\text{disp} \times 2 + \text{GBR}) \rightarrow \\ \text{sign extension} \rightarrow \text{R0} $	1	_	Yes	Yes	Yes
MOV.L	@(disp,GBR),R0	11000110dddddddd	$(disp \times 4 + GBR) \to R0$	1	_	Yes	Yes	Yes
MOV.B	R0,@Rn+	0100nnnn10001011	$R0 \rightarrow (Rn), Rn + 1 \rightarrow Rn$	1	_			Yes
MOV.W	R0,@Rn+	0100nnnn10011011	$R0 \rightarrow (Rn), Rn + 2 \rightarrow Rn$	1	_			Yes
MOV.L	R0,@Rn+	0100nnnn10101011	$R0 \rightarrow Rn)$, $Rn + 4 \rightarrow Rn$	1	_			Yes
MOV.B	@-Rm,R0	0100mmmm11001011	$Rm-1 \rightarrow Rm, (Rm) \rightarrow$ sign extension $\rightarrow R0$	1	_			Yes
MOV.W	@-Rm,R0	0100mmmm11011011	$\begin{array}{c} \text{Rm-2} \rightarrow \text{Rm, (Rm)} \rightarrow \\ \text{sign extension} \rightarrow \text{R0} \end{array}$	1	_			Yes
MOV.L	@-Rm,R0	0100mmmm11101011	$Rm\text{-}4 \to Rm, (Rm) \to R0$	1	_			Yes
MOV.B	Rm,@(disp12,Rn)	0011nnnnmmmm0001	$Rm \to (disp + Rn)$	1	_			Yes
		0000dddddddddddd						
MOV.W	Rm,@(disp12,Rn)	0011nnnnmmmm0001	$Rm \rightarrow (disp \times 2 + Rn)$	1	_			Yes
		0001dddddddddddd						
MOV.L	Rm,@(disp12,Rn)	0011nnnnmmmm0001	$Rm \rightarrow (disp \times 4 + Rn)$	1	_			Yes
		0010dddddddddddd						
MOV.B	@(disp12,Rm),Rn	0011nnnnmmmm0001	$(disp + Rm) \to$	1	_			Yes
		0100dddddddddddd	sign extension \rightarrow Rn					

				Execu-		Compatibility			
Instruction	n	Instruction Code	Operation	tion Cycles	T Rit	SH2,	SHA	SH-2A	
MOV.W		0011nnnnmmmm0001	(disp × 2 + Rm) →	1	_	SIIZL	3114	Yes	
1000.00	© (disp12,1111),1111	0101dddddddddddd	sign extension → Rn	•				103	
MOV.L	@(disn12 Rm) Rn	0011nnnnmmmm0001	$(disp \times 4 + Rm) \rightarrow Rn$	1				Yes	
WOV.L	© (diop 12,1 iiii),1 iii	0110dddddddddddd	(diop × 4 1 mil) / mil	•				103	
MOVA	@(disp,PC),R0	11000111ddddddd	$disp \times 4 + PC \to R0$	1		Yes	Yes	Yes	
MOVI20	#imm20,Rn	0000nnnniiii0000	$imm \rightarrow sign \ extension \rightarrow Rn$	1				Yes	
WIO V 120	#11111120,1111	iiiiiiiiiiiiiiii	IIIIII -> Sigii exterision -> Tin	•				163	
MOVIOOS	#inama00 Pm		imm O aign automaign					Vas	
WOV1205	#imm20,Rn	0000nnnniiii0001	imm $<< 8 \rightarrow$ sign extension \rightarrow Rn	1				Yes	
	D 0 D/F	111111111111111111111111111111111111111	D					.,	
MOVML.L	Rm,@-R15	0100mmmm11110001	R15-4 \rightarrow R15, Rm \rightarrow (R15) R15-4 \rightarrow R15, Rm-1 \rightarrow (R15)	1 to 16	_			Yes	
			:						
			$R15\text{-}4 \rightarrow R15, R0 \rightarrow (R15)$						
			Note: When Rm = R15, read Rm as PR						
MOVML.L	@R15+,Rn	0100nnnn11110101	$(R15) \rightarrow R0, R15 + 4 \rightarrow R15$ $(R15) \rightarrow R1, R15 + 4 \rightarrow R15$:	1 to 16	_			Yes	
			(R15) → Rn						
			Note: When Rn = R15, read Rm as PR						
MOVMU.L	Rm,@-R15	0100mmm11110000	R15-4 → R15, PR → (R15) R15-4 → R15, R14 → (R15) :	1 to 16	_			Yes	
			$R15-4 \rightarrow R15, Rm \rightarrow (R15)$						
			Note: When Rm = R15, read Rm as PR						
MOVMU.L	@R15+,Rn	0100nnnn11110100	$(R15) \rightarrow Rn, R15 + 4 \rightarrow R15$ $(R15) \rightarrow Rn + 1, R15 + 4 \rightarrow$ R15 :	1 to 16	_			Yes	
			$(R15) \rightarrow R14, R15 + 4 \rightarrow R15$						
			$(R15) \rightarrow PR$						
			Note: When Rn = R15, read Rm as PR						

				Execu-		Compatibility		
Instruction	n	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
MOVRT	Rn	0000nnnn00111001	\sim T → Rn	1	_			Yes
MOVT	Rn	0000nnnn00101001	$T\toRn$	1	_	Yes	Yes	Yes
MOVU.B	@(disp12,Rm),Rn	0011nnnnmmmm0001	$(disp + Rm) \to$	1	_			Yes
		1000dddddddddddd	zero extension \rightarrow Rn					
MOVU.W	@(disp12,Rm),Rn	0011nnnnmmmm0001	$(disp \times 2 + Rm) \to$	1	_			Yes
		1001dddddddddddd	zero extension \rightarrow Rn					
NOTT		000000001101000	~T → T	1	Ope- ration result			Yes
PREF	@Rn	0000nnnn10000011	$(Rn) \rightarrow operand cache$	1	_		Yes	Yes
SWAP.B	Rm,Rn	0110nnnnmmmm1000	$Rm \to swap \; lower \; 2 \; bytes \to \\ Rn$	1	_	Yes	Yes	Yes
SWAP.W	Rm,Rn	0110nnnnmmmm1001	$\label{eq:Rm} \begin{picture}(200,0) \put(0,0){\line(1,0){10}} \put(0,0){\line(1$	1	_	Yes	Yes	Yes
XTRCT	Rm,Rn	0010nnnnmmmm1101	Middle 32 bits of Rm:Rn \rightarrow Rn	1	_	Yes	Yes	Yes

2.4.3 Arithmetic Operation Instructions

Table 2.12 Arithmetic Operation Instructions

				Execu-		Compatibility		
Instruction	n	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
ADD	Rm,Rn	0011nnnnmmmm1100	$Rn + Rm \rightarrow Rn$	1	_	Yes	Yes	Yes
ADD	#imm,Rn	0111nnnniiiiiiii	$Rn + imm \rightarrow Rn$	1	_	Yes	Yes	Yes
ADDC	Rm,Rn	0011nnnnmmmm1110	$Rn + Rm + T \rightarrow Rn, carry \rightarrow T$	1	Carry	Yes	Yes	Yes
ADDV	Rm,Rn	0011nnnnmmm1111	$Rn + Rm \rightarrow Rn, overflow \rightarrow T$	1	Over- flow	Yes	Yes	Yes
CMP/EQ	#imm,R0	10001000iiiiiiii	When R0 = imm, 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Com- parison result	Yes	Yes	Yes
CMP/EQ	Rm,Rn	0011nnnnmmmm0000	When Rn = Rm, 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Com- parison result	Yes	Yes	Yes
CMP/HS	Rm,Rn	0011nnnnmmmm0010	When Rn \geq Rm (unsigned), 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Com- parison result	Yes	Yes	Yes
CMP/GE	Rm,Rn	0011nnnnmmmm0011	When Rn \geq Rm (signed), 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Com- parison result	Yes	Yes	Yes
CMP/HI	Rm,Rn	0011nnnnmmmm0110	When Rn > Rm (unsigned), $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1	Com- parison result	Yes	Yes	Yes
CMP/GT	Rm,Rn	0011nnnnmmmm0111	When Rn > Rm (signed), $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1	Com- parison result	Yes	Yes	Yes
CMP/PL	Rn	0100nnnn00010101	When Rn > 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Com- parison result	Yes	Yes	Yes
CMP/PZ	Rn	0100nnnn00010001	When Rn \geq 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Com- parison result	Yes	Yes	Yes
CMP/STR	Rm,Rn	0010nnnnmmm1100	When any bytes are equal, $1 \to T$ Otherwise, $0 \to T$	1	Com- parison result	Yes	Yes	Yes

				Execu-		Co	mpatil	bility
		Lasta alla a Galla	0	tion	T D''	SH2,	0114	011.04
Instruction		Instruction Code	Operation (##0000075)	Cycles	I BIT	SH2E	SH4	SH-2A
CLIPS.B	Rn	0100nnnn10010001	When Rn > (H'0000007F), (H'0000007F) \rightarrow Rn, 1 \rightarrow CS when Rn < (H'FFFFF80), (H'FFFFF80) \rightarrow Rn, 1 \rightarrow CS	1	_			Yes
CLIPS.W	Rn	0100nnnn10010101	When Rn > (H'00007FFF), (H'00007FFF) \rightarrow Rn, 1 \rightarrow CS When Rn < (H'FFFF8000), (H'FFFF8000) \rightarrow Rn, 1 \rightarrow CS	1	_			Yes
CLIPU.B	Rn	0100nnnn10000001	When Rn > (H'000000FF), $ (\text{H'000000FF}) \rightarrow \text{Rn, 1} \rightarrow \text{CS} $	1	_			Yes
CLIPU.W	Rn	0100nnnn10000101	When Rn > (H'0000FFFF), $ (\text{H'0000FFFF}) \rightarrow \text{Rn, 1} \rightarrow \text{CS} $	1	_			Yes
DIV1	Rm,Rn	0011nnnnmmmm0100	1-step division (Rn ÷ Rm)	1	Calcu- lation result	Yes	Yes	Yes
DIVOS	Rm,Rn	0010nnnnmmmm0111	MSB of Rn \rightarrow Q, MSB of Rm \rightarrow M, M $^{\wedge}$ Q \rightarrow T	1	Calcu- lation result	Yes	Yes	Yes
DIV0U		000000000011001	$0 \rightarrow M/Q/T$	1	0	Yes	Yes	Yes
DIVS	R0,Rn	0100nnnn10010100	Signed operation of Rn \div R0 \rightarrow Rn 32 \div 32 \rightarrow 32 bits	36	_			Yes
DIVU	R0,Rn	0100nnnn10000100	Unsigned operation of Rn \div R0 \rightarrow Rn 32 \div 32 \rightarrow 32 bits	34	_			Yes
DMULS.L	Rm,Rn	0011nnnnmmm1101	Signed operation of Rn \times Rm \rightarrow MACH, MACL $32 \times 32 \rightarrow 64$ bits	2	_	Yes	Yes	Yes
DMULU.L	Rm,Rn	0011nnnnmmmm0101	Unsigned operation of Rn \times Rm \rightarrow MACH, MACL $32 \times 32 \rightarrow 64$ bits	2	_	Yes	Yes	Yes
DT	Rn	0100nnnn00010000	$Rn - 1 \rightarrow Rn$ When Rn is 0, 1 \rightarrow T When Rn is not 0, 0 \rightarrow T	1	Compa- rison result	Yes	Yes	Yes
EXTS.B	Rm,Rn	0110nnnnmmmm1110	Byte in Rm is $sign\text{-}extended \rightarrow Rn$	1		Yes	Yes	Yes
EXTS.W	Rm,Rn	0110nnnnmmmm1111	Word in Rm is $\text{sign-extended} \rightarrow \text{Rn}$	1		Yes	Yes	Yes

				Execu-		Compatibility		
Instructio	n	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
EXTU.B	Rm,Rn	0110nnnnmmm1100	Byte in Rm is $zero\text{-}extended \to Rn$	1	_	Yes	Yes	Yes
EXTU.W	Rm,Rn	0110nnnnmmm1101	Word in Rm is $zero\text{-}extended \to Rn$	1	_	Yes	Yes	Yes
MAC.L	@Rm+,@Rn+	0000nnnnmmmm1111	Signed operation of (Rn) \times (Rm) + MAC \rightarrow MAC $32 \times 32 + 64 \rightarrow 64$ bits	4	_	Yes	Yes	Yes
MAC.W	@Rm+,@Rn+	0100nnnnmmmm1111	Signed operation of (Rn) \times (Rm) + MAC \rightarrow MAC 16 \times 16 + 64 \rightarrow 64 bits	3	_	Yes	Yes	Yes
MUL.L	Rm,Rn	0000nnnnmmm0111	$Rn \times Rm \rightarrow MACL$ $32 \times 32 \rightarrow 32 \text{ bits}$	2	_	Yes	Yes	Yes
MULR	R0,Rn	0100nnnn10000000	$R0 \times Rn \rightarrow Rn$ $32 \times 32 \rightarrow 32 \text{ bits}$	2				Yes
MULS.W	Rm,Rn	0010nnnnmmmm1111	Signed operation of Rn \times Rm \rightarrow MACL $16 \times 16 \rightarrow 32$ bits	1	_	Yes	Yes	Yes
MULU.W	Rm,Rn	0010nnnnmmmm1110	Unsigned operation of Rn \times Rm \rightarrow MACL $16 \times 16 \rightarrow 32$ bits	1	_	Yes	Yes	Yes
NEG	Rm,Rn	0110nnnnmmmm1011	$0\text{-Rm} \to \text{Rn}$	1	_	Yes	Yes	Yes
NEGC	Rm,Rn	0110nnnnmmmm1010	$0\text{-Rm-T} \to Rn, borrow \to T$	1	Borrow	Yes	Yes	Yes
SUB	Rm,Rn	0011nnnnmmmm1000	Rn-Rm o Rn	1	_	Yes	Yes	Yes
SUBC	Rm,Rn	0011nnnnmmmm1010	$Rn\text{-}Rm\text{-}T \to Rn, borrow \to T$	1	Borrow	Yes	Yes	Yes
SUBV	Rm,Rn	0011nnnnmmmm1011	$Rn\text{-}Rm\toRn,underflow\toT$	1	Under- flow	Yes	Yes	Yes

2.4.4 Logic Operation Instructions

Table 2.13 Logic Operation Instructions

				Execu-		Co	mpatik	npatibility	
Instruction	on	Instruction Code	Operation	tion Cycles		SH2, SH2E	SH4	SH-2A	
AND	Rm,Rn	0010nnnnmmmm1001	$Rn \; \& \; Rm \to Rn$	1	_	Yes	Yes	Yes	
AND	#imm,R0	11001001iiiiiiii	R0 & imm \rightarrow R0	1	_	Yes	Yes	Yes	
AND.B	#imm,@(R0,GBR)	11001101iiiiiiii	(R0 + GBR) & imm \rightarrow (R0 + GBR)	3	_	Yes	Yes	Yes	
NOT	Rm,Rn	0110nnnnmmmm0111	${\sim}Rm\toRn$	1	_	Yes	Yes	Yes	
OR	Rm,Rn	0010nnnnmmmm1011	$Rn \mid Rm \to Rn$	1	_	Yes	Yes	Yes	
OR	#imm,R0	11001011iiiiiiii	R0 I imm \rightarrow R0	1	_	Yes	Yes	Yes	
OR.B	#imm,@(R0,GBR)	110011111111111111	$(R0 + GBR) \mid imm \rightarrow$ (R0 + GBR)	3	_	Yes	Yes	Yes	
TAS.B	@Rn	0100nnnn00011011	When (Rn) is 0, 1 \rightarrow T Otherwise, 0 \rightarrow T, 1 \rightarrow MSB of(Rn)	3	Test result	Yes	Yes	Yes	
TST	Rm,Rn	0010nnnnmmmm1000	Rn & Rm $\label{eq:when the result is 0, 1 in T} When the result is 0, 1 in T Otherwise, 0 in T$	1	Test result	Yes	Yes	Yes	
TST	#imm,R0	11001000iiiiiiii	R0 & imm When the result is 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Test result	Yes	Yes	Yes	
TST.B	#imm,@(R0,GBR)	11001100iiiiiiii	(R0 + GBR) & imm When the result is 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	3	Test result	Yes	Yes	Yes	
XOR	Rm,Rn	0010nnnnmmmm1010	$Rn \wedge Rm \rightarrow Rn$	1	_	Yes	Yes	Yes	
XOR	#imm,R0	11001010iiiiiiii	R0 ^ imm \rightarrow R0	1	_	Yes	Yes	Yes	
XOR.B	#imm,@(R0,GBR)	11001110iiiiiiii	$(R0 + GBR) \land imm \rightarrow$ (R0 + GBR)	3	_	Yes	Yes	Yes	

2.4.5 Shift Instructions

Table 2.14 Shift Instructions

			Execu-		Co	mpatib	ility	
Instruction		Instruction Code Operation		tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
ROTL	Rn	0100nnnn00000100	$T \leftarrow Rn \leftarrow MSB$	1	MSB	Yes	Yes	Yes
ROTR	Rn	0100nnnn00000101	$LSB \to Rn \to T$	1	LSB	Yes	Yes	Yes
ROTCL	Rn	0100nnnn00100100	$T \leftarrow Rn \leftarrow T$	1	MSB	Yes	Yes	Yes
ROTCR	Rn	0100nnnn00100101	$T \to Rn \to T$	1	LSB	Yes	Yes	Yes
SHAD	Rm,Rn	0100nnnnmmmm1100	When Rm \geq 0, Rn $<<$ Rm \rightarrow Rn When Rm $<$ 0, Rn $>>$ IRmI \rightarrow [MSB \rightarrow Rn]	1	_		Yes	Yes
SHAL	Rn	0100nnnn00100000	$T \leftarrow Rn \leftarrow 0$	1	MSB	Yes	Yes	Yes
SHAR	Rn	0100nnnn00100001	$MSB \to Rn \to T$	1	LSB	Yes	Yes	Yes
SHLD	Rm,Rn	0100nnnnmmmm1101	When Rm \geq 0, Rn $<<$ Rm \rightarrow Rn When Rm $<$ 0, Rn $>>$ IRmI \rightarrow [0 \rightarrow Rn]	1	_		Yes	Yes
SHLL	Rn	0100nnnn00000000	$T \leftarrow Rn \leftarrow 0$	1	MSB	Yes	Yes	Yes
SHLR	Rn	0100nnnn00000001	$0 \to Rn \to T$	1	LSB	Yes	Yes	Yes
SHLL2	Rn	0100nnnn00001000	$Rn \ll 2 \rightarrow Rn$	1	_	Yes	Yes	Yes
SHLR2	Rn	0100nnnn00001001	$Rn >> 2 \rightarrow Rn$	1	_	Yes	Yes	Yes
SHLL8	Rn	0100nnnn00011000	$Rn \ll 8 \rightarrow Rn$	1	_	Yes	Yes	Yes
SHLR8	Rn	0100nnnn00011001	$Rn >> 8 \rightarrow Rn$	1	_	Yes	Yes	Yes
SHLL16	Rn	0100nnnn00101000	$Rn \ll 16 \rightarrow Rn$	1		Yes	Yes	Yes
SHLR16	Rn	0100nnnn00101001	$Rn >> 16 \rightarrow Rn$	1	_	Yes	Yes	Yes

2.4.6 Branch Instructions

Table 2.15 Branch Instructions

						Compatibility		
Instruction	on	Instruction Code	Operation	Execu- tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
BF	label	10001011dddddddd	When T = 0, disp \times 2 + PC \rightarrow PC, When T = 1, nop	3/1*	_	Yes	Yes	Yes
BF/S	label	10001111dddddddd	Delayed branch When T = 0, disp \times 2 + PC \rightarrow PC, When T = 1, nop	2/1*	_	Yes	Yes	Yes
BT	label	10001001dddddddd	When T = 1, disp \times 2 + PC \rightarrow PC, When T = 0, nop	3/1*	_	Yes	Yes	Yes
BT/S	label	10001101dddddddd	Delayed branch When T = 1, disp \times 2 + PC \rightarrow PC, When T = 0, nop	2/1*		Yes	Yes	Yes
BRA	label	1010dddddddddddd	Delayed branch, $disp \times 2 + PC \to PC$	2	_	Yes	Yes	Yes
BRAF	Rm	0000mmmm00100011	Delayed branch, Rm + PC → PC	2	_	Yes	Yes	Yes
BSR	label	1011dddddddddddd	Delayed branch, $PC \rightarrow PR$, disp \times 2 + $PC \rightarrow PC$	2	_	Yes	Yes	Yes
BSRF	Rm	0000mmmm00000011	Delayed branch, $PC \rightarrow PR$, $Rm + PC \rightarrow PC$	2	_	Yes	Yes	Yes
JMP	@Rm	0100mmmm00101011	Delayed branch, $Rm \rightarrow PC$	2	_	Yes	Yes	Yes
JSR	@Rm	0100mmmm00001011	Delayed branch, PC \rightarrow PR, Rm \rightarrow PC	2	_	Yes	Yes	Yes
JSR/N	@Rm	0100mmmm01001011	$PC-2 \rightarrow PR, Rm \rightarrow PC$	3	_			Yes
JSR/N	@ @ (disp8,TBR)	10000011dddddddd	$\begin{aligned} & \text{PC-2} \rightarrow \text{PR}, \\ & (\text{disp} \times \text{4 + TBR}) \rightarrow \text{PC} \end{aligned}$	5	_			Yes
RTS		0000000000001011	Delayed branch, $PR \rightarrow PC$	2	_	Yes	Yes	Yes
RTS/N		000000001101011	$PR \rightarrow PC$	3	_			Yes
RTV/N	Rm	0000mmmm01111011	$Rm \to R0, PR \to PC$	3	_			Yes

Note: * One cycle when the program does not branch.

2.4.7 System Control Instructions

Table 2.16 System Control Instructions

Instruction		Instruction Code Operation		Execu-		Co	ompatik	oility
				tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
CLRT		000000000001000	$0 \rightarrow T$	1	0	Yes	Yes	Yes
CLRMAC		000000000101000	$0 \rightarrow MACH, MACL$	1	_	Yes	Yes	Yes
LDBANK	@Rm,R0	0100mmmm11100101	(Specified register bank entry) → R0	6	_			Yes
LDC	Rm,SR	0100mmmm00001110	$Rm \to SR$	3	LSB	Yes	Yes	Yes
LDC	Rm,TBR	0100mmmm01001010	$Rm \to TBR$	1	_			Yes
LDC	Rm,GBR	0100mmmm00011110	$Rm \to GBR$	1	_	Yes	Yes	Yes
LDC	Rm,VBR	0100mmmm00101110	$Rm \to VBR$	1	_	Yes	Yes	Yes
LDC.L	@Rm+,SR	0100mmmm00000111	$(Rm) \rightarrow SR, Rm + 4 \rightarrow Rm$	5	LSB	Yes	Yes	Yes
LDC.L	@Rm+,GBR	0100mmmm00010111	$(Rm) \rightarrow GBR,Rm+4 \rightarrow Rm$	1	_	Yes	Yes	Yes
LDC.L	@Rm+,VBR	0100mmmm00100111	$(Rm) \rightarrow VBR, Rm + 4 \rightarrow Rm$	1	_	Yes	Yes	Yes
LDS	Rm,MACH	0100mmmm00001010	Rm o MACH	1	_	Yes	Yes	Yes
LDS	Rm,MACL	0100mmmm00011010	Rm o MACL	1	_	Yes	Yes	Yes
LDS	Rm,PR	0100mmmm00101010	$Rm \to PR$	1	_	Yes	Yes	Yes
LDS.L	@Rm+,MACH	0100mmmm00000110	$(Rm) \rightarrow MACH, Rm + 4 \rightarrow Rm$	1	_	Yes	Yes	Yes
LDS.L	@Rm+,MACL	0100mmmm00010110	$(Rm) \to MACL, Rm + 4 \to Rm$	1	_	Yes	Yes	Yes
LDS.L	@Rm+,PR	0100mmmm00100110	$(Rm) \rightarrow PR, Rm + 4 \rightarrow Rm$	1	_	Yes	Yes	Yes
NOP		000000000001001	No operation	1	_	Yes	Yes	Yes
RESBANK	<	000000001011011	$\begin{aligned} \text{Bank} &\rightarrow \text{R0 to R14, GBR,} \\ \text{MACH, MACL, PR} \end{aligned}$	9*	_			Yes
RTE		000000000101011	Delayed branch, stack area → PC/SR	6	_	Yes	Yes	Yes
SETT		000000000011000	1 → T	1	1	Yes	Yes	Yes
SLEEP		000000000011011	Sleep	5	_	Yes	Yes	Yes
STBANK	R0,@Rn	0100nnnn11100001	R0 → (specified register bank entry)	7	_			Yes
STC	SR,Rn	0000nnnn00000010	$SR \to Rn$	2	_	Yes	Yes	Yes
STC	TBR,Rn	0000nnnn01001010	$TBR \to Rn$	1	_			Yes

				Execu-	Execu-		Compatibility		
Instruction	on	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A	
STC	GBR,Rn	0000nnnn00010010	$GBR \to Rn$	1	_	Yes	Yes	Yes	
STC	VBR,Rn	0000nnnn00100010	$VBR \to Rn$	1	_	Yes	Yes	Yes	
STC.L	SR,@-Rn	0100nnnn00000011	$Rn-4 \rightarrow Rn, SR \rightarrow (Rn)$	2	_	Yes	Yes	Yes	
STC.L	GBR,@-Rn	0100nnnn00010011	$Rn-4 \rightarrow Rn, GBR \rightarrow (Rn)$	1	_	Yes	Yes	Yes	
STC.L	VBR,@-Rn	0100nnnn00100011	$Rn\text{-}4 \to Rn,VBR \to (Rn)$	1	_	Yes	Yes	Yes	
STS	MACH,Rn	0000nnnn00001010	$MACH \to Rn$	1	_	Yes	Yes	Yes	
STS	MACL,Rn	0000nnnn00011010	$MACL \rightarrow Rn$	1	_	Yes	Yes	Yes	
STS	PR,Rn	0000nnnn00101010	$PR \rightarrow Rn$	1	_	Yes	Yes	Yes	
STS.L	MACH,@-Rn	0100nnnn00000010	$Rn\text{-}4 \to Rn,MACH \to (Rn)$	1	_	Yes	Yes	Yes	
STS.L	MACL,@-Rn	0100nnnn00010010	$Rn-4 \rightarrow Rn, MACL \rightarrow (Rn)$	1	_	Yes	Yes	Yes	
STS.L	PR,@-Rn	0100nnnn00100010	$Rn-4 \rightarrow Rn, PR \rightarrow (Rn)$	1	_	Yes	Yes	Yes	
TRAPA	#imm	11000011iiiiiiii	$PC/SR \rightarrow stack area,$ $(imm \times 4 + VBR) \rightarrow PC$	5	_	Yes	Yes	Yes	

Notes:

Instruction execution cycles: The execution cycles shown in the table are minimums. In practice, the number of instruction execution states in cases such as the following:

- a. When there is a conflict between an instruction fetch and a data access
- b. When the destination register of a load instruction (memory \rightarrow register) is the same as the register used by the next instruction.
- * In the event of bank overflow, the number of cycles is 19.

2.4.8 Bit Manipulation Instructions

Table 2.17 Bit Manipulation Instructions

				Execu-		Execu- Com		npatik	oility
						SH2,		SH-	
Instruction		Instruction Code	Operation	Cycles	T Bit	SH2E	SH4	2A	
BAND.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	(imm of (disp + Rn)) & T \rightarrow	3	Ope-			Yes	
		0100dddddddddddd			ration result				
BANDNOT.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	~(imm of (disp + Rn)) & T \rightarrow T	3	Ope-			Yes	
		1100dddddddddddd			ration result				
BCLR.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	$0 \rightarrow (\text{imm of (disp + Rn)})$	3	_			Yes	
		0000dddddddddddd							
BCLR	#imm3,Rn	10000110nnnn0iii	$0 \to imm \ of \ Rn$	1				Yes	
BLD.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	$(\text{imm of (disp + Rn)}) \rightarrow$	3	Ope-			Yes	
		0011dddddddddddd			ration result				
BLD	#imm3,Rn	10000111nnnn1iii	imm of Rn \rightarrow T	1	Ope-			Yes	
					ration				
					result				
BLDNOT.B	#imm3,@(disp12,Rn)		~(imm of (disp + Rn))	3	Ope-			Yes	
		1011dddddddddddd	\rightarrow T		ration				
	"' 0 C (I' 40 D)				result			.,	
BOR.B	#imm3,@(disp12,Rn)		(imm of (disp + Rn)) T \rightarrow T	3	Ope-			Yes	
		0101dddddddddddd			ration result				
BORNOT.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	~(imm of (disp + Rn)) T \rightarrow T	3	Ope-			Yes	
DOT II TO T.D	#####O, @ (GIOP 12,1 #1)	1101dddddddddddd	(mini or (diop 1 mi)) (1 7 m	Ü	ration			100	
		11014444444444444			result				
BSET.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	$1 \rightarrow \text{(imm of (disp + Rn))}$	3	_			Yes	
		0001dddddddddddd							
BSET	#imm3,Rn	10000110nnnn1iii	$1 \to imm \ of \ Rn$	1	_			Yes	
BST.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	$T \rightarrow (imm of (disp + Rn))$	3				Yes	
		0010dddddddddddd							
BST	#imm3,Rn	10000111nnnn0iii	$T \to imm \; of \; Rn$	1				Yes	
BXOR.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	(imm of (disp + Rn)) $^{\land}$ T \rightarrow T	3	Ope-			Yes	
		0110dddddddddddd			ration				
					result				

2.5 Processing States

The CPU has five processing states: reset, exception handling, bus-released, program execution, and power-down. Figure 2.6 shows the transitions between the states.




Figure 2.6 Transitions between Processing States

(1) Reset State

In the reset state, the CPU is reset. There are two kinds of reset, power-on reset and manual reset.

(2) Exception Handling State

The exception handling state is a transient state that occurs when exception handling sources such as resets or interrupts alter the CPU's processing state flow.

For a reset, the initial values of the program counter (PC) (execution start address) and stack pointer (SP) are fetched from the exception handling vector table and stored; the CPU then branches to the execution start address and execution of the program begins.

For an interrupt, the stack pointer (SP) is accessed and the program counter (PC) and status register (SR) are saved to the stack area. The exception service routine start address is fetched from the exception handling vector table; the CPU then branches to that address and the program starts executing, thereby entering the program execution state.

(3) Program Execution State

In the program execution state, the CPU sequentially executes the program.

(4) Power-Down State

In the power-down state, the CPU stops operating to reduce power consumption. The SLEEP instruction places the CPU in the sleep mode or the software standby mode.

(5) Bus-Released State

In the bus-released state, the CPU releases bus to a device that has requested it.

Section 3 MCU Operating Modes

3.1 Selection of Operating Modes

This LSI has four MCU operating modes and three on-chip flash memory programming modes. The operating mode is determined by the setting of FWE, MD1, and MD0 pins. Table 3.1 shows the allowable combinations of these pin settings; do not set these pins in the other way than the shown combinations.

When power is applied to the system, be sure to conduct power-on reset.

The MCU operating mode can be selected from MCU extension modes 0 to 2 and single chip mode. For the on-chip flash memory programming mode, boot mode, user boot mode, user program mode, and USB boot mode (only in SH7285 and SH7286) which are on-chip programming modes are available.

Table 3.1 Selection of Operating Modes

	Pin Setting		ng			Bus Wi	Bus Width of CS0 Spa	
Mode No.	FWE	MD1	MD0	Mode Name	On-Chip ROM	SH7286	SH7285	SH7284
Mode 0	0	0	0	MCU extension mode 0	Not active	32	16	16
Mode 1	0	0	1	MCU extension mode 1	Not active	16	8	8
Mode 2	0	1	0	MCU extension mode 2	Active	Set by C	S0BCR in	BSC
Mode 3	0	1	1	Single chip mode	Active	_		
Mode 4°1	1	0	0	Boot mode	Active	Set by C	S0BCR in	BSC
Mode 5°1	1	0	1	User boot mode	Active	Set by C	S0BCR in	BSC
Mode 6°1	1	1	0	User program mode	Active	Set by C	S0BCR in	BSC
Mode 7*1*2*3	1	1	1	USB boot mode	Active	_		
Mode 7*1*4	1	1	1	User program mode	Active	_		

Notes: 1. Flash memory programming mode.

- 2. Setting mode is prohibited in the SH7243.
- 3. When always FWE = 1, after the power has been on.
- 4. If FWE = 0 starting from power-on and until power-on reset has been released, and if FWE = 1 when the MCU operation has been set to single-chip mode, transition to the user program mode is executed in a single chip state.

3.2 Input/Output Pins

Table 3.2 describes the configuration of operating mode related pin.

Table 3.2 Pin Configuration

Pin Name	Input/Output	Function
MD0	Input	Designates operating mode through the level applied to this pin
MD1	Input	Designates operating mode through the level applied to this pin
FWE	Input	Enables, by hardware, programming/erasing of the on-chip flash memory

3.3 Operating Modes

3.3.1 Mode 0 (MCU Extension Mode 0)

In this mode, CS0 space becomes external memory spaces with 32-bit bus width (SH7286) or 16-bit bus width (SH7285 and SH7243).

3.3.2 Mode 1 (MCU Extension Mode 1)

In this mode, CS0 space becomes external memory spaces with 16-bit bus width (SH7286) 8-bit bus width (SH7285 and SH7243).

3.3.3 Mode 2 (MCU Extension Mode 2)

In this mode, the on-chip ROM (flash memory) is active and CSO space can be used in this mode.

3.3.4 Mode 3 (Single Chip Mode)

All ports can be used in this mode, however the external address cannot be used.

3.4 Address Map

The address map for the operating modes is shown in figure 3.1 to 3.7.




Figure 3.1 SH7286F (1 MB) Address Map for Each Operating Mode




Figure 3.2 SH7286F (768 KB) Address Map for Each Operating Mode




Figure 3.3 SH7286F (512 KB) Address Map for Each Operating Mode




Figure 3.4 SH7285F (768 KB) Address Map for Each Operating Mode




Figure 3.5 SH7285F (512 KB) Address Map for Each Operating Mode




Figure 3.6 SH7243F (256 KB) Address Map for Each Operating Mode




Figure 3.7 SH7243F (128 KB) Address Map for Each Operating Mode

3.5 Initial State in This LSI

In the initial state of this LSI, some of on-chip modules are set in module standby state for saving power. When operating these modules, clear module standby state according to the procedure in section 28, Power-Down Modes.

3.6 Note on Changing Operating Mode

When changing operating mode while power is applied to this LSI, make sure to do it in the power-on reset state (that is, the low level is applied to the \overline{RES} pin).




Figure 3.8 Reset Input Timing when Changing Operating Mode

Section 4 Clock Pulse Generator (CPG)

This LSI has a clock pulse generator (CPG) that generates an internal clock ($I\phi$), a peripheral clock $(P\phi)$, a bus clock $(B\phi)$, an MTU2S clock $(M\phi)$, and an AD clock $(A\phi)$. The CPG consists of a crystal oscillator, a PLL circuit, and a divider circuit.

4.1 **Features**

- Five clocks generated independently An internal clock (I\phi) for the CPU and cache, a peripheral clock (P\phi) for the peripheral modules, a bus clock (B ϕ = CK) for the external bus interface, an MTU2S clock (M ϕ) for the
 - MTU2S module, and an AD clock ($A\phi$) for the ADC module can be generated independently.
- Frequency change function Internal and peripheral clock frequencies can be changed independently using the PLL (phase locked loop) circuit and divider circuit within the CPG. Frequencies are changed by software using frequency control register (FRQCR) settings.
- Power-down mode control The clock can be stopped for sleep mode and software standby mode, and specific modules can be stopped using the module standby function. For details on clock control in the power-down modes, see section 28, Power-Down Modes.

Figure 4.1 shows a block diagram of the clock pulse generator.




Figure 4.1 Block Diagram of Clock Pulse Generator

The clock pulse generator blocks function as follows:

(1) PLL Circuit

The PLL circuit multiplies the input clock frequency from the crystal oscillator or EXTAL pin by 8.

(2) Crystal Oscillator

The crystal oscillator is an oscillation circuit in which a crystal resonator is connected to the XTAL pin or EXTAL pin. This can be used according to the clock operating mode.

(3) Divider

The divider generates a clock signal at the operating frequency used by the internal clock ($I\phi$), bus clock (Bφ), peripheral clock (Pφ), MTU2S clock (Mφ), or AD clock (Aφ). The operating frequency can be 1, 1/2, 1/4, or 1/8 times the output frequency of the PLL circuit. The division ratio is set in the frequency control register (FRQCR). USB clock (U\phi) is set as fixed 1/2 and when generating USB clock with a divider, set the crystal resonator to 12 MHz.

(4) Clock Frequency Control Circuit

The clock frequency control circuit controls the clock frequency using the frequency control register (FRQCR).

(5)**Standby Control Circuit**

The standby control circuit controls the states of the clock pulse generator and other modules during clock switching, or sleep or software standby mode.

Frequency Control Register (FRQCR) (6)

The frequency control register (FRQCR) has control bits assigned for the frequency division ratios of the internal clock ($I\phi$), bus clock ($B\phi$), and peripheral clock ($P\phi$).

MTU2S Clock Frequency Control Register (MCLKCR) **(7)**

The MTU2S clock frequency control register (MCLKCR) has control bits assigned for the frequency division ratio of the MTU2S clock (M ϕ).

(8) AD Clock Frequency Control Register (ACLKCR)

The AD clock frequency control register (ACLKCR) has control bits assigned for the frequency division ratio of the AD clock $(A\phi)$.

(9) Standby Control Register

The standby control register has bits for controlling the power-down modes and for selecting the USB clock. See section 28, Power-Down Modes, for more information.

(10) Oscillation Stop Detection Control Register (OSCCR)

The oscillation stop detection control register (OSCCR) has an oscillation stop detection flag and a bit for selecting flag status output through an external pin.

(11) USB-only oscillator (SH7285, SH7286)

The oscillator for USB clock only that is connected to the resonator of 48 MHz.

4.2 Input/Output Pins

Table 4.1 lists the clock pulse generator pins and their functions.

Table 4.1 Pin Configuration and Functions of the Clock Pulse Generator

Pin Name	Symbol	I/O	Function
Crystal input/output pins (clock input	XTAL	Output	Connected to the crystal resonator. (Leave this pin open when the crystal resonator is not in use.)
pins)	EXTAL	Input	Connected to the crystal resonator or used to input an external clock.
Clock output pin	CK	Output	Clock output pin. This pin can be placed in high-impedance state.
Crystal input/output pins for USB (clock input pins)	USBXTAL	Output	Connected to the crystal resonator for USB (equivalent for CSTCZ48M0X11R). Leave this pin open when the crystal resonator is not in use.
	USBEXTAL	Input	Connected to the crystal resonator for USB (equivalent for CSTCZ48M0X11R). Connect this pin to Vss when the crystal resonator is not in use.

To use the clock output (CK) pin, appropriate settings may be needed in the pin function controller (PFC) in some cases. For details, refer to section 23, Pin Function Controller (PFC).

4.3 Clock Operating Modes

Table 4.2 shows the clock operating modes of this LSI.

Table 4.2 Clock Operating Modes

Clock I/O

Mode	Source	Output	PLL Circuit	Input to Divider
1	EXTAL input or crystal resonator	CK*	On (× 8)	× 8

Note: * To output the clock through the CK pin, appropriate settings should be made in the PFC. For details, refer to section 23, Pin Function Controller (PFC).

The frequency of the external clock input from the EXTAL pin is multiplied by 8 in the PLL circuit before it is supplied to the on-chip modules in this LSI, which eliminates the need to generate a high-frequency clock outside the LSI. Since the input clock frequency ranging from 10 MHz to 12.5 MHz can be used, the internal clock (I\phi) frequency ranges from 10 MHz to 100 MHz.

Maximum operating frequencies:

 $I\phi = 100 \text{ MHz}, B\phi = 50 \text{ MHz}, P\phi = 50 \text{ MHz}, M\phi = 100 \text{ MHz}, A\phi = 50 \text{ MHz}$

Table 4.3 shows examples of the ranges of the frequency division ratios that can be specified with FRQCR.

Table 4.3 Clock Operating Modes and Settable Frequency Range Examples

PLL Multipli-		FRQCR/MCLKCR/ACLKCR Division Ratio Setting					C	lock R	tatio		Clock Frequency (MHz)*					
cation Ratio	Ιφ	Вφ	Рφ	Мф	Αф	Ιφ	Вф	Рφ	Мф	Аф	Input Clock	lφ	Вф	Рφ	Мф	Аф
×8	1/4	1/4	1/8	1/4	1/4	2	2	1	2	2	10	20	20	10	20	20
	1/4	1/4	1/4	1/4	1/4	2	2	2	2	2	_	20	20	20	20	20
	1/2	1/4	1/8	1/4	1/4	4	2	1	2	2	_	40	20	10	20	20
	1/2	1/4	1/8	1/2	1/4	4	2	1	4	2	_	40	20	10	40	20
	1/2	1/4	1/4	1/4	1/4	4	2	2	2	2	_	40	20	20	20	20
	1/2	1/4	1/4	1/2	1/4	4	2	2	4	2	_	40	20	20	40	20
	1/2	1/2	1/8	1/4	1/4	4	4	1	2	2	_	40	40	10	20	20
	1/2	1/2	1/8	1/2	1/8	4	4	1	4	2	_	40	40	10	40	20
	1/2	1/2	1/8	1/2	1/2	4	4	1	4	4	_	40	40	10	40	40
	1/2	1/2	1/4	1/4	1/4	4	4	2	2	2	_	40	40	20	20	20
	1/2	1/2	1/4	1/2	1/4	4	4	2	4	2	_	40	40	20	40	20
	1/2	1/2	1/4	1/2	1/2	4	4	2	4	4	_	40	40	20	40	40
	1/2	1/2	1/2	1/2	1/2	4	4	4	4	4	_	40	40	40	40	40
	1/1	1/4	1/8	1/4	1/4	8	2	1	2	2	_	80	20	10	20	20
	1/1	1/4	1/8	1/2	1/4	8	2	1	4	2	_	80	20	10	40	20
	1/1	1/4	1/8	1/1	1/4	8	2	1	8	2	_	80	20	10	80	20
	1/1	1/4	1/4	1/4	1/4	8	2	2	2	2	_	80	20	20	20	20
	1/1	1/4	1/4	1/2	1/4	8	2	2	4	2	_	80	20	20	40	20
	1/1	1/4	1/4	1/1	1/4	8	2	2	8	2	_	80	20	20	80	20
	1/1	1/2	1/8	1/4	1/4	8	4	1	2	2	_	80	40	10	20	20
	1/1	1/2	1/8	1/2	1/4	8	4	1	4	2	_	80	40	10	40	20
	1/1	1/2	1/8	1/2	1/2	8	4	1	4	4	_	80	40	10	40	40
	1/1	1/2	1/8	1/1	1/4	8	4	1	8	2	<u></u>	80	40	10	80	20
	1/1	1/2	1/8	1/1	1/2	8	4	1	8	4	<u></u>	80	40	10	80	40
	1/1	1/2	1/4	1/4	1/4	8	4	2	2	2	<u></u>	80	40	20	20	20
	1/1	1/2	1/4	1/2	1/4	8	4	2	4	2	<u></u>	80	40	20	40	20
	1/1	1/2	1/4	1/2	1/2	8	4	2	4	4	_	80	40	20	40	40
	1/1	1/2	1/4	1/1	1/4	8	4	2	8	2	_	80	40	20	80	20
	1/1	1/2	1/4	1/1	1/2	8	4	2	8	4		80	40	20	80	40
	1/1	1/2	1/2	1/2	1/2	8	4	4	4	4	_	80	40	40	40	40
	1/1	1/2	1/2	1/1	1/2	8	4	4	8	4		80	40	40	80	40

PLL Multipli-		FRQCR/MCLKCR/ACLKCR Division Ratio Setting						Clock Ratio				Clock Frequency (MHz)*					
cation Ratio	Ιφ	Вф	Рφ	Мф	Аф	Ιφ	Вф	Рφ	Мф	Аф	Input Clock	Ιφ	Вф	Рφ	Мф	Αф	
×8	1/1	1/2	1/4	1/4	1/4	8	4	2	2	2	12.5	100	50	25	25	25	
_	1/1	1/2	1/4	1/2	1/4	8	4	2	4	2		100	50	25	50	25	
	1/1	1/2	1/4	1/2	1/2	8	4	2	4	4		100	50	25	50	50	
	1/1	1/2	1/4	1/1	1/4	8	4	2	8	2		100	50	25	100	25	
	1/1	1/2	1/4	1/1	1/2	8	4	2	8	4		100	50	25	100	50	
	1/1	1/2	1/2	1/2	1/2	8	4	4	4	4		100	50	50	50	50	
	1/1	1/2	1/2	1/1	1/2	8	4	4	8	4	_	100	50	50	100	50	

Notes: * Clock frequencies when the input clock frequency is assumed to be the shown value.

- 1. The PLL multiplication ratio is fixed at ×8. The division ratio can be selected from ×1, ×1/2, ×1/4, and ×1/8 for each clock by the setting in the frequency control register.
- The output frequency of the PLL circuit is obtained by multiplication of the frequency of the input from the crystal resonator or EXTAL pin and the multiplication ratio (x8) of the PLL circuit. This output frequency must be 100 MHz or lower.
- 3. The input to the divider is always the output from the PLL circuit.
- 4. The internal clock (Iφ) frequency is obtained by multiplication of the frequency of the input from the crystal resonator or EXTAL pin, the multiplication ratio (x8) of the PLL circuit, and the division ratio of the divider. The resultant frequency of the internal clock (Iφ) must not exceed 100 MHz (maximum operating frequency) or lower.
- 5. The bus clock (Bφ) frequency is obtained by multiplication of the frequency of the input from the crystal resonator or EXTAL pin, the multiplication ratio (x8) of the PLL circuit, and the division ratio of the divider. The resultant frequency of the bus clock (Bφ) must not exceed 50 MHz or the internal clock (Iφ) frequency.
- 6. The peripheral clock (Pφ) frequency is obtained by multiplication of the frequency of the input from the crystal resonator or EXTAL pin, the multiplication ratio (x8) of the PLL circuit, and the division ratio of the divider. The resultant frequency of the peripheral clock (Pφ) must not exceed 50 MHz or the bus clock (Bφ) frequency.
- 7. When using the MTU2S, the MTU2S clock (Mφ) frequency must not exceed the internal clock (Iφ) frequency and also be equal to or higher than Pφ and Bφ. The MTU2S clock (Mφ) frequency is obtained by multiplication of the frequency of the input from the crystal resonator or EXTAL pin, the multiplication ratio (x8) of the PLL circuit, and the division ratio of the divider.
- 8. The frequency of the CK pin output is always equal to the bus clock (Bφ) frequency.
- When using the AD, the AD clock (Aφ) frequency must be equal to or higher than the peripheral clock (Pφ) frequency.
- 10. When using the USB, the peripheral clock (Pφ) frequency must be 13 MHz or higher.
- 11. Uφ must be fixed to 48 MHz. When generating Uφ from the divider, input the clock 12 MHz or connect the crystal resonator of 12MHz to the EXTAL or XTAL.

4.4 **Register Descriptions**

The clock pulse generator has the following registers.

Table 4.4 **Register Configuration**

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Frequency control register	FRQCR	R/W	H'0333	H'FFFE0010	16
MTU2S clock frequency control register	MCLKCR	R/W	H'43	H'FFFE0410	8
AD clock frequency control register	ACLKCR	R/W	H'43	H'FFFE0414	8
Oscillation stop detection control register	OSCCR	R/W	H'00	H'FFFE001C	8

4.4.1 Frequency Control Register (FRQCR)

FRQCR is a 16-bit readable/writable register used to specify the frequency division ratios for the internal clock ($I\phi$), bus clock ($B\phi$), and peripheral clock ($P\phi$). FRQCR can be accessed only in word units. After setting FRQCR to a new value, read it to confirm that it actually holds the new value, then execute NOP instructions for 32 cycles of Po. FROCR should be modified by a program in the on-chip ROM or on-chip RAM. Additionally, make settings for individual modules after setting FRQCR*.

FRQCR is initialized to H'0333 only by a power-on reset. FRQCR retains its previous value by a manual reset or in software standby mode. The previous value is also retained when an internal reset is triggered by an overflow of the WDT.

When switching the division ratio of bus clock frequency, the CK pin is fixed at low level for a cycle of an input clock so as to prevent a hazard of switching.

Note: * A register that is initialized in software standby mode is also initialized when the FROCR setting is changed.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-		STC[2:0)]	1		IFC[2:0]		-		PFC[2:0]	
Initial value	: 0	0	0	0	0	0	1	1	0	0	1	1	0	0	1	1
R/W	R	R	R	R	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10 to 8	STC[2:0]	011	R/W	Bus Clock (B¢) Frequency Division Ratio
				These bits specify the frequency division ratio of the bus clock.
				000: × 1
				001: × 1/2
				010: Setting prohibited
				011: × 1/4
				100: Setting prohibited
				101: × 1/8
				Others: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	IFC[2:0]	011	R/W	Internal Clock (Ιφ) Frequency Division Ratio
				These bits specify the frequency division ratio of the internal clock.
				000: × 1
				001: × 1/2
				010: Setting prohibited
				011: × 1/4
				100: Setting prohibited
				101: × 1/8
				Others: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PFC[2:0]	011	R/W	Peripheral Clock (Pφ) Frequency Division Ratio
				These bits specify the frequency division ratio of the peripheral clock.
				000: × 1
				001: × 1/2
				010: Setting prohibited
				011: × 1/4
				100: Setting prohibited
				101: × 1/8
				Others: Setting prohibited

4.4.2 MTU2S Clock Frequency Control Register (MCLKCR)

MCLKCR is an 8-bit readable/writable register. MCLKCR can be accessed only in byte units.

MCLKCR is initialized to H'43 only by a power-on reset. MCLKCR retains its previous value by a manual reset or in software standby mode.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	MSDIV	/S[1:0]
Initial value:	0	1	0	0	0	0	1	1
R/W:	R	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	MSDIVS[1:0]	11	R/W	Division Ratio Select
				These bits specify the frequency division ratio of the source clock. Set these bits so that the output clock is 100 MHz or less, and also an integer multiple of the peripheral clock frequency (P ϕ).
				00: × 1
				01: × 1/2
				10: Setting prohibited
				11: × 1/4

4.4.3 AD Clock Frequency Control Register (ACLKCR)

ACLKCR is an 8-bit readable/writable register that can be accessed only in byte units. ACLKCR is initialized to H'43 only by a power-on reset, but retains its previous value by a manual reset or in software standby mode.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	ASDIV	'S[1:0]
Initial value:	0	1	0	0	0	0	1	1
R/W:	R	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
	Dit Name			
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	ASDIVS[1:0]	11	R/W	Division Ratio Select
				These bits specify the frequency division ratio of the source clock. Set these bits so that the output clock is 50 MHz or less, and also an integer multiple of the peripheral clock frequency ($P\phi$).
				00: × 1
				01: × 1/2
				10: Setting prohibited
				11: × 1/4

4.4.4 Oscillation Stop Detection Control Register (OSCCR)

OSCCR is an 8-bit readable/writable register that has an oscillation stop detection flag and selects flag status output to an external pin. OSCCR can be accessed only in byte units.

Bit:	7	6	5	4	3	2	1	0
[-	-	-	-	-	OSC STOP	-	OSC ERS
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	OSCSTOP	0	R/W	Oscillation Stop Detection Flag
				[Setting condition]
				When a stop in the clock input is detected during normal operation
				[Clearing condition]
				• By a power-on reset input through the $\overline{\text{RES}}$ pin
1	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
0	OSCERS	0	R/W	Oscillation Stop Detection Flag Output Select
				Selects whether to output the oscillation stop detection flag signal through the WDTOVF pin.
				0: Outputs only the WDT overflow signal through the $\overline{\text{WDTOVF}}$ pin
				Outputs the WDT overflow signal and oscillation stop detection flag signal through the WDTOVF pin

4.5 **Changing the Frequency**

Selecting division ratios for the frequency divider can change the frequencies of the internal clock, bus clock, peripheral clock, MTU2S clock, and AD clock under the software control through the frequency control register (FRQCR), MTU2S clock frequency control register (MCKCR), and AD clock frequency control register (ACLKCR). The following describes how to specify the frequencies.

- 1. In the initial state, IFC2 to IFC0 = B'011 (×1/4), STC2 to STC0 = B'011 (×1/4), PFC2 to PFC0 = B'011 (×1/4), MSDIVS1 and MSDIVS0 = 11 (×1/4), and ASDIVS1 and ASDIVS 0 = 11 $(\times 1/4)$.
- 2. Stop all modules except the CPU, on-chip ROM, and on-chip RAM.
- 3. Set the desired values in bits IFC2 to IFC0, STC2 to STC0, PFC2 to PFC0, MSDIVS1, MSDIVS0, ASDIVS1, and ASDIVS 0. When specifying the frequencies, satisfy the following condition: internal clock ($I\phi$) \geq bus clock ($B\phi$) \geq peripheral clock ($P\phi$). When using the MTU2S clock, specify the frequencies to satisfy the following condition: internal clock ($I\phi$) \geq MTU2S clock (MI ϕ) \geq peripheral clock (P ϕ).
- 4. The clock frequencies are immediately changed to the specified values after FRQCR setting is completed.

4.6 Oscillator

The source of click supply can be selected from a connected crystal resonator or an external clock input through a pin.

4.6.1 Connecting Crystal Resonator

A crystal resonator can be connected as shown in figure 4.2. Use the damping resistance (R_d) shown in table 4.5. Use a crystal resonator that has a resonance frequency of 10 to 12.5 MHz.

It is recommended to consult the crystal resonator manufacturer concerning the compatibility of the crystal resonator and the LSI.




Figure 4.2 Example of Crystal Resonator Connection

 Table 4.5
 Damping Resistance Values (Reference Values)

Frequency (MHz)	10	12.5
$R_{_{d}}(\Omega)$ (reference value)	0	0

Figure 4.3 shows an equivalent circuit of the crystal resonator. Use a crystal resonator with the characteristics shown in table 4.6.




Figure 4.3 Crystal Resonator Equivalent Circuit

Table 4.6 Crystal Resonator Characteristics

Frequency (MHz)	10	12.5
R_s max. (Ω) (reference value)	60	50
C ₀ max. (pF) (reference value)	7	7

4.6.2 External Clock Input Method

Figure 4.4 shows an example of an external clock input connection. Drive the external clock high when it is stopped in software standby mode. During operation, input an external clock with a frequency of 10 to 12.5 MHz. Make sure the parasitic capacitance of the XTAL pin is 10 pF or less.

Even when inputting an external clock, be sure to wait at least for the oscillation settling time in power-on sequence or in canceling software standby mode, in order to ensure the PLL settling time.




Figure 4.4 Example of External Clock Connection

4.7 Oscillation Stop Detection

The CPG detects a stop in the clock input if any system abnormality halts the clock supply.

When no change has been detected in the EXTAL input for a certain period, the OSCSTOP bit in OSCCR is set to 1 and this state is retained until a power-on reset is input through the RES pin. If the OSCERS bit is 1 at this time, an oscillation stop detection flag signal is output through the WDTOVF pin. In addition, the high-current ports (multiplexed pins to which the TIOC3B, TIOC3D, and TIOC4A to TIOC4D signals in the MTU2, the TIOC3BS, TIOC3DS, and TIOC4AS to TIOC4DS in the MTU2S are assigned) can be placed in high-impedance state regardless of the OSCERS bit and PFC settings. For details, refer to appendix A, Pin States.

Even in software standby mode, these pins are placed in high-impedance state. For details, refer to appendix A, Pin States. Under an abnormal condition where oscillation stops while the LSI is not in software standby mode, LSI operations other than the oscillation stop detection function become unpredictable. In this case, even after oscillation is restarted, LSI operations including the above high-current pins become unpredictable.

Even while no change is detected in the EXTAL input, the PLL circuit in this LSI continues oscillating at a frequency range from 100 kHz to 10 MHz (depending on the temperature and operating voltage).

USB Operating Clock (48 MHz) 4.8

Connection of a ceramic resonator for USB, input of an external 48-MHz clock signal, and selection of the internal CPG are available as methods for supplying the USB operating clock.

Connecting a Ceramic Resonator 4.8.1

Figure 4.5 shows an example of the connections for a ceramic resonator.




Figure 4.5 Example of Connecting a Ceramic Resonator

4.8.2 Input of an External 48-MHz Clock Signal

Figure 4.6 shows an example of the connections for input of an external 48-MHz clock signal. The USBXTAL pin must be left open.




Figure 4.6 Example of Connecting an External 48-MHz Clock

Table 4.7 shows the input conditions for the external 48-MHz clock.

Table 4.7 Input Conditions for the External 48-MHz Clock

Item	Symbol	Min.	Max.	Unit	Reference Figure
Frequency (48 MHz)	t _{FREQ}	47.88	48.12	MHz	Figure 4.7
Clock rise time	t _{R48}	_	3	ns	-
Clock fall time	t _{F48}	_	3	ns	_
Duty (t _{HIGH} /t _{FREQ})	t _{DUTY}	40	60	%	_




Figure 4.7 Input Timing of External 48-MHz Clock

4.8.3 Handling of pins when a Ceramic Resonator is not Connected (the Internal CPG is Selected or the USB is Not in Use)

When a ceramic resonator is not connected, connect the USBEXTAL pin to ground (Vss) and leave the USBEXTAL pin open-circuit as shown in Figure 4.8. Possible clock frequencies for input to EXTAL are fixed to 12 MHz.




Figure 4.8 Handling of Pins when a Ceramic Resonator is not Connected

4.9 Notes on Board Design

4.9.1 Note on Using an External Crystal Resonator

Place the crystal resonator and capacitors CL1 and CL2 as close to the XTAL and EXTAL pins as possible. In addition, to minimize induction and thus obtain oscillation at the correct frequency, the capacitors to be attached to the resonator must be grounded to the same ground. Do not bring wiring patterns close to these components.




Figure 4.9 Note on Using a Crystal Resonator

A circuitry shown in figure 4.10 is recommended as an external circuitry around the PLL. PLLVss must be separated from Vcc and Vss at the board power supply source. Be sure to insert bypass capacitors CB and CPB close to the Vcc and Vss pins.




Figure 4.10 Recommended External Circuitry around PLL

Section 5 Exception Handling

5.1 Overview

5.1.1 Types of Exception Handling and Priority

Exception handling is started by sources, such as resets, address errors, register bank errors, interrupts, and instructions. Table 5.1 shows their priorities. When several exception handling sources occur at once, they are processed according to the priority shown.

Table 5.1 Types of Exception Handling and Priority Order

Туре	Exception Handling		Priority
Reset	Power-on reset		
	Manual reset		_ 🛉
Address	CPU address error		_
error	DMAC address error		_
Instruction	Integer division exception (di	vision by zero)	_
	Integer division exception (ov	verflow)	_
Register	Bank underflow		_
bank error	Bank overflow		_
Interrupt	NMI		
	User break		_
	H-UDI		
	IRQ		_
	On-chip peripheral modules	A/D converter (ADC)	
		Controller area network (RCAN-ET)	
		Direct memory access controller (DMAC)	_
		Compare match timer (CMT)	_
		Bus state controller (BSC)	_
		Watchdog timer (WDT)	_
		USB function module (USB) DTC transfer end	_
		Multi-function timer pulse unit 2 (MTU2)	Low

Туре	Exception Handling		Priority
Interrupt	On-chip peripheral modules	Port output enable 2 (POE2): OEI1 and OEI2 interrupts	High ∳
		Multi-function timer pulse unit 2S (MTU2S)	_
		Port output enable 2 (POE2): OEI3 interrupt	_
		USB function module (USB) USI0/USI1	_
		I ² C bus interface 3 (IIC3)	_
		Synchronous serial communication unit (SSU)	_
		Serial communication interface (SCI)	_
		Serial communication interface with FIFO (SCIF)	_
Instruction	Trap instruction (TRAPA inst	ruction)	_
	General illegal instructions (u	indefined code)	_
	branch instruction*1, instruction	fined code placed directly after a delayed ons that rewrite the PC*2, 32-bit truction, DIVS instruction, and DIVU	↓ Low

Notes: 1. Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, BRAF.

- 2. Instructions that rewrite the PC: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, TRAPA, BF/S, BT/S, BSRF, BRAF, JSR/N, RTV/N.
- 3. 32-bit instructions: BAND.B, BANDNOT.B, BCLR.B, BLD.B, BLDNOT.B, BOR.B, BORNOT.B, BSET.B, BST.B, BXOR.B, MOV.B@disp12, MOV.W@disp12, MOV.L@disp12, MOVI20, MOVI20S, MOVU.B, MOVU.W.

5.1.2 Exception Handling Operations

The exception handling sources are detected and begin processing according to the timing shown in table 5.2.

Table 5.2 Timing of Exception Source Detection and Start of Exception Handling

Exception	Source	Timing of Source Detection and Start of Handling
Reset	Power-on reset	Starts when the RES pin changes from low to high, when the H-UDI reset negate command is set after the H-UDI reset assert command has been set, or when the WDT overflows.
	Manual reset	Starts when the $\overline{\text{MRES}}$ pin changes from low to high or when the WDT overflows.
Address error		Detected when instruction is decoded and starts when the previous executing instruction finishes executing.
Interrupts		Detected when instruction is decoded and starts when the previous executing instruction finishes executing.
Register bank error	Bank underflow	Starts upon attempted execution of a RESBANK instruction when saving has not been performed to register banks.
	Bank overflow	In the state where saving has been performed to all register bank areas, starts when acceptance of register bank overflow exception has been set by the interrupt controller (the BOVE bit in IBNR of the INTC is 1) and an interrupt that uses a register bank has occurred and been accepted by the CPU.
Instructions	Trap instruction	Starts from the execution of a TRAPA instruction.
	General illegal instructions	Starts from the decoding of undefined code anytime except immediately after a delayed branch instruction (delay slot).
	Slot illegal instructions	Starts from the decoding of undefined code placed immediately after a delayed branch instruction (delay slot), of instructions that rewrite the PC, of 32-bit instructions, of the RESBANK instruction, of the DIVS instruction, or of the DIVU instruction.
	Integer division instructions	Starts when detecting division-by-zero exception or overflow exception caused by division of the negative maximum value (H'80000000) by -1 .

When exception handling starts, the CPU operates as follows:

(1) Exception Handling Triggered by Reset

The initial values of the program counter (PC) and stack pointer (SP) are fetched from the exception handling vector table (PC and SP are respectively the H'00000000 and H'00000004 addresses for power-on resets and the H'00000008 and H'0000000C addresses for manual resets). See section 5.1.3, Exception Handling Vector Table, for more information. The vector base register (VBR) is then initialized to H'00000000, the interrupt mask level bits (I3 to I0) of the status register (SR) are initialized to H'F (B'1111), and the BO and CS bits are initialized. The BN bit in IBNR of the interrupt controller (INTC) is also initialized to 0. The program begins running from the PC address fetched from the exception handling vector table.

(2) Exception Handling Triggered by Address Errors, Register Bank Errors, Interrupts, and Instructions

SR and PC are saved to the stack indicated by R15. In the case of interrupt exception handling other than NMI or UBC with usage of the register banks enabled, general registers R0 to R14, control register GBR, system registers MACH, MACL, and PR, and the vector table address offset of the interrupt exception handling to be executed are saved to the register banks. In the case of exception handling due to an address error, register bank error, NMI interrupt, UBC interrupt, or instruction, saving to a register bank is not performed. When saving is performed to all register banks, automatic saving to the stack is performed instead of register bank saving. In this case, an interrupt controller setting must have been made so that register bank overflow exceptions are not accepted (the BOVE bit in IBNR of the INTC is 0). If a setting to accept register bank overflow exceptions has been made (the BOVE bit in IBNR of the INTC is 1), register bank overflow exception will be generated. In the case of interrupt exception handling, the interrupt priority level is written to the I3 to I0 bits in SR. In the case of exception handling due to an address error or instruction, the I3 to I0 bits are not affected. The start address is then fetched from the exception handling vector table and the program begins running from that address.

5.1.3 Exception Handling Vector Table

Before exception handling begins running, the exception handling vector table must be set in memory. The exception handling vector table stores the start addresses of exception service routines. (The reset exception handling table holds the initial values of PC and SP.)

All exception sources are given different vector numbers and vector table address offsets, from which the vector table addresses are calculated. During exception handling, the start addresses of the exception service routines are fetched from the exception handling vector table, which is indicated by this vector table address.

Table 5.3 shows the vector numbers and vector table address offsets. Table 5.4 shows how vector table addresses are calculated.

Table 5.3 Exception Handling Vector Table

Exception Sources		Vector Numbers	Vector Table Address Offset
Power-on reset	PC	0	H'00000000 to H'00000003
	SP	1	H'00000004 to H'00000007
Manual reset	PC	2	H'00000008 to H'0000000B
	SP	3	H'0000000C to H'0000000F
General illegal instruc	ction	4	H'00000010 to H'00000013
(Reserved by system)	5	H'00000014 to H'00000017
Slot illegal instruction	1	6	H'00000018 to H'0000001B
(Reserved by system)	7	H'0000001C to H'0000001F
		8	H'00000020 to H'00000023
CPU address error		9	H'00000024 to H'00000027
DMAC address error		10	H'00000028 to H'0000002B
Interrupts	NMI	11	H'0000002C to H'0000002F
	User break	12	H'00000030 to H'00000033
(Reserved by system)		13	H'00000034 to H'00000037
H-UDI		14	H'00000038 to H'0000003B
Bank overflow		15	H'0000003C to H'0000003F
Bank underflow		16	H'00000040 to H'00000043

Exception Sources	Vector Numbers	Vector Table Address Offset
Integer division exception (division by zero)	17	H'00000044 to H'00000047
Integer division exception (overflow)	18	H'00000048 to H'0000004B
(Reserved by system)	19	H'0000004C to H'0000004F
	:	:
	31	H'0000007C to H'0000007F
Trap instruction (user vector)	32	H'00000080 to H'00000083
	:	:
	63	H'000000FC to H'000000FF
External interrupts (IRQ),	64	H'00000100 to H'00000103
on-chip peripheral module interrupts*	:	:
	511	H'000007FC to H'000007FF

Note: * The vector numbers and vector table address offsets for each external interrupt and onchip peripheral module interrupt are given in table 6.4 in section 6, Interrupt Controller (INTC).

Table 5.4 Calculating Exception Handling Vector Table Addresses

Exception Source	Vector Table Address Calculation	
Resets	Vector table address = (vector table address offset) = (vector number) × 4	
Address errors, register bank errors, interrupts, instructions	Vector table address = VBR + (vector table address offset) = VBR + (vector number) × 4	

Notes: 1. Vector table address offset: See table 5.3.

2. Vector number: See table 5.3.

5.2 Resets

5.2.1 Types of Reset

A reset is the highest-priority exception handling source. There are two kinds of reset, power-on and manual. As shown in table 5.5, the CPU state is initialized in both a power-on reset and a manual reset. On-chip peripheral module registers are initialized by a power-on reset, but not by a manual reset.

Table 5.5 Exception Source Detection and Exception Handling Start Timing

	Conditions for Transition to Reset State		Internal States			
Туре	RES or MRES	H-UDI Command	WDT Overflow	CPU	On-Chip Peripheral Modules, I/O Port	WRCSR of WDT, FRQCR of CPG
Power-on	Low	_	_	Initialized	Initialized	Initialized
reset	High	H-UDI reset assert command is set	_	Initialized	Initialized	Initialized
	High	Command other than H-UDI reset assert is set	Power-on reset	Initialized	Initialized	Not initialized
Manual	Low	_	_	Initialized	Not initialized*	Not initialized
reset	High	_	Manual reset	Initialized	Not initialized*	Not initialized

Note: * The BN bit in IBNR of the INTC is initialized.

5.2.2 Power-On Reset

(1) Power-On Reset by Means of \overline{RES} Pin

When the RES pin is driven low, this LSI enters the power-on reset state. To reliably reset this LSI, the \overline{RES} pin should be kept at the low level for the duration of the oscillation settling time at power-on or when in software standby mode (when the clock is halted), or at least 20 t_{cyc} when the clock is running. In the power-on reset state, the internal state of the CPU and all the on-chip peripheral module registers are initialized. See appendix A, Pin States, for the status of individual pins during the power-on reset state.

In the power-on reset state, power-on reset exception handling starts when the \overline{RES} pin is first driven low for a fixed period and then returned to high. The CPU operates as follows:

- 1. The initial value (execution start address) of the program counter (PC) is fetched from the exception handling vector table.
- 2. The initial value of the stack pointer (SP) is fetched from the exception handling vector table.
- 3. The vector base register (VBR) is cleared to H'00000000, the interrupt mask level bits (I3 to I0) of the status register (SR) are initialized to H'F (B'1111), and the BO and CS bits are initialized. The BN bit in IBNR of the INTC is also initialized to 0.
- 4. The values fetched from the exception handling vector table are set in the PC and SP, and the program begins executing.

Be certain to always perform power-on reset processing when turning the system power on.

(2) Power-On Reset by Means of H-UDI Reset Assert Command

When the H-UDI reset assert command is set, this LSI enters the power-on reset state. Power-on reset by means of an H-UDI reset assert command is equivalent to power-on reset by means of the \overline{RES} pin. Setting the H-UDI reset negate command cancels the power-on reset state. The time required between an H-UDI reset assert command and H-UDI reset negate command is the same as the time to keep the \overline{RES} pin low to initiate a power-on reset. In the power-on reset state generated by an H-UDI reset assert command, setting the H-UDI reset negate command starts power-on reset exception handling. The CPU operates in the same way as when a power-on reset was caused by the \overline{RES} pin.

Power-On Reset Initiated by WDT **(3)**

When a setting is made for a power-on reset to be generated in the WDT's watchdog timer mode, and WTCNT of the WDT overflows, this LSI enters the power-on reset state.

In this case, WRCSR of the WDT and FRQCR of the CPG are not initialized by the reset signal generated by the WDT.

If a reset caused by the \overline{RES} pin or the H-UDI reset assert command occurs simultaneously with a reset caused by WDT overflow, the reset caused by the RES pin or the H-UDI reset assert command has priority, and the WOVF bit in WRCSR is cleared to 0. When power-on reset exception processing is started by the WDT, the CPU operates in the same way as when a poweron reset was caused by the \overline{RES} pin.

5.2.3 Manual Reset

(1) Manual Reset by Means of MRES Pin

When the MRES pin is driven low, this LSI enters the manual reset state. To reset this LSI without fail, the $\overline{\text{MRES}}$ pin should be kept at the low level for at least 20 t_{cyc} . In the manual reset state, the CPU's internal state is initialized, but all the on-chip peripheral module registers are not initialized. In the manual reset state, manual reset exception handling starts when the $\overline{\text{MRES}}$ pin is first driven low for a fixed period and then returned to high. The CPU operates as follows:

- 1. The initial value (execution start address) of the program counter (PC) is fetched from the exception handling vector table.
- 2. The initial value of the stack pointer (SP) is fetched from the exception handling vector table.
- 3. The vector base register (VBR) is cleared to H'00000000, the interrupt mask level bits (I3 to I0) of the status register (SR) are initialized to H'F (B'1111), and the BO and CS bits are initialized. The BN bit in IBNR of the INTC is also initialized to 0.
- 4. The values fetched from the exception handling vector table are set in the PC and SP, and the program begins executing.

(2) Manual Reset Initiated by WDT

When a setting is made for a manual reset to be generated in the WDT's watchdog timer mode, and WTCNT of the WDT overflows, this LSI enters the manual reset state.

When manual reset exception processing is started by the WDT, the CPU operates in the same way as when a manual reset was caused by the $\overline{\text{MRES}}$ pin.

When a manual reset is generated, the bus cycle is retained, but if a manual reset occurs while the bus is released or during DMAC burst transfer, manual reset exception handling will be deferred until the CPU acquires the bus. However, if the interval from generation of the manual reset until the end of the bus cycle is equal to or longer than the fixed internal manual reset interval cycles, the internal manual reset source is ignored instead of being deferred, and manual reset exception handling is not executed.

5.3 Address Errors

5.3.1 Address Error Sources

Address errors occur when instructions are fetched or data read or written, as shown in table 5.6.

Table 5.6 Bus Cycles and Address Errors

Bus	Cycl	e
Dus	O y o i	·

Dus Cycle			
Туре	Bus Master	Bus Cycle Description	Address Errors
Instruction	CPU	Instruction fetched from even address	None (normal)
fetch		Instruction fetched from odd address	Address error occurs
		Instruction fetched from other than on-chip peripheral module space* or H'F0000000 to H'F5FFFFFF in on-chip RAM space*	None (normal)
	Instruction fetched from on-chip peripheral module space* or H'F0000000 to H'F5FFFFFF in on-chip RAM space*	Address error occurs	
		Instruction fetched from external memory space in single-chip mode	Address error occurs
Data	CPU,	Word data accessed from even address	None (normal)
read/write DMAC, or DTC	Word data accessed from odd address	Address error occurs	
	БТО	Longword data accessed from a longword boundary	None (normal)
		Longword data accessed from other than a longword boundary	Address error occurs
		Double longword data accessed from a double longword boundary	None (normal)
		Double longword data accessed from other than a double longword boundary	Address error occurs
	Byte or word data accessed in on-chip peripheral module space*	None (normal)	
	Longword data accessed in 16-bit on-chip peripheral module space*	None (normal)	
		Longword data accessed in 8-bit on-chip peripheral module space*	None (normal)
		External memory space accessed when in single chip mode	Address error occurs

Note: * See section 9, Bus State Controller (BSC), for details of the on-chip peripheral module space and on-chip RAM space.

5.3.2 Address Error Exception Handling

When an address error occurs, the bus cycle in which the address error occurred ends*. When the executing instruction then finishes, address error exception handling starts. The CPU operates as follows:

- 1. The exception service routine start address which corresponds to the address error that occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the last executed instruction.
- 4. After jumping to the address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

Note: * In the case of an address error caused by instruction fetching when data is read or written, if the bus cycle on which the address error occurred is not completed by the end of the operations described above operation 3, the CPU will recommence address error exception processing until the end of that bus cycle.

5.4 **Register Bank Errors**

5.4.1 **Register Bank Error Sources**

Bank Overflow (1)

In the state where saving has already been performed to all register bank areas, bank overflow occurs when acceptance of register bank overflow exception has been set by the interrupt controller (the BOVE bit in IBNR of the INTC is set to 1) and an interrupt that uses a register bank has occurred and been accepted by the CPU.

Bank Underflow (2)

Bank underflow occurs when an attempt is made to execute a RESBANK instruction while saving has not been performed to register banks.

5.4.2 Register Bank Error Exception Handling

When a register bank error occurs, register bank error exception handling starts. The CPU operates as follows:

- 1. The exception service routine start address which corresponds to the register bank error that occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the last executed instruction for a bank overflow, and the start address of the executed RESBANK instruction for a bank underflow.
 - To prevent multiple interrupts from occurring at a bank overflow, the interrupt priority level that caused the bank overflow is written to the interrupt mask level bits (I3 to I0) of the status register (SR).
- 4. After jumping to the address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

5.5 Interrupts

5.5.1 Interrupt Sources

Table 5.7 shows the sources that start up interrupt exception handling. These are divided into NMI, user breaks, H-UDI, IRQ, and on-chip peripheral modules.

Table 5.7 Interrupt Sources

Туре	Request Source	Number of Sources
NMI	NMI pin (external input)	1
User break	User break controller (UBC)	1
H-UDI	User debugging interface (H-UDI)	1
IRQ	IRQ0 to IRQ7 pins (external input)	8
On-chip peripheral module	A/D converter (ADC)	3
	Controller area network (RCAN-ET)	4
	Direct memory access controller (DMAC)	16
	Compare match timer (CMT)	2
	Bus state controller (BSC)	1
	Watchdog timer (WDT)	1
	USB function module (USB)	4
	Multi-function timer pulse unit 2 (MTU2)	28
	Multi-function timer pulse unit 2S (MTU2S)	13
	Port output enable 2 (POE2)	3
	I ² C bus interface 3 (IIC3)	5
	Synchronous serial communication unit (SSU)	3
	Serial communication interface (SCI)	16
	Serial communication interface with FIFO (SCIF)	4

Each interrupt source is allocated a different vector number and vector table offset. See table 6.4 in section 6, Interrupt Controller (INTC), for more information on vector numbers and vector table address offsets.

5.5.2 Interrupt Priority Level

The interrupt priority order is predetermined. When multiple interrupts occur simultaneously (overlap), the interrupt controller (INTC) determines their relative priorities and starts processing according to the results.

The priority order of interrupts is expressed as priority levels 0 to 16, with priority 0 the lowest and priority 16 the highest. The NMI interrupt has priority 16 and cannot be masked, so it is always accepted. The user break interrupt and H-UDI interrupt priority level is 15. Priority levels of IRQ interrupts, and on-chip peripheral module interrupts can be set freely using the interrupt priority registers 01, 02, and 05 to 18 (IPR01, IPR02, and IPR05 to IPR18) of the INTC as shown in table 5.8. The priority levels that can be set are 0 to 15. Level 16 cannot be set. See section 6.3.1, Interrupt Priority Registers 01, 02, 05 to 18 (IPR01, IPR02, IPR05 to IPR18), for details of IPR01, IPR02, and IPR05 to IPR18.

Table 5.8 Interrupt Priority Order

Туре	Priority Level	Comment	
NMI	16	Fixed priority level. Cannot be masked.	
User break	15	Fixed priority level.	
H-UDI	15	Fixed priority level.	
IRQ	0 to 15	Set with interrupt priority registers 01, 02, and 05	
On-chip peripheral module	_	to 18 (IPR01, IPR02, and IPR05 to IPR18).	

5.5.3 Interrupt Exception Handling

When an interrupt occurs, its priority level is ascertained by the interrupt controller (INTC). NMI is always accepted, but other interrupts are only accepted if they have a priority level higher than the priority level set in the interrupt mask level bits (I3 to I0) of the status register (SR).

When an interrupt is accepted, interrupt exception handling begins. In interrupt exception handling, the CPU fetches the exception service routine start address which corresponds to the accepted interrupt from the exception handling vector table, and saves SR and the program counter (PC) to the stack. In the case of interrupt exception handling other than NMI or UBC with usage of the register banks enabled, general registers R0 to R14, control register GBR, system registers MACH, MACL, and PR, and the vector table address offset of the interrupt exception handling to be executed are saved in the register banks. In the case of exception handling due to an address error, NMI interrupt, UBC interrupt, or instruction, saving is not performed to the register banks. If saving has been performed to all register banks (0 to 14), automatic saving to the stack is performed instead of register bank saving. In this case, an interrupt controller setting must have been made so that register bank overflow exceptions are not accepted (the BOVE bit in IBNR of the INTC is 0). If a setting to accept register bank overflow exceptions has been made (the BOVE bit in IBNR of the INTC is 1), register bank overflow exception occurs. Next, the priority level value of the accepted interrupt is written to the I3 to I0 bits in SR. For NMI, however, the priority level is 16, but the value set in the I3 to I0 bits is H'F (level 15). Then, after jumping to the start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch. See section 6.6, Operation, for further details of interrupt exception handling.

5.6 Exceptions Triggered by Instructions

5.6.1 Types of Exceptions Triggered by Instructions

Exception handling can be triggered by trap instructions, general illegal instructions, slot illegal instructions, and integer division exceptions, as shown in table 5.9.

Table 5.9 Types of Exceptions Triggered by Instructions

Туре	Source Instruction	Comment	
Trap instruction	TRAPA		
Slot illegal instructions	Undefined code placed immediately after a delayed branch instruction (delay slot),	Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, BRAF	
	instructions that rewrite the PC, 32-bit instructions, RESBANK instruction, DIVS instruction, and DIVU instruction	Instructions that rewrite the PC: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, TRAPA, BF/S, BT/S, BSRF, BRAF, JSR/N, RTV/N	
	DIVO HISHUCHON	32-bit instructions: BAND.B, BANDNOT.B, BCLR.B, BLD.B, BLDNOT.B, BOR.B, BORNOT.B, BSET.B, BST.B, BXOR.B, MOV.B@disp12, MOV.W@disp12, MOV.L@disp12, MOVI20, MOVI20S, MOVU.B, MOVU.W.	
General illegal instructions	Undefined code anywhere besides in a delay slot		
Integer division	Division by zero	DIVU, DIVS	
exceptions	Negative maximum value ÷ (-1)	DIVS	

5.6.2 Trap Instructions

When a TRAPA instruction is executed, trap instruction exception handling starts. The CPU operates as follows:

- 1. The exception service routine start address which corresponds to the vector number specified in the TRAPA instruction is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the TRAPA instruction.
- 4. After jumping to the address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

5.6.3 Slot Illegal Instructions

An instruction placed immediately after a delayed branch instruction is said to be placed in a delay slot. When the instruction placed in the delay slot is undefined code, an instruction that rewrites the PC, a 32-bit instruction, an RESBANK instruction, a DIVS instruction, or a DIVU instruction, slot illegal exception handling starts when such kind of instruction is decoded. The CPU operates as follows:

- 1. The exception service routine start address is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the jump address of the delayed branch instruction immediately before the undefined code, the instruction that rewrites the PC, the 32-bit instruction, the RESBANK instruction, the DIVS instruction, or the DIVU instruction.
- 4. After jumping to the address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

5.6.4 **General Illegal Instructions**

When undefined code placed anywhere other than immediately after a delayed branch instruction (i.e., in a delay slot) is decoded, general illegal instruction exception handling starts. The CPU handles general illegal instructions in the same way as slot illegal instructions. Unlike processing of slot illegal instructions, however, the program counter value stored is the start address of the undefined code.

5.6.5 **Integer Division Instructions**

When an integer division instruction performs division by zero or the result of integer division overflows, integer division instruction exception handling starts. The instructions that may become the source of division-by-zero exception are DIVU and DIVS. The only source instruction of overflow exception is DIVS, and overflow exception occurs only when the negative maximum value is divided by -1. The CPU operates as follows:

- The exception service routine start address which corresponds to the integer division instruction exception that occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the integer division instruction at which the exception occurred.
- 4. After jumping to the address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

5.7 When Exception Sources Are Not Accepted

When an address error, register bank error (overflow), or interrupt is generated immediately after a delayed branch instruction, it is sometimes not accepted immediately but stored instead, as shown in table 5.10. When this happens, it will be accepted when an instruction that can accept the exception is decoded.

Table 5.10 Exception Source Generation Immediately after Delayed Branch Instruction


	Exception Source		
Point of Occurrence	Register Bank Error Address Error (Overflow)		Interrupt
Immediately after a delayed branch instruction*	Not accepted	Not accepted	Not accepted

Note: * Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, BRAF

Stack Status after Exception Handling Ends 5.8

The status of the stack after exception handling ends is as shown in table 5.11.

Table 5.11 Stack Status After Exception Handling Ends



Exception Type	Stack Status									
General illegal instruction	-		$\overline{}$							
	SP →	Start address of general illegal instruction	32 bits							
		SR	32 bits							
	-									
Integer division instruction		<u> </u>								
(division by zero, overflow)	SP →	Start address of relevant integer division instruction	32 bits							
		SR	32 bits							
	_									

5.9 **Usage Notes**

5.9.1 Value of Stack Pointer (SP)

The value of the stack pointer must always be a multiple of four. If it is not, an address error will occur when the stack is accessed during exception handling.

5.9.2 Value of Vector Base Register (VBR)

The value of the vector base register must always be a multiple of four. If it is not, an address error will occur when the stack is accessed during exception handling.

5.9.3 Address Errors Caused by Stacking of Address Error Exception Handling

When the stack pointer is not a multiple of four, an address error will occur during stacking of the exception handling (interrupts, etc.) and address error exception handling will start up as soon as the first exception handling is ended. Address errors will then also occur in the stacking for this address error exception handling. To ensure that address error exception handling does not go into an endless loop, no address errors are accepted at that point. This allows program control to be shifted to the address error exception service routine and enables error processing.

When an address error occurs during exception handling stacking, the stacking bus cycle (write) is executed. During stacking of the status register (SR) and program counter (PC), the SP is decremented by 4 for both, so the value of SP will not be a multiple of four after the stacking either. The address value output during stacking is the SP value, so the address where the error occurred is itself output. This means the write data stacked will be undefined.

5.9.4 Note When Changing Interrupt Mask Level (IMASK) of Status Register (SR) in CPU

When enabling or disabling interrupts by modifying the interrupt mask level value of the CPU status register (SR) using an LDC or LDC.L instruction, there must be at least five instructions between the instruction to enable interrupts and the instruction to disable interrupts.

Section 6 Interrupt Controller (INTC)

The interrupt controller (INTC) ascertains the priority of interrupt sources and controls interrupt requests to the CPU. The INTC registers set the order of priority of each interrupt, allowing the user to process interrupt requests according to the user-set priority.

6.1 Features

- 16 levels of interrupt priority can be set

 By setting the sixteen interrupt priority registers, the priority of IRQ interrupts and on-chip
 peripheral module interrupts can be selected from 16 levels for request sources.
- NMI noise canceler function
 An NMI input-level bit indicates the NMI pin state. By reading this bit in the interrupt exception service routine, the pin state can be checked, enabling it to be used as the noise canceler function.
- Occurrence of interrupt can be reported externally (IRQOUT pin)
 For example, when this LSI has released the bus mastership, this LSI can inform the external bus master of occurrence of an on-chip peripheral module interrupt and request for the bus mastership.
- Register banks
 This LSI has register banks that enable register saving and restoration required in the interrupt processing to be performed at high speed.

Figure 6.1 shows a block diagram of the INTC.




Figure 6.1 Block Diagram of INTC

6.2 Input/Output Pins

Table 6.1 shows the pin configuration of the INTC.

Table 6.1 Pin Configuration

Pin Name	Symbol	I/O	Function
Nonmaskable interrupt input pin	NMI	Input	Input of nonmaskable interrupt request signal
Interrupt request input pins	IRQ7 to IRQ0	Input	Input of maskable interrupt request signals
Interrupt request output pin	ĪRQOUT	Output	Output of signal to report occurrence of interrupt source

6.3 Register Descriptions

The INTC has the following registers. These registers are used to set the interrupt priorities and control detection of the external interrupt input signal.

Table 6.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Interrupt control register 0	ICR0	R/W	*1	H'FFFE0800	16, 32
Interrupt control register 1	ICR1	R/W	H'0000	H'FFFE0802	16
IRQ interrupt request register	IRQRR	R/(W)*2	H'0000	H'FFFE0806	16
Bank control register	IBCR	R/W	H'0000	H'FFFE080C	16, 32
Bank number register	IBNR	R/W	H'0000	H'FFFE080E	16
Interrupt priority register 01	IPR01	R/W	H'0000	H'FFFE0818	16, 32
Interrupt priority register 02	IPR02	R/W	H'0000	H'FFFE081A	16
Interrupt priority register 05	IPR05	R/W	H'0000	H'FFFE0820	16
Interrupt priority register 06	IPR06	R/W	H'0000	H'FFFE0C00	16, 32
Interrupt priority register 07	IPR07	R/W	H'0000	H'FFFE0C02	16
Interrupt priority register 08	IPR08	R/W	H'0000	H'FFFE0C04	16, 32
Interrupt priority register 09	IPR09	R/W	H'0000	H'FFFE0C06	16
Interrupt priority register 10	IPR10	R/W	H'0000	H'FFFE0C08	16, 32
Interrupt priority register 11	IPR11	R/W	H'0000	H'FFFE0C0A	16
Interrupt priority register 12	IPR12	R/W	H'0000	H'FFFE0C0C	16, 32
Interrupt priority register 13	IPR13	R/W	H'0000	H'FFFE0C0E	16
Interrupt priority register 14	IPR14	R/W	H'0000	H'FFFE0C10	16, 32
Interrupt priority register 15	IPR15	R/W	H'0000	H'FFFE0C12	16
Interrupt priority register 16	IPR16	R/W	H'0000	H'FFFE0C14	16, 32
Interrupt priority register 17	IPR17	R/W	H'0000	H'FFFE0C16	16
Interrupt priority register 18	IPR18	R/W	H'0000	H'FFFE0C18	16
USB-DTC transfer interrupt request register	USDTENDRR	R/(W)* ²	H'0000	H'FFFE0C50	16

Notes: Two access cycles are needed for word access, and four access cycles for longword access.

- 1. When the NMI pin is high, becomes H'8000; when low, becomes H'0000.
- 2. Only 0 can be written after reading 1, to clear the flag.

6.3.1 Interrupt Priority Registers 01, 02, 05 to 18 (IPR01, IPR02, IPR05 to IPR18)

IPR01, IPR02, and IPR05 to IPR18 are 16-bit readable/writable registers in which priority levels from 0 to 15 are set for IRQ interrupts and on-chip peripheral module interrupts. Table 6.3 shows the correspondence between the interrupt request sources and the bits in IPR01, IPR02, and IPR05 to IPR18.




Table 6.3 Interrupt Request Sources and IPR01, IPR02, and IPR05 to IPR18

Register Name	Bits 15 to 12	Bits 11 to 8	Bits 7 to 4	Bits 3 to 0
Interrupt priority register 01	IRQ0	IRQ1	IRQ2	IRQ3
Interrupt priority register 02	IRQ4	IRQ5	IRQ6	IRQ7
Interrupt priority register 05	Reserved	Reserved	ADI0	ADI1
Interrupt priority register 06	DMAC0	DMAC1	DMAC2	DMAC3
Interrupt priority register 07	DMAC4	DMAC5	DMAC6	DMAC7
Interrupt priority register 08	СМТО	CMT1	BSC	WDT
Interrupt priority register 09	MTU2_0 (TGIA_0 to TGID_0)	MTU2_0 (TCIV_0, TGIE_0, TGIF_0)	MTU2_1 (TGIA_1, TGIB_1)	MTU2_1 (TCIV_1, TCIU_1)
Interrupt priority register 10	MTU2_2 (TGIA_2, TGIB_2)	MTU2_2 (TCIV_2, TCIU_2)	MTU2_3 (TGIA_3 to TGID_3)	MTU2_3 (TCIV_3)
Interrupt priority register 11	MTU2_4 (TGIA_4 to TGID_4)	MTU2_4 (TCIV_4)	MTU2_5 (TGIU_5, TGIV_5, TGIW_5)	POE2 (OEI1, OEI2)
Interrupt priority register 12	MTU2S_3 (TGIA_3 to TGID_3)	MTU2S_3 (TCIV_3)	MTU2S_4 (TGIA_4 to TGID_4)	MTU2S_4 (TCIV_4)

Register Name	Bits 15 to 12	Bits 11 to 8	Bits 7 to 4	Bits 3 to 0
Interrupt priority register 13	MTU5S (TGIU_5, TGIV_5, TGIW_5)	POE2 (OEI3)	IIC3* ¹	Reserved
Interrupt priority register 14	Reserved	Reserved	Reserved	SCIF3
Interrupt priority register 15	Reserved	Reserved	Reserved	Reserved
Interrupt priority register 16	SCI0	SCI1*1	SCI2	Reserved
Interrupt priority register 17	SSU*1	SCI4*1	ADI2* ²	Reserved
Interrupt priority register 18	USB* ¹ (USI0, USI1)	RCAN_ET*2	EP1-FIFO full DTC transfer end* ¹ (USBRXI)	EP2-FIFO empty DTC transfer end* ¹ (USBTXI)


Notes: 1. The setting value is invalid in the SH7243. B'1111 should be written to.

2. The setting value is invalid in the SH7243 and SH7285. B'1111 should be written to.

6.3.2 Interrupt Control Register 0 (ICR0)

ICR0 is a 16-bit register that sets the input signal detection mode for the external interrupt input pin NMI, and indicates the input level at the NMI pin.

ICR0 is initialized by a power-on reset.



Note: * 1 when the NMI pin is high, and 0 when the NMI pin is low.

Bit	Bit Name	Initial Value	R/W	Description
15	NMIL	*	R	NMI Input Level
				Sets the level of the signal input at the NMI pin. The NMI pin level can be obtained by reading this bit. This bit cannot be modified.
				0: Low level is input to NMI pin
				1: High level is input to NMI pin
14 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	NMIE	0	R/W	NMI Edge Select
				Selects whether the falling or rising edge of the interrupt request signal on the NMI pin is detected.
				Interrupt request is detected on falling edge of NMI input
				 Interrupt request is detected on rising edge of NMI input
7 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

6.3.3 Interrupt Control Register 1 (ICR1)

ICR1 is a 16-bit register that specifies the detection mode for external interrupt input pins IRQ7 to IRQ0 individually: low level, falling edge, rising edge, or both edges.

ICR1 is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IRQ71S	IRQ70S	IRQ61S	IRQ60S	IRQ51S	IRQ50S	IRQ41S	IRQ40S	IRQ31S	IRQ30S	IRQ21S	IRQ20S	IRQ11S	IRQ10S	IRQ01S	IRQ00S
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

Bit	Bit Name	Initial Value	R/W	Description
15	IRQ71S	0	R/W	IRQ Sense Select
14	IRQ70S	0	R/W	These bits select whether interrupt signals
13	IRQ61S	0	R/W	corresponding to pins IRQ7 to IRQ0 are detected by a low level, falling edge, rising edge, or both edges.
12	IRQ60S	0	R/W	_00: Interrupt request is detected on low level of IRQn
11	IRQ51S	0	R/W	input
10	IRQ50S	0	R/W	01: Interrupt request is detected on falling edge of IRQn
9	IRQ41S	0	R/W	input
8	IRQ40S	0	R/W	 10: Interrupt request is detected on rising edge of IRQn input
7	IRQ31S	0	R/W	_ 11: Interrupt request is detected on both edges of IRQn
6	IRQ30S	0	R/W	input
5	IRQ21S	0	R/W	
4	IRQ20S	0	R/W	_
3	IRQ11S	0	R/W	
2	IRQ10S	0	R/W	
1	IRQ01S	0	R/W	_
0	IRQ00S	0	R/W	

[Legend]

n = 7 to 0

Note: When the detecting condition of the IRQn input is changed, the IRQnF flag in IRQRR is cleared to 0.

6.3.4 IRQ Interrupt Request Register (IRQRR)

IRQRR is a 16-bit register that indicates interrupt requests from external input pins IRQ7 to IRQ0. If edge detection is set for the IRQ7 to IRQ0 interrupts, writing 0 to the IRQ7F to IRQ0F bits after reading IRQ7F to IRQ0F = 1 cancels the retained interrupts.

IRQRR is initialized by a power-on reset.



Note: * Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	IRQ7F	0	R/(W)*	IRQ Interrupt Request
6	IRQ6F	0	R/(W)*	These bits indicate the status of the IRQ7 to IRQ0
5	IRQ5F	0	R/(W)*	interrupt requests.
4	IRQ4F	0	R/(W)*	Level detection:
3	IRQ3F	0	R/(W)*	0: IRQn interrupt request has not occurred
2	IRQ2F	0	R/(W)*	- [Clearing condition]
1	IRQ1F	0	R/(W)*	- IRQn input is high
0	IRQ0F	0	R/(W)*	-1: IRQn interrupt has occurred
				[Setting condition]
				IRQn input is low
				Edge detection:
				0: IRQn interrupt request is not detected
				[Clearing conditions]
				 Cleared by reading IRQnF while IRQnF = 1, then writing 0 to IRQnF
				 Cleared by executing IRQn interrupt exception handling
				 Cleared when DTC is activated by the IRQn interrupt, then the DISEL bit in MRB of DTC is set to 0
				 Cleared when the setting of IRQn1S or IRQn0S of ICR1 is changed
				1: IRQn interrupt request is detected
				[Setting condition]
				 Edge corresponding to IRQn1S or IRQn0S of ICR1 has occurred at IRQn pin

[Legend]

n = 7 to 0

6.3.5 Bank Control Register (IBCR)

IBCR is a 16-bit register that enables or disables use of register banks for each interrupt priority level.

IBCR is initialized to H'0000 by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R														

Bit	Bit Name	Initial Value	R/W	Description
15	E15	0	R/W	Enable
14	E14	0	R/W	These bits enable or disable use of register banks for
13	E13	0	R/W	interrupt priority levels 15 to 1. However, use of register banks is always disabled for the user break interrupts.
12	E12	0	R/W	_ 0: Use of register banks is disabled
11	E11	0	R/W	_ 1: Use of register banks is enabled
10	E10	0	R/W	000 00g.0.0. 20 0 000
9	E9	0	R/W	_
8	E8	0	R/W	_
7	E7	0	R/W	_
6	E6	0	R/W	_
5	E5	0	R/W	_
4	E4	0	R/W	_
3	E3	0	R/W	_
2	E2	0	R/W	_
1	E1	0	R/W	_
0	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

6.3.6 Bank Number Register (IBNR)

IBNR is a 16-bit register that enables or disables use of register banks and register bank overflow exception. IBNR also indicates the bank number to which saving is performed next through the bits BN3 to BN0.

IBNR is initialized to H'0000 by a power-on reset.




Bit	Bit Name	Initial Value	R/W	Description
15, 14	BE[1:0]	00	R/W	Register Bank Enable
				These bits enable or disable use of register banks.
				00: Use of register banks is disabled for all interrupts. The setting of IBCR is ignored.
				01: Use of register banks is enabled for all interrupts except NMI and user break. The setting of IBCR is ignored.
				10: Reserved (setting prohibited)
				Use of register banks is controlled by the setting of IBCR.
13	BOVE	0	R/W	Register Bank Overflow Enable
				Enables of disables register bank overflow exception.
				 Generation of register bank overflow exception is disabled
				Generation of register bank overflow exception is enabled
12 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
3 to 0	BN[3:0]	0000	R	Bank Number
				These bits indicate the bank number to which saving is performed next. When an interrupt using register banks is accepted, saving is performed to the register bank indicated by these bits, and BN is incremented by 1. After BN is decremented by 1 due to execution of a RESBANK (restore from register bank) instruction, restoration from the register bank is performed.

6.3.7 USB-DTC Transfer Interrupt Request Register (USDTENDRR)

USDTENDRR is a 16-bit register that indicates USB-DTC transfer end interrupt requests, which are on-chip peripheral module interrupts. Writing 0 to the RXF or TXF bit after reading RXF = 1 or TXF = 1 cancels the retained interrupt.

USDTENDRR is initialized by a power-on reset.



Note: * Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15	RXF	0	R/(W)*	 EP1-FIFO Full DTC Transfer End Interrupt Request 0: EP1-FIFO full DTC transfer end interrupt request has not occurred [Clearing conditions] Cleared by reading RFX = 1, then writing 0 to RFX Cleared by executing EP1-FIFO full DTC transfer end interrupt exception handling
				1: EP1-FIFO full DTC transfer end interrupt request has occurred
14	TXF	0	R/(W)*	 EP2-FIFO Empty DTC Transfer End Interrupt Request 0: EP2-FIFO empty DTC transfer end interrupt request has not occurred [Clearing conditions] Cleared by reading TFX = 1, then writing 0 to TFX Cleared by executing EP2-FIFO empty DTC transfer end interrupt exception handling 1: EP2-FIFO empty DTC transfer end interrupt request has occurred
13 to 0	_	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.

6.4 **Interrupt Sources**

There are five types of interrupt sources: NMI, user break, H-UDI, IRQ, and on-chip peripheral modules. Each interrupt has a priority level (0 to 16), with 0 the lowest and 16 the highest. When set to level 0, that interrupt is masked at all times.

6.4.1 **NMI Interrupt**

The NMI interrupt has a priority level of 16 and is accepted at all times. NMI interrupt requests are edge-detected, and the NMI edge select bit (NMIE) in interrupt control register 0 (ICR0) selects whether the rising edge or falling edge is detected.

Though the priority level of the NMI interrupt is 16, the NMI interrupt exception handling sets the interrupt mask level bits (I3 to I0) in the status register (SR) to level 15.

Note that during a reset and after the reset has been canceled, the NMI pin should be fixed high for 3 tcyc.

6.4.2 **User Break Interrupt**

A user break interrupt which occurs when a break condition set in the user break controller (UBC) matches has a priority level of 15. The user break interrupt exception handling sets the I3 to I0 bits in SR to level 15. For user break interrupts, see section 7, User Break Controller (UBC).

6.4.3 **H-UDI Interrupt**

The user debugging interface (H-UDI) interrupt has a priority level of 15, and occurs at serial input of an H-UDI interrupt instruction. H-UDI interrupt requests are edge-detected and retained until they are accepted. The H-UDI interrupt exception handling sets the I3 to I0 bits in SR to level 15. For H-UDI interrupts, see section 29, User Debugging Interface (H-UDI).

6.4.4 IRQ Interrupts

IRQ interrupts are input from pins IRQ7 to IRQ0. For the IRQ interrupts, low-level, falling-edge, rising-edge, or both-edge detection can be selected individually for each pin by the IRQ sense select bits (IRQ71S to IRQ01S and IRQ70S to IRQ00S) in interrupt control register 1 (ICR1). The priority level can be set individually in a range from 0 to 15 for each pin by interrupt priority registers 01 and 02 (IPR01 and IPR02).

When using low-level setting for IRQ interrupts, an interrupt request signal is sent to the INTC while the IRQ7 to IRQ0 pins are low. An interrupt request signal is stopped being sent to the INTC when the IRQ7 to IRQ0 pins are driven high. The status of the interrupt requests can be checked by reading the IRQ interrupt request bits (IRQ7F to IRQ0F) in the IRQ interrupt request register (IRQRR).

When using edge-sensing for IRQ interrupts, an interrupt request is detected due to change of the IRQ7 to IRQ0 pin states, and an interrupt request signal is sent to the INTC. The result of IRQ interrupt request detection is retained until that interrupt request is accepted. Whether IRQ interrupt requests have been detected or not can be checked by reading the IRQ7F to IRQ0F bits in IRQRR. Writing 0 to these bits after reading them as 1 clears the result of IRQ interrupt request detection.

The IRQ interrupt exception handling sets the I3 to I0 bits in SR to the priority level of the accepted IRQ interrupt.

The IRQnF bit will be set when the setting condition is satisfied regardless of the setting of the I3 to I0 bits in SR.

On-Chip Peripheral Module Interrupts 6.4.5

On-chip peripheral module interrupts are generated by the following on-chip peripheral modules:

- A/D converter (ADC)
- Controller area network (RCAN-ET)
- Direct memory access controller (DMAC)
- Compare match timer (CMT)
- Bus state controller (BSC)
- Watchdog timer (WDT)
- USB function module (USB)
- Multi-function timer pulse unit 2 (MTU2)
- Multi-function timer pulse unit 2S (MTU2S)
- Port output enable 2 (POE2)
- I²C bus interface 3 (IIC3)
- Synchronous serial communication unit (SSU)
- Serial communication interface (SCI)
- Serial communication interface with FIFO (SCIF)

As every source is assigned a different interrupt vector, the source does not need to be identified in the exception service routine. A priority level in a range from 0 to 18 can be set for each module by interrupt priority registers 05 to 18 (IPR05 to IPR18). The on-chip peripheral module interrupt exception handling sets the I3 to I0 bits in SR to the priority level of the accepted on-chip peripheral module interrupt.

6.5 Interrupt Exception Handling Vector Table and Priority

Table 6.4 lists interrupt sources and their vector numbers, vector table address offsets, and interrupt priorities.

Each interrupt source is allocated a different vector number and vector table address offset. Vector table addresses are calculated from the vector numbers and vector table address offsets. In interrupt exception handling, the interrupt exception service routine start address is fetched from the vector table indicated by the vector table address. For details of calculation of the vector table address, see table 5.4 in section 5, Exception Handling.

The priorities of IRQ interrupts and on-chip peripheral module interrupts can be set freely between 0 and 15 for each pin or module by setting interrupt priority registers 01, 02, and 05 to 18 (IPR01, IPR02, and IPR05 to IPR18). However, if two or more interrupts specified by the same IPR among IPR05 to IPR18 occur, the priorities are defined as shown in the IPR setting unit internal priority of table 6.4, and the priorities cannot be changed. A power-on reset assigns priority level 0 to IRQ interrupts and on-chip peripheral module interrupts. If the same priority level is assigned to two or more interrupt sources and interrupts from those sources occur simultaneously, they are processed by the default priorities indicated in table 6.4.

Table 6.4 Interrupt Exception Handling Vectors and Priorities

		Inte	errupt Vector	_		IPR	
Interru	pt Source Number	Vector Table Vector Address Offset		Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
NMI		11	H'0000002C to H'0000002F	16	_	_	High
UBC		12	H'00000030 to H'00000033	15	_	_	_
H-UDI		14	H'00000038 to H'0000003B	15	_	_	-
IRQ	IRQ0	64	H'00000100 to H'00000103	0 to 15 (0)	IPR01 (15 to 12)	_	_
	IRQ1	65	H'00000104 to H'00000107	0 to 15 (0)	IPR01 (11 to 8)	_	-
	IRQ2	66	H'00000108 to H'0000010B	0 to 15 (0)	IPR01 (7 to 4)	_	-
	IRQ3	67	H'0000010C to H'0000010F	0 to 15 (0)	IPR01 (3 to 0)	_	-
	IRQ4	68	H'00000110 to H'00000113	0 to 15 (0)	IPR02 (15 to 12)	_	-
	IRQ5	69	H'00000114 to H'00000117	0 to 15 (0)	IPR02 (11 to 8)	_	-
	IRQ6	70	H'00000118 to H'0000011B	0 to 15 (0)	IPR02 (7 to 4)	_	-
	IRQ7	71	H'0000011C to H'0000011F	0 to 15 (0)	IPR02 (3 to 0)	_	-
ADC	ADI0	92	H'00000170 to H'00000173	0 to 15 (0)	IPR05 (7 to 4)	_	-
	ADI1	96	H'00000180 to H'00000183	0 to 15 (0)	IPR05 (3 to 0)	_	
	ADI2	100	H'00000190 to H'00000193	0 to 15 (0)	IPR17 (7 to 4)	_	Low

			Inte	errupt Vector	_		IPR			
Interrup	Interrupt Source Number		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority		
RCAN _ET	ERS_0		104	H'000001A0 to H'000001A3	0 to 15 (0)	IPR18 (11 to 8)	1	High ∱		
	OVR_0		OVR_0		105	H'000001A4 to H'000001A7	0 to 15 (0)	-	2	
	RM0_0, RM1_0		106	H'000001A8 to H'000001AB	0 to 15 (0)	-	3			
	SLE_0		107	H'000001AC to H'000001AF	0 to 15 (0)	-	4			
DMAC	DMAC0	DEI0	108	H'000001B0 to H'000001B3	0 to 15 (0)	IPR06 (15 to 12)	1	_		
		HEI0	109	H'000001B4 to H'000001B7	-		2			
	DMAC1 DEI1		112	H'000001C0 to H'000001C3	0 to 15 (0)	IPR06 (11 to 8)	1	_		
		HEI1	113	H'000001C4 to H'000001C7	-		2			
	DMAC2	DEI2	116	H'000001D0 to H'000001D3	0 to 15 (0)	IPR06 (7 to 4)	1	_		
		HEI2	117	H'000001D4 to H'000001D7	=		2			
	DMAC3	DEI3	120	H'000001E0 to H'000001E3	0 to 15 (0)	IPR06 (3 to 0)	1	_		
		HEI3	121	H'000001E4 to H'000001E7	=		2			
	DMAC4	DEI4	124	H'000001F0 to H'000001F3	0 to 15 (0)	IPR07 (15 to 12)	1	_		
	HEI4		125	H'000001F4 to H'000001F7	-		2			
	DMAC5 DEI5		128	H'00000200 to H'00000203	0 to 15 (0)	IPR07 (11 to 8)	1	-		
		HEI5	129	H'00000204 to H'00000207	-		2	Low		

			Inte	errupt Vector	_		IPR	
Interru	ot Source	Number	Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
DMAC	DMAC6	DEI6	132	H'00000210 to H'00000213	0 to 15 (0)	IPR07 (7 to 4)	1	High ♠
		HEI6	133	H'00000214 to H'00000217	-		2	
	DMAC7	DEI7	136	H'00000220 to H'00000223	0 to 15 (0)	IPR07 (3 to 0)	1	_
		HEI7	137	H'00000224 to H'00000227	_		2	
CMT	CMI0		140	H'00000230 to H'00000233	0 to 15 (0)	IPR08 (15 to 12)	_	-
	CMI1		144	H'00000240 to H'00000243	0 to 15 (0)	IPR08 (11 to 8)	_	-
BSC	CMI		148	H'00000250 to H'00000253	0 to 15 (0)	IPR08 (7 to 4)	_	_
WDT	ITI		152	H'00000260 to H'00000263	0 to 15 (0)	IPR08 (3 to 0)	_	_
USB	EP1-FIF DTC trar (USBRX	nsfer end	154	H'00000268 to H'0000026B	0 to 15 (0)	IPR18 (7 to 4)	_	
		O empty nsfer end I)	155	H'0000026C to H'0000026F	0 to 15 (0)	IPR18 (3 to 0)	_	_
MTU2	MTU2_0	TGIA_0	156	H'00000270 to H'00000273	0 to 15 (0)	IPR09 (15 to 12)	1	_
		TGIB_0	157	H'00000274 to H'00000277	-		2	
		TGIC_0	158	H'00000278 to H'0000027B	_		3	
		TGID_0	159	H'0000027C to H'0000027F	_		4	
		TCIV_0	160	H'00000280 to H'00000283	0 to 15 (0)	IPR09 (11 to 8)	1	_
		TGIE_0	161	H'00000284 to H'00000287	-		2	
		TGIF_0	162	H'00000288 to H'0000028B	-		3	↓ Low

			Interrupt Vector		_		IPR	
Interru	pt Source	e Number	Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
MTU2	MTU2_1	TGIA_1	164	H'00000290 to H'00000293	0 to 15 (0)	IPR09 (7 to 4)	1	High ∱
		TGIB_1	165	H'00000294 to H'00000297	_		2	
		TCIV_1	168	H'000002A0 to H'000002A3	0 to 15 (0)	IPR09 (3 to 0)	1	_
		TCIU_1	169	H'000002A4 to H'000002A7	=		2	
	MTU2_2	TGIA_2	172	H'000002B0 to H'000002B3	0 to 15 (0)	IPR10 (15 to 12)	1	_
		TGIB_2	173	H'000002B4 to H'000002B7	-		2	
		TCIV_2	176	H'000002C0 to H'000002C3	0 to 15 (0)	IPR10 (11 to 8)	1	_
		TCIU_2	177	H'000002C4 to H'000002C7	_		2	
	MTU2_3	TGIA_3	180	H'000002D0 to H'000002D3	0 to 15 (0)	IPR10 (7 to 4)	1	_
		TGIB_3	181	H'000002D4 to H'000002D7	_		2	
		TGIC_3	182	H'000002D8 to H'000002DB	-		3	
		TGID_3	183	H'000002DC to H'000002DF	-		4	
		TCIV_3	184	H'000002E0 to H'000002E3	0 to 15 (0)	IPR10 (3 to 0)	_	Low
								,

			Interrupt Vector		_		IPR	
Interrup	ot Source	Number	Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
MTU2	MTU2_4	TGIA_4	188	H'000002F0 to H'000002F3	0 to 15 (0)	IPR11 (15 to 12)	1	High ∱
	•	TGIB_4	189	H'000002F4 to H'000002F7	-		2	
	•	TGIC_4	190	H'000002F8 to H'000002FB	-		3	
	•	TGID_4	191	H'000002FC to H'000002FF	-		4	
	•	TCIV_4	192	H'00000300 to H'00000303	0 to 15 (0)	IPR11 (11 to 8)	_	-
	MTU2_5	TGIU_5	196	H'00000310 to H'00000313	0 to 15 (0)	IPR11 (7 to 4)	1	_
	•	TGIV_5	197	H'00000314 to H'00000317	-		2	
	•	TGIW_5	198	H'00000318 to H'0000031B	-		3	
POE2	OEI1		200	H'00000320 to H'00000323	0 to 15 (0)	IPR11 (3 to 0)	1	_
	OEI2		201	H'00000324 to H'00000327	-		2	
MTU2S	MTU2S_3	TGIA_3S	204	H'00000330 to H'00000333	0 to 15 (0)	IPR12 (15 to 12)	1	
		TGIB_3S	205	H'00000334 to H'00000337	-		2	
		TGIC_3S	206	H'00000338 to H'0000033B	-		3	
		TGID_3S	207	H'0000033C to H'0000033F	-		4	
		TCIV_3S	208	H'00000340 to H'00000343	0 to 15 (0)	IPR12 (11 to 8)	_	Low

			Interrupt Vector		_		IPR	
Interru	Interrupt Source Number MTU2S MTU2S_4 TGIA_4S		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
MTU2S	MTU2S_4	TGIA_4S	212	H'00000350 to H'00000353	0 to 15 (0)	IPR12 (7 to 4)	1	High ∱
		TGIB_4S	213	H'00000354 to H'00000357	-		2	
		TGIC_4S	214	H'00000358 to H'0000035B	-		3	
		TGID_4S	215	H'0000035C to H'0000035F	-		4	
		TCIV_4S	216	H'00000360 to H'00000363	0 to 15 (0)	IPR12 (3 to 0)	_	_
	MTU2S_5	TGIU_5S	220	H'00000370 to H'00000373	0 to 15 (0)	IPR13 (15 to 12)	1	-
		TGIV_5S	221	H'00000374 to H'00000377	-		2	
		TGIW_5S	222	H'00000378 to H'0000037B	=		3	
POE2	OEI3		224	H'00000380 to H'00000383	0 to 15 (0)	IPR13 (11 to 8)	_	-
USB	USI0		226	H'00000388 to H'0000038B	0 to 15 (0)	IPR18 (15 to 12)	1	_
	USI1		227	H'0000038C to H'0000038F	_		2	
IIC3	STPI		228	H'00000390 to H'00000393	0 to 15 (0)	IPR13 (7 to 4)	1	_
	NAKI		229	H'00000394 to H'00000397	-		2	
	RXI		230	H'00000398 to H'0000039B	-		3	
	TXI		231	H'0000039C to H'0000039F	-		4	
	TEI		232	H'000003A0 to H'000003A3	-		5	Low

			Inte	rrupt Vector	_		IPR	
Interru	pt Source	Number	Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
SSU	SSERI		233 H'000003A4 to H'000003A7		0 to 15 (0)	IPR17 (15 to 12)	1	High ∱
	SSRXI		234	H'000003A8 to H'000003AB	-		2	
	SSTXI		235	H'000003AC to H'000003AF	-		3	
SCI	SCI4	ERI4	236	H'000003B0 to H'000003B3	0 to 15 (0)	IPR17 (11 to 8)	1	_
		RXI4	237	H'000003B4 to H'000003B7	-		2	
		TXI4	238	H'000003B8 to H'000003BB	-		3	
		TEI4	239	H'000003BC to H'000003BF	-		4	
	SCI0	ERI0	240	H'000003C0 to H'000003C3	0 to 15 (0)	IPR16 (15 to 12)	1	-
		RXI0	241	H'000003C4 to H'000003C7	_		2	
		TXI0	242	H'000003C8 to H'000003CB	_		3	
		TEI0	243	H'000003CC to H'000003CF	_		4	
	SCI1	ERI1	244	H'000003D0 to H'000003D3	0 to 15 (0)	IPR16 (11 to 8)	1	-
		RXI1	245	H'000003D4 to H'000003D7	_		2	
		TXI1	246	H'000003D8 to H'000003DB	-		3	
		TEI1	247	H'000003DC to H'000003DF	-		4	Low

			Interrupt Vector		_		IPR	
Interrupt	Interrupt Source Number		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
SCI	SCI2	ERI2	248	H'000003E0 to H'000003E3	0 to 15 (0)	IPR16 (7 to 4)	1	High
		RXI2	249	H'000003E4 to H'000003E7	-		2	
		TXI2	250	H'000003E8 to H'000003EB	-		3	
		TEI2	251	H'000003EC to H'000003EF	-		4	
SCIF	SCIF3	BRI3	252	H'000003F0 to H'000003F3	0 to 15 (0)	IPR14 (3 to 0)	1	_
		ERI3	253	H'000003F4 to H'000003F7	-		2	
		RXI3	254	H'000003F8 to H'000003FB	-		3	
		TXI3	255	H'000003FC to H'000003FF	-		4	↓ Low

6.6 Operation

6.6.1 Interrupt Operation Sequence

The sequence of interrupt operations is described below. Figure 6.2 shows the operation flow.

- 1. The interrupt request sources send interrupt request signals to the interrupt controller.
- 2. The interrupt controller selects the highest-priority interrupt from the interrupt requests sent, following the priority levels set in interrupt priority registers 01, 02, and 05 to 18 (IPR01, IPR02, and IPR05 to IPR18). Lower priority interrupts are ignored*. If two of these interrupts have the same priority level or if multiple interrupts occur within a single IPR, the interrupt with the highest priority is selected, according to the default priority and IPR setting unit internal priority shown in table 6.4.
- 3. The priority level of the interrupt selected by the interrupt controller is compared with the interrupt level mask bits (I3 to I0) in the status register (SR) of the CPU. If the interrupt request priority level is equal to or less than the level set in bits I3 to I0, the interrupt request is ignored. If the interrupt request priority level is higher than the level in bits I3 to I0, the interrupt controller accepts the interrupt and sends an interrupt request signal to the CPU.
- 4. When the interrupt controller accepts an interrupt, a low level is output from the $\overline{\text{IRQOUT}}$ pin.
- 5. The CPU detects the interrupt request sent from the interrupt controller when the CPU decodes the instruction to be executed. Instead of executing the decoded instruction, the CPU starts interrupt exception handling (figure 6.4).
- 6. The interrupt exception service routine start address is fetched from the exception handling vector table corresponding to the accepted interrupt.
- 7. The status register (SR) is saved onto the stack, and the priority level of the accepted interrupt is copied to bits I3 to I0 in SR.
- 8. The program counter (PC) is saved onto the stack.
- 9. The CPU jumps to the fetched interrupt exception service routine start address and starts executing the program. The jump that occurs is not a delayed branch.
- 10. A high level is output from the \overline{IRQOUT} pin. However, if the interrupt controller accepts an interrupt with a higher priority than the interrupt just being accepted, the \overline{IRQOUT} pin holds low level.

Notes: The interrupt source flag should be cleared in the interrupt handler. After clearing the interrupt source flag, "time from occurrence of interrupt request until interrupt controller identifies priority, compares it with mask bits in SR, and sends interrupt request signal to CPU" shown in table 6.5 is required before the interrupt source sent to the CPU is actually cancelled. To ensure that an interrupt request that should have been cleared is not inadvertently accepted again, read the interrupt source flag after it has been cleared, and then execute an RTE instruction.

* Interrupt requests that are designated as edge-sensing are held pending until the interrupt requests are accepted. IRQ interrupts, however, can be cancelled by accessing the IRQ interrupt request register (IRQRR). For details, see section 6.4.4, IRQ Interrupts.

Interrupts held pending due to edge-sensing are cleared by a power-on reset.




Figure 6.2 Interrupt Operation Flow

6.6.2 Stack after Interrupt Exception Handling

Figure 6.3 shows the stack after interrupt exception handling.




Figure 6.3 Stack after Interrupt Exception Handling

6.7 Interrupt Response Time

Table 6.5 lists the interrupt response time, which is the time from the occurrence of an interrupt request until the interrupt exception handling starts and fetching of the first instruction in the exception service routine begins. The interrupt processing operations differ in the cases when banking is disabled, when banking is enabled without register bank overflow, and when banking is enabled with register bank overflow. Figures 6.4 and 6.5 show examples of pipeline operation when banking is enabled. Figures 6.6 and 6.7 show examples of pipeline operation when banking is enabled without register bank overflow. Figures 6.8 and 6.9 show examples of pipeline operation when banking is enabled with register bank overflow.

Table 6.5 Interrupt Response Time

					Number of S	tates			
Item			NMI	UBC	H-UDI	IRQ	Peripheral Module	Remarks	
Time from occurrence of interrupt request until interrupt controller identifies priority, compares it with mask bits in SR, and sends interrupt			2 lcyc + 2 Bcyc + 1 Pcyc	3 leye	2 lcyc + 1 Pcyc	2 lcyc + 3 Bcyc + 1 Pcyc	2 lcyc + 1 Bcyc + 2 Pcyc	Interrupts with the DTC activation sources	
mask bits in SR request signal to		nterrupt					2 lcyc + 1 Bcyc + 1 Bcyc	Interrupts without the DTC activation sources.	
Time from	No register	Min.	3 lcyc + m1	+ m2				Min. is when the interrupt	
input of interrupt request signal to CPU until sequence	banking	Max.	4 lcyc + 2(m	1 + m2) + m3				 wait time is zero. Max. is when a higher- priority interrupt request has occurred during interrupt exception handling. 	
currently being executed is	Register	Min.	_	_	3 lcyc + m1	+ m2		Min. is when the interrupt	
completed, interrupt exception handling starts, and first	banking without register bank overflow	Max.	_	_	12 lcyc + m	12 lcyc + m1 + m2		wait time is zero. Max. is when an interrupt request has occurred during execution of the RESBANK instruction.	
instruction in	Register	Min.	_	_	3 lcyc + m1	+ m2		Min. is when the interrupt	
exception service routine is fetched	banking with register bank overflow	n Max. — — 3 lcyc + m1 + m2 + 19(m4) ister isk				wait time is zero. Max. is when an interrupt request has occurred during execution of the RESBANK instruction.			

Num	ber	οf	Sta	tes

Item			NMI	UBC	H-UDI	IRQ	Peripheral Module	Remarks
Interrupt response time	No register banking	Min.	5 lcyc + 2 Bcyc + 1 Pcyc + m1 + m2	6 lcyc + m1 + m2	5 lcyc + 1 Pcyc + m1 + m2	5 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2	5 lcyc + 1 Bcyc + 1 Pcyc + m1 + m2	100-MHz operation* ¹ * ² : 0.080 to 0.150 μs
		Max.	6 lcyc + 2 Bcyc + 1 Pcyc + 2(m1 + m2) + m3	7 lcyc + 2(m1 + m2) + m3	6 lcyc + 1 Pcyc + 2(m1 + m2) + m3	6 lcyc + 3 Bcyc + 1 Pcyc + 2(m1 + m2) + m3	6 lcyc + 1 Bcyc + 1 Pcyc + 2(m1 + m2) + m3	100-MHz operation* ¹ * ² : 0.120 to 0.190 μs
	Register banking without register bank overflow	Min.	_	_	5 lcyc + 1 Pcyc + m1 + m2	5 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2	5 lcyc + 1 Bcyc + 1 Pcyc + m1 + m2	100-MHz operation* ¹ * ² : 0.080 to 0.150 μs
		Max.	_	_	14 lcyc + 1 Pcyc + m1 + m2	14 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2	14 lcyc + 1 Bcyc + 1 Pcyc + m1 + m2	100-MHz operation* ¹ * ² : 0.170 to 0.240 μs
	Register banking with register bank overflow	Min.	_	_	5 lcyc + 1 Pcyc + m1 + m2	5 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2	5 lcyc + 1 Bcyc + 1 Pcyc + m1 + m2	100-MHz operation* ¹ * ² : 0.080 to 0.150 μs
		Max.	_	_	5 lcyc + 1 Pcyc + m1 + m2 + 19(m4)	5 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2 + 19(m4)	5 lcyc + 1 Bcyc + 1 Pcyc + m1 + m2 + 19(m4)	100-MHz operation* ¹ * ² : 0.270 to 0.340 μs

Notes: m1 to m4 are the number of states needed for the following memory accesses.

m1: Vector address read (longword read)

m2: SR save (longword write)

m3: PC save (longword write)

m4: Banked registers (R0 to R14, GBR, MACH, MACL, and PR) are restored from the stack.

- 1. In the case that m1 = m2 = m3 = m4 = 1 lcyc.
- 2. In the case that $(I\phi, B\phi, P\phi) = (100 \text{ MHz}, 50 \text{ MHz}, 50 \text{ MHz})$.




Figure 6.4 Example of Pipeline Operation when IRQ Interrupt is Accepted (No Register Banking)




Figure 6.5 Example of Pipeline Operation for Multiple Interrupts (No Register Banking)




Figure 6.6 Example of Pipeline Operation when IRQ Interrupt is Accepted (Register Banking without Register Bank Overflow)

Page 153 of 1778




Figure 6.7 Example of Pipeline Operation when Interrupt is Accepted during RESBANK Instruction Execution (Register Banking without Register Bank Overflow)




Figure 6.8 Example of Pipeline Operation when IRQ Interrupt is Accepted (Register Banking with Register Bank Overflow)




Figure 6.9 Example of Pipeline Operation when Interrupt is Accepted during RESBANK Instruction Execution (Register Banking with Register Bank Overflow)

6.8 Register Banks

This LSI has fifteen register banks used to perform register saving and restoration required in the interrupt processing at high speed. Figure 6.10 shows the register bank configuration.




Figure 6.10 Overview of Register Bank Configuration

6.8.1 Banked Register and Input/Output of Banks

(1) Banked Register

The contents of the general registers (R0 to R14), global base register (GBR), multiply and accumulate registers (MACH and MACL), and procedure register (PR), and the vector table address offset are banked.

(2) Register Banks

This LSI has fifteen register banks, bank 0 to bank 14. Register banks are stacked in first-in lastout (FILO) sequence. Saving takes place in order, beginning from bank 0, and restoration takes place in the reverse order, beginning from the last bank saved to.

6.8.2 Bank Save and Restore Operations

(1) Saving to Bank

Figure 6.11 shows register bank save operations. The following operations are performed when an interrupt for which usage of register banks is allowed is accepted by the CPU:

- a. Assume that the bank number bit value in the bank number register (IBNR), BN, is "i" before the interrupt is generated.
- b. The contents of registers R0 to R14, GBR, MACH, MACL, and PR, and the interrupt vector table address offset (VTO) of the accepted interrupt are saved in the bank indicated by BN, bank i.
- c. The BN value is incremented by 1.




Figure 6.11 Bank Save Operations

Figure 6.12 shows the timing for saving to a register bank. Saving to a register bank takes place between the start of interrupt exception handling and the start of fetching the first instruction in the interrupt exception service routine.




Figure 6.12 Bank Save Timing

(2) Restoration from Bank

The RESBANK (restore from register bank) instruction is used to restore data saved in a register bank. After restoring data from the register banks with the RESBANK instruction at the end of the interrupt service routine, execute the RTE instruction to return from the exception handling.

6.8.3 Save and Restore Operations after Saving to All Banks

If an interrupt occurs and usage of the register banks is enabled for the interrupt accepted by the CPU in a state where saving has been performed to all register banks, automatic saving to the stack is performed instead of register bank saving if the BOVE bit in the bank number register (IBNR) is cleared to 0. If the BOVE bit in IBNR is set to 1, register bank overflow exception occurs and data is not saved to the stack.

Save and restore operations when using the stack are as follows:

(1) Saving to Stack

- 1. The status register (SR) and program counter (PC) are saved to the stack during interrupt exception handling.
- 2. The contents of the banked registers (R0 to R14, GBR, MACH, MACL, and PR) are saved to the stack. The registers are saved to the stack in the order of MACL, MACH, GBR, PR, R14, R13, ..., R1, and R0.
- 3. The register bank overflow bit (BO) in SR is set to 1.
- 4. The bank number bit (BN) value in the bank number register (IBNR) remains set to the maximum value of 15.

(2) Restoration from Stack

When the RESBANK (restore from register bank) instruction is executed with the register bank overflow bit (BO) in SR set to 1, the CPU operates as follows:

- 1. The contents of the banked registers (R0 to R14, GBR, MACH, MACL, and PR) are restored from the stack. The registers are restored from the stack in the order of R0, R1, ..., R13, R14, PR, GBR, MACH, and MACL.
- 2. The bank number bit (BN) value in the bank number register (IBNR) remains set to the maximum value of 15.

6.8.4 **Register Bank Exception**

There are two register bank exceptions (register bank errors): register bank overflow and register bank underflow.

(1) Register Bank Overflow

This exception occurs if, after data has been saved to all of the register banks, an interrupt for which register bank use is allowed is accepted by the CPU, and the BOVE bit in the bank number register (IBNR) is set to 1. In this case, the bank number bit (BN) value in the bank number register (IBNR) remains set to the bank count of 15 and saving is not performed to the register bank.

(2) Register Bank Underflow

This exception occurs if the RESBANK (restore from register bank) instruction is executed when no data has been saved to the register banks. In this case, the values of R0 to R14, GBR, MACH, MACL, and PR do not change. In addition, the bank number bit (BN) value in the bank number register (IBNR) remains set to 0.

6.8.5 **Register Bank Error Exception Handling**

When a register bank error occurs, register bank error exception handling starts. When this happens, the CPU operates as follows:

- 1. The exception service routine start address which corresponds to the register bank error that occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the last executed instruction for a register bank overflow, and the start address of the executed RESBANK instruction for a register bank underflow. To prevent multiple interrupts from occurring at a register bank overflow, the interrupt priority level that caused the register bank overflow is written to the interrupt mask level bits (I3 to I0) of the status register (SR).
- 4. Program execution starts from the exception service routine start address.

6.9 Data Transfer with Interrupt Request Signals

Interrupt request signals can be used to trigger the following data transfer.

- Only the DMAC is activated and no CPU interrupt occurs.
- Only the DTC is activated and a CPU interrupt may occur depending on the DTC setting.

Interrupt sources that are designated to activate the DMAC are masked without being input to the INTC. The mask condition is as follows:

```
Mask condition = DME • (DE0 • interrupt source select 0 + DE1 • interrupt source select 1 + DE2 • interrupt source select 2 + DE3 • interrupt source select 3 + DE4 • interrupt source select 4 + DE5 • interrupt source select 5 + DE6 • interrupt source select 7)
```

Here, DME is bit 0 in DMAOR of the DMAC, and DEn (n = 0 to 7) is bit 0 in CHCR0 to CHCR7 of the DMAC. For details, see section 10, Direct Memory Access Controller (DMAC).

The INTC masks a CPU interrupt when the corresponding DTCE bit is 1. The DTCE clearing condition and interrupt source flag clearing condition are as follows:

DTCE clearing condition = DTC transfer end • DTCECLR

Interrupt source flag clearing condition = DTC transfer end • DTCECLR + DMAC transfer end

However, DTCECLR = DISEL + counter value of 0

Figures 6.13 and 6.14 show block diagrams of interrupt control.




Figure 6.13 Interrupt Control Block Diagram




Figure 6.14 Block Diagram of Controlling an On-Chip Peripheral Module Interrupt

6.9.1 Handling Interrupt Request Signals as DTC Activating Sources and CPU Interrupt Sources but Not as DMAC Activating Sources

- 1. Do not select DMAC activating sources or clear the DME bit to 0. If, DMAC activating sources are selected, clear the DE bit to 0 for the relevant channel of the DMAC.
- 2. Set both the corresponding DTCE bit and DISEL bit to 1 in the DTC.
- 3. Activating sources are applied to the DTC when interrupts occur.
- 4. The DTC clears the DTCE bit to 0 and sends interrupt requests to the CPU when starting data transfer. The DTC does not clear the activating sources.
- 5. The CPU clears the interrupt sources in the interrupt exception handling routine, and then confirms the transfer counter value. If the transfer counter value is not 0, the DTCE bit is set to 1 and the next data transfer enabled. If the transfer counter value is 0, the CPU performs the necessary termination processing in the interrupt exception handling routine.

6.9.2 Handling Interrupt Request Signals as DMAC Activating Sources but Not as CPU Interrupt Sources

- 1. Select DMAC activating sources and set both the DE and DME bits to 1. This masks CPU interrupt sources regardless of the interrupt priority register and DTC register settings.
- 2. Activating sources are applied to the DMAC when interrupts occur.
- 3. The DMAC clears the activating sources when starting data transfer.

6.9.3 Handling Interrupt Request Signals as DTC Activating Sources but Not as CPU Interrupt Sources or DMAC Activating Sources

- 1. Do not select DMAC activating sources or clear the DME bit to 0. If, DMAC activating sources are selected, clear the DE bit to 0 for the relevant channel of the DMAC.
- 2. Set the corresponding DTCE bit to 1 and clear the DISEL bit to 0 in the DTC.
- 3. Activating sources are applied to the DTC when interrupts occur.
- 4. The DTC clears the activating sources when starting data transfer. Interrupt requests are not sent to the CPU because the DTCE bit remains set to 1.
- 5. However, when the transfer counter value is 0, the DTCE bit is cleared to 0 and interrupt requests are sent to the CPU. The activating source is not cleared here.
- 6. The CPU clears the interrupt source and performs the necessary termination processing in the interrupt exception handling routine.

6.9.4 Handling Interrupt Request Signals as CPU Interrupt Sources but Not as DTC **Activating Sources or DMAC Activating Sources**

- 1. Do not select DMAC activating sources or clear the DME bit to 0. If, DMAC activating sources are selected, clear the DE bit to 0 for the relevant channel of the DMAC.
- 2. Clear the corresponding DTCE bit to 0 in the DTC.
- 3. Interrupt requests are sent to the CPU when interrupts occur.
- 4. The CPU clears the interrupt sources and performs the necessary termination processing in the interrupt exception handling routine.

6.10 **Usage Notes**

6.10.1 **Timing to Clear an Interrupt Source**

The interrupt source flags should be cleared in the interrupt exception service routine. After clearing the interrupt source flag, "time from occurrence of interrupt request until interrupt controller identifies priority, compares it with mask bits in SR, and sends interrupt request signal to CPU" shown in table 6.5 is required before the interrupt source sent to the CPU is actually cancelled. To ensure that an interrupt request that should have been cleared is not inadvertently accepted again, read the interrupt source flag after it has been cleared, and then execute an RTE instruction.

6.10.2 In Case the NMI Pin is not in Use

When the NMI pin is not in use, fix the pin to the high level by connecting the pin to Vcc via a resistor.

6.10.3 Negate Timing of **IRQOUT**

When the interrupt controller accepts an interrupt request, a low-level signal is output from the $\overline{\text{IRQOUT}}$ pin, and after jumping to the start address of the interrupt exception service routine, a high-level signal is output from the $\overline{\text{IRQOUT}}$ pin.

However, in the case where an interrupt request is accepted by the interrupt controller and a low-level signal is output from the \overline{IRQOUT} pin, but the interrupt request is canceled before a jump is made to the start address of the interrupt exception service routine, a low-level signal will be output from the \overline{IRQOUT} pin until a jump is made to the start address of the interrupt exception service routine called by the next interrupt request.

6.10.4 Notes on Canceling Software Standby Mode with an IRQx Interrupt Request

When canceling software standby mode using an IRQx interrupt request, change the IRQ sense select setting of ICRx in a state in which no IRQx interrupt requests are generated and clear the IRQxF flag in IRQRRx to 0 by the automatic clearing function of the IRQx interrupt processing.

If the IRQxF flag in the IRQ interrupt request register x (IRQRRx) is 1, changing the setting of the IRQ sense select bits in the interrupt control register x (ICRx) or clearing the IRQxF flag in IRQRRx to 0 will clear the relevant IRQx interrupt request but will not clear the software standby cancellation request.

Section 7 User Break Controller (UBC)

The user break controller (UBC) provides functions that simplify program debugging. These functions make it easy to design an effective self-monitoring debugger, enabling the chip to debug programs without using an in-circuit emulator. Instruction fetch or data read/write (bus master (CPU, DMAC, or DTC) selection in the case of data read/write), data size, data contents, address value, and stop timing in the case of instruction fetch are break conditions that can be set in the UBC. Since this LSI uses a Harvard architecture, instruction fetch on the CPU bus (C bus) is performed by issuing bus cycles on the instruction fetch bus (F bus), and data access on the C bus is performed by issuing bus cycles on the memory access bus (M bus). The UBC monitors the C bus and internal bus (I bus).

7.1 Features

1. The following break comparison conditions can be set.

Number of break channels: four channels (channels 0 to 3)

User break can be requested as the independent condition on channels 0, 1, 2, and 3.

Address

Comparison of the 32-bit address is maskable in 1-bit units.

One of the three address buses (F address bus (FAB), M address bus (MAB), and I address bus (IAB)) can be selected.

- Bus master when I bus is selected
 - Selection of CPU cycles, DMAC cycles, or DTC cycles
- Bus cycle
 - Instruction fetch (only when C bus is selected) or data access
- Read/write
- Operand size

Byte, word, and longword

- 2. Exception handling routine for user-specified break conditions can be executed.
- 3. In an instruction fetch cycle, it can be selected whether PC breaks are set before or after an instruction is executed.
- 4. When a break condition is satisfied, a trigger signal is output from the UBCTRG pin.

Figure 7.1 shows a block diagram of the UBC.




Figure 7.1 Block Diagram of UBC

7.2 Input/Output Pin

Table 7.1 shows the pin configuration of the UBC.

Table 7.1 Pin Configuration

Pin Name	Symbol	I/O	Function
UBC trigger	UBCTRG	Output	Indicates that a setting condition is satisfied on either channel 0, 1, 2, or 3 of the UBC.

7.3 Register Descriptions

The UBC has the following registers.

Table 7.2 Register Configuration

Channel	Register Name	Abbrevia- tion	R/W	Initial Value	Address	Access Size
0	Break address register_0	BAR_0	R/W	H'00000000	H'FFFC0400	32
	Break address mask register_0	BAMR_0	R/W	H'00000000	H'FFFC0404	32
	Break bus cycle register_0	BBR_0	R/W	H'0000	H'FFFC04A0	16
1	Break address register_1	BAR_1	R/W	H'00000000	H'FFFC0410	32
	Break address mask register_1	BAMR_1	R/W	H'00000000	H'FFFC0414	32
	Break bus cycle register_1	BBR_1	R/W	H'0000	H'FFFC04B0	16
2	Break address register_2	BAR_2	R/W	H'00000000	H'FFFC0420	32
	Break address mask register_2	BAMR_2	R/W	H'00000000	H'FFFC0424	32
	Break bus cycle register_2	BBR_2	R/W	H'0000	H'FFFC04A4	16
3	Break address register_3	BAR_3	R/W	H'00000000	H'FFFC0430	32
	Break address mask register_3	BAMR_3	R/W	H'00000000	H'FFFC0434	32
	Break bus cycle register_3	BBR_3	R/W	H'0000	H'FFFC04B4	16
Common	Break control register	BRCR	R/W	H'00000000	H'FFFC04C0	32

7.3.1 Break Address Register_0 (BAR_0)

BAR_0 is a 32-bit readable/writable register. BAR_0 specifies the address used as a break condition in channel 0. The control bits CD0_1 and CD0_0 in the break bus cycle register_0 (BBR_0) select one of the three address buses for a break condition of channel 0. BAR_0 is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BA0_31	BA0_30	BA0_29	BA0_28	BA0_27	BA0_26	BA0_25	BA0_24	BA0_23	BA0_22	BA0_21	BA0_20	BA0_19	BA0_18	BA0_17	BA0_16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BA0_15	BA0_14	BA0_13	BA0_12	BA0_11	BA0_10	BA0_9	BA0_8	BA0_7	BA0_6	BA0_5	BA0_4	BA0_3	BA0_2	BA0_1	BA0_0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BA0_31 to	All 0	R/W	Break Address 0
	BA0_0			Store an address on the CPU address bus (FAB or MAB) or IAB specifying break conditions of channel 0.
				When the C bus and instruction fetch cycle are selected by BBR_0, specify an FAB address in bits BA0_31 to BA0_0.
				When the C bus and data access cycle are selected by BBR_0, specify an MAB address in bits BA0_31 to BA0_0.

Note: When setting the instruction fetch cycle as a break condition, clear the LSB in BAR_0 to 0.

7.3.2 Break Address Mask Register_0 (BAMR_0)

BAMR_0 is a 32-bit readable/writable register. BAMR_0 specifies bits masked in the break address bits specified by BAR_0. BAMR_0 is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BAM0_31	BAM0_30	BAM0_29	BAM0_28	BAM0_27	BAM0_26	BAM0_25	BAM0_24	BAM0_23	BAM0_22	BAM0_21	BAM0_20	BAM0_19	BAM0_18	BAM0_17	BAM0_16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BAM0_15	BAM0_14	BAM0_13	BAM0_12	BAM0_11	BAM0_10	BAM0_9	BAM0_8	BAM0_7	BAM0_6	BAM0_5	BAM0_4	BAM0_3	BAM0_2	BAM0_1	BAM0_0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	BAM0_31 to	All 0	R/W	Break Address Mask 0
	BAM0_0			Specify bits masked in the channel-0 break address bits specified by BAR_0 (BA0_31 to BA0_0).
				Break address bit BA0_n is included in the break condition
				 Break address bit BA0_n is masked and not included in the break condition

Note: n = 31 to 0

7.3.3 Break Bus Cycle Register_0 (BBR_0)

BBR_0 is a 16-bit readable/writable register, which specifies (1) disabling or enabling of user break interrupts, (2) including or excluding of the data bus value, (3) bus master of the I bus, (4) C bus cycle or I bus cycle, (5) instruction fetch or data access, (6) read or write, and (7) operand size as the break conditions of channel 0. BBR_0 is initialized to H'0000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	UBID0	-	-		CP0[2:0]		CDC	[1:0]	ID0[1:0]		RW	RW0[1:0]		[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13	UBID0	0	R/W	User Break Interrupt Disable 0
				Disables or enables user break interrupt requests when a channel-0 break condition is satisfied.
				0: User break interrupt requests enabled
				1: User break interrupt requests disabled
12, 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10 to 8	CP0[2:0]	000	R/W	I-Bus Bus Master Select 0
				Select the bus master when the bus cycle of the channel-0 break condition is the I bus cycle. However, when the C bus cycle is selected, this bit is invalidated (only the CPU cycle).
				xx1: CPU cycle is included in break conditions
				x1x: DMAC cycle is included in break conditions
				1xx: DTC cycle is included in break conditions

Bit	Bit Name	Initial Value	R/W	Description
7, 6	CD0[1:0]	00	R/W	C Bus Cycle/I Bus Cycle Select 0
				Select the C bus cycle or I bus cycle as the bus cycle of the channel-0 break condition.
				00: Condition comparison is not performed
				01: Break condition is the C bus (F bus or M bus) cycle
				10: Break condition is the I bus cycle
				11: Break condition is the C bus (F bus or M bus) cycle
5, 4	ID0[1:0]	00	R/W	Instruction Fetch/Data Access Select 0
				Select the instruction fetch cycle or data access cycle as the bus cycle of the channel-0 break condition. If the instruction fetch cycle is selected, select the C bus cycle.
				00: Condition comparison is not performed
				01: Break condition is the instruction fetch cycle
				10: Break condition is the data access cycle
				 Break condition is the instruction fetch cycle or data access cycle
3, 2	RW0[1:0]	00	R/W	Read/Write Select 0
				Select the read cycle or write cycle as the bus cycle of the channel-0 break condition.
				00: Condition comparison is not performed
				01: Break condition is the read cycle
				10: Break condition is the write cycle
				11: Break condition is the read cycle or write cycle
1, 0	SZ0[1:0]	00	R/W	Operand Size Select 0
				Select the operand size of the bus cycle for the channel-0 break condition.
				00: Break condition does not include operand size
				01: Break condition is byte access
				10: Break condition is word access
				11: Break condition is longword access

[Legend]

x: Don't care

7.3.4 Break Address Register_1 (BAR_1)

BAR_1 is a 32-bit readable/writable register. BAR_1 specifies the address used as a break condition in channel 1. The control bits CD1_1 and CD1_0 in the break bus cycle register_1 (BBR_1) select one of the three address buses for a break condition of channel 1. BAR_1 is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BA1_31	BA1_30	BA1_29	BA1_28	BA1_27	BA1_26	BA1_25	BA1_24	BA1_23	BA1_22	BA1_21	BA1_20	BA1_19	BA1_18	BA1_17	BA1_16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BA1_15	BA1_14	BA1_13	BA1_12	BA1_11	BA1_10	BA1_9	BA1_8	BA1_7	BA1_6	BA1_5	BA1_4	BA1_3	BA1_2	BA1_1	BA1_0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BA1_31 to	All 0	R/W	Break Address 1
	BA1_0			Store an address on the CPU address bus (FAB or MAB) or IAB specifying break conditions of channel 1.
				When the C bus and instruction fetch cycle are selected by BBR_1, specify an FAB address in bits BA1_31 to BA1_0.
				When the C bus and data access cycle are selected by BBR_1, specify an MAB address in bits BA1_31 to BA1_0.

Note: When setting the instruction fetch cycle as a break condition, clear the LSB in BAR_1 to 0.

7.3.5 Break Address Mask Register_1 (BAMR_1)

BAMR_1 is a 32-bit readable/writable register. BAMR_1 specifies bits masked in the break address bits specified by BAR_1. BAMR_1 is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BAM1_31	BAM1_30	BAM1_29	BAM1_28	BAM1_27	BAM1_26	BAM1_25	BAM1_24	BAM1_23	BAM1_22	BAM1_21	BAM1_20	BAM1_19	BAM1_18	BAM1_17	BAM1_16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BAM1_15	BAM1_14	BAM1_13	BAM1_12	BAM1_11	BAM1_10	BAM1_9	BAM1_8	BAM1_7	BAM1_6	BAM1_5	BAM1_4	BAM1_3	BAM1_2	BAM1_1	BAM1_0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	BAM1_31 to	All 0	R/W	Break Address Mask 1
	BAM1_0			Specify bits masked in the channel-1 break address bits specified by BAR_1 (BA1_31 to BA1_0).
				Break address bit BA1_n is included in the break condition
				 Break address bit BA1_n is masked and not included in the break condition

Note: n = 31 to 0

7.3.6 Break Bus Cycle Register_1 (BBR_1)

BBR_1 is a 16-bit readable/writable register, which specifies (1) disabling or enabling of user break interrupts, (2) including or excluding of the data bus value, (3) bus master of the I bus, (4) C bus cycle or I bus cycle, (5) instruction fetch or data access, (6) read or write, and (7) operand size as the break conditions of channel 1. BBR_1 is initialized to H'0000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	UBID1	-	-	CP1[2:0]			CD1[1:0]		ID1[1:0]		RW1[1:0]		SZ1[1:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13	UBID1	0	R/W	User Break Interrupt Disable 1
				Disables or enables user break interrupt requests when a channel-1 break condition is satisfied.
				0: User break interrupt requests enabled
				1: User break interrupt requests disabled
12, 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10 to 8	CP1[2:0]	000	R/W	I-Bus Bus Master Select 1
				Select the bus master when the bus cycle of the channel-1 break condition is the I bus cycle. However, when the C bus cycle is selected, this bit is invalidated (only the CPU cycle).
				xx1: CPU cycle is included in break conditions
				x1x: DMAC cycle is included in break conditions
				1xx: DTC cycle is included in break conditions

Bit	Bit Name	Initial Value	R/W	Description
7, 6	CD1[1:0]	00	R/W	C Bus Cycle/I Bus Cycle Select 1
7, 0	051[1.0]	00	10,00	Select the C bus cycle or I bus cycle as the bus cycle of the channel-1 break condition.
				00: Condition comparison is not performed
				01: Break condition is the C bus (F bus or M bus) cycle
				10: Break condition is the I bus cycle
				11: Break condition is the C bus (F bus or M bus) cycle
5, 4	ID1[1:0]	00	R/W	Instruction Fetch/Data Access Select 1
				Select the instruction fetch cycle or data access cycle as the bus cycle of the channel-1 break condition. If the instruction fetch cycle is selected, select the C bus cycle.
				00: Condition comparison is not performed
				01: Break condition is the instruction fetch cycle
				10: Break condition is the data access cycle
				 Break condition is the instruction fetch cycle or data access cycle
3, 2	RW1[1:0]	00	R/W	Read/Write Select 1
				Select the read cycle or write cycle as the bus cycle of the channel-1 break condition.
				00: Condition comparison is not performed
				01: Break condition is the read cycle
				10: Break condition is the write cycle
				11: Break condition is the read cycle or write cycle
1, 0	SZ1[1:0]	00	R/W	Operand Size Select 1
				Select the operand size of the bus cycle for the channel-1 break condition.
				00: Break condition does not include operand size
				01: Break condition is byte access
				10: Break condition is word access
				11: Break condition is longword access

[Legend]

x: Don't care

Break Address Register_2 (BAR_2) 7.3.7

BAR_2 is a 32-bit readable/writable register. BAR_2 specifies the address used as a break condition in channel 2. The control bits CD2 1 and CD2 0 in the break bus cycle register 2 (BBR_2) select one of the three address buses for a break condition of channel 2. BAR_2 is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BA2_31	BA2_30	BA2_29	BA2_28	BA2_27	BA2_26	BA2_25	BA2_24	BA2_23	BA2_22	BA2_21	BA2_20	BA2_19	BA2_18	BA2_17	BA2_16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BA2_15	BA2_14	BA2_13	BA2_12	BA2_11	BA2_10	BA2_9	BA2_8	BA2_7	BA2_6	BA2_5	BA2_4	BA2_3	BA2_2	BA2_1	BA2_0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BA2_31 to	All 0	R/W	Break Address 2
	BA2_0			Store an address on the CPU address bus (FAB or MAB) or IAB specifying break conditions of channel 2.
				When the C bus and instruction fetch cycle are selected by BBR_2, specify an FAB address in bits BA2_31 to BA2_0.
				When the C bus and data access cycle are selected by BBR_2, specify an MAB address in bits BA2_31 to BA0_2.

Note: When setting the instruction fetch cycle as a break condition, clear the LSB in BAR_2 to 0.

7.3.8 Break Address Mask Register_2 (BAMR_2)

BAMR_2 is a 32-bit readable/writable register. BAMR_2 specifies bits masked in the break address bits specified by BAR_2. BAMR_2 is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BAM2_31	BAM2_30	BAM2_29	BAM2_28	BAM2_27	BAM2_26	BAM2_25	BAM2_24	BAM2_23	BAM2_22	BAM2_21	BAM2_20	BAM2_19	BAM2_18	BAM2_17	BAM2_16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BAM2_15	BAM2_14	BAM2_13	BAM2_12	BAM2_11	BAM2_10	BAM2_9	BAM2_8	BAM2_7	BAM2_6	BAM2_5	BAM2_4	BAM2_3	BAM2_2	BAM2_1	BAM2_0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	BAM2_31 to	All 0	R/W	Break Address Mask 2
	BAM2_0			Specify bits masked in the channel-2 break address bits specified by BAR_2 (BA2_31 to BA2_0).
				Break address bit BA2_n is included in the break condition
				Break address bit BA2_n is masked and not included in the break condition

Note: n = 31 to 0

Page 178 of 1778

7.3.9 Break Bus Cycle Register_2 (BBR_2)

BBR_2 is a 16-bit readable/writable register, which specifies (1) disabling or enabling of user break interrupts, (2) including or excluding of the data bus value, (3) bus master of the I bus, (4) C bus cycle or I bus cycle, (5) instruction fetch or data access, (6) read or write, and (7) operand size as the break conditions of channel 2. BBR_2 is initialized to H'0000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	UBID2	-	-	CP2[2:0]			CD2[1:0]		ID2[1:0]		RW2[1:0]		SZ2[1:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13	UBID2	0	R/W	User Break Interrupt Disable 2
				Disables or enables user break interrupt requests when a channel-2 break condition is satisfied.
				0: User break interrupt requests enabled
				1: User break interrupt requests disabled
12, 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10 to 8	CP2[2:0]	000	R/W	I-Bus Bus Master Select 2
				Select the bus master when the bus cycle of the channel-2 break condition is the I bus cycle. However, when the C bus cycle is selected, this bit is invalidated (only the CPU cycle).
				xx1: CPU cycle is included in break conditions
				x1x: DMAC cycle is included in break conditions
				1xx: DTC cycle is included in break conditions

Bit	Bit Name	Initial Value	R/W	Description
7, 6	CD2[1:0]	00	R/W	C Bus Cycle/I Bus Cycle Select 2
				Select the C bus cycle or I bus cycle as the bus cycle of the channel-2 break condition.
				00: Condition comparison is not performed
				01: Break condition is the C bus (F bus or M bus) cycle
				10: Break condition is the I bus cycle
				11: Break condition is the C bus (F bus or M bus) cycle
5, 4	ID2[1:0]	00	R/W	Instruction Fetch/Data Access Select 2
				Select the instruction fetch cycle or data access cycle as the bus cycle of the channel-2 break condition. If the instruction fetch cycle is selected, select the C bus cycle.
				00: Condition comparison is not performed
				01: Break condition is the instruction fetch cycle
				10: Break condition is the data access cycle
				 Break condition is the instruction fetch cycle or data access cycle
3, 2	RW2[1:0]	00	R/W	Read/Write Select 2
				Select the read cycle or write cycle as the bus cycle of the channel-2 break condition.
				00: Condition comparison is not performed
				01: Break condition is the read cycle
				10: Break condition is the write cycle
				11: Break condition is the read cycle or write cycle
1, 0	SZ2[1:0]	00	R/W	Operand Size Select 2
				Select the operand size of the bus cycle for the channel-2 break condition.
				00: Break condition does not include operand size
				01: Break condition is byte access
				10: Break condition is word access
				11: Break condition is longword access

[Legend]

x: Don't care

7.3.10 Break Address Register_3 (BAR_3)

BAR_3 is a 32-bit readable/writable register. BAR_3 specifies the address used as a break condition in channel 3. The control bits CD3_1 and CD3_0 in the break bus cycle register_3 (BBR_3) select one of the three address buses for a break condition of channel 3. BAR_3 is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BA3_31	BA3_30	BA3_29	BA3_28	BA3_27	BA3_26	BA3_25	BA3_24	BA3_23	BA3_22	BA3_21	BA3_20	BA3_19	BA3_18	BA3_17	BA3_16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BA3_15	BA3_14	BA3_13	BA3_12	BA3_11	BA3_10	BA3_9	BA3_8	BA3_7	BA3_6	BA3_5	BA3_4	BA3_3	BA3_2	BA3_1	BA3_0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R/W															

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BA3_31 to	All 0	R/W	Break Address 3
	BA3_0	Store an address on the CPU address bus (FAB or MAB) or IAB specifying break conditions of channel 3.		
				When the C bus and instruction fetch cycle are selected by BBR_3, specify an FAB address in bits BA3_31 to BA3_0.
				When the C bus and data access cycle are selected by BBR_3, specify an MAB address in bits BA3_31 to BA3_0.

Note: When setting the instruction fetch cycle as a break condition, clear the LSB in BAR_3 to 0.

7.3.11 Break Address Mask Register_3 (BAMR_3)

BAMR_3 is a 32-bit readable/writable register. BAMR_3 specifies bits masked in the break address bits specified by BAR_3. BAMR_3 is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BAM3_31	BAM3_30	BAM3_29	BAM3_28	BAM3_27	BAM3_26	BAM3_25	BAM3_24	BAM3_23	BAM3_22	BAM3_21	BAM3_20	BAM3_19	BAM3_18	BAM3_17	BAM3_16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BAM3_15	BAM3_14	BAM3_13	BAM3_12	BAM3_11	BAM3_10	BAM3_9	BAM3_8	BAM3_7	BAM3_6	BAM3_5	BAM3_4	BAM3_3	BAM3_2	BAM3_1	BAM3_0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	BAM3_31 to	All 0	R/W	Break Address Mask 3
	BAM3_0			Specify bits masked in the channel-3 break address bits specified by BAR_3 (BA3_31 to BA3_0).
				Break address bit BA3_n is included in the break condition
				Break address bit BA3_n is masked and not included in the break condition

Note: n = 31 to 0

7.3.12 Break Bus Cycle Register_3 (BBR_3)

BBR_3 is a 16-bit readable/writable register, which specifies (1) disabling or enabling of user break interrupts, (2) including or excluding of the data bus value, (3) bus master of the I bus, (4) C bus cycle or I bus cycle, (5) instruction fetch or data access, (6) read or write, and (7) operand size as the break conditions of channel 3. BBR_3 is initialized to H'0000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	UBID3	-	-		CP3[2:0]		CD3	3[1:0]	ID3	[1:0]	RW	3[1:0]	SZ3	[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R/W	R	R	R/M	R/W	R/W	R/W	R/M	R/M	R/M	R/M	R/M	R/M	R/M

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13	UBID3	0	R/W	User Break Interrupt Disable 3
				Disables or enables user break interrupt requests when a channel-3 break condition is satisfied.
				0: User break interrupt requests enabled
				1: User break interrupt requests disabled
12, 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10 to 8	CP3[2:0]	000	R/W	I-Bus Bus Master Select 3
				Select the bus master when the bus cycle of the channel-3 break condition is the I bus cycle. However, when the C bus cycle is selected, this bit is invalidated (only the CPU cycle).
				xx1: CPU cycle is included in break conditions
				x1x: DMAC cycle is included in break conditions
				1xx: DTC cycle is included in break conditions

Bit	Bit Name	Initial Value	R/W	Description
7, 6	CD3[1:0]	00	R/W	C Bus Cycle/I Bus Cycle Select 3
				Select the C bus cycle or I bus cycle as the bus cycle of the channel-3 break condition.
				00: Condition comparison is not performed
				01: Break condition is the C bus (F bus or M bus) cycle
				10: Break condition is the I bus cycle
				11: Break condition is the C bus (F bus or M bus) cycle
5, 4	ID3[1:0]	00	R/W	Instruction Fetch/Data Access Select 3
				Select the instruction fetch cycle or data access cycle as the bus cycle of the channel-3 break condition. If the instruction fetch cycle is selected, select the C bus cycle.
				00: Condition comparison is not performed
				01: Break condition is the instruction fetch cycle
				10: Break condition is the data access cycle
				 Break condition is the instruction fetch cycle or data access cycle
3, 2	RW3[1:0]	00	R/W	Read/Write Select 3
				Select the read cycle or write cycle as the bus cycle of the channel-3 break condition.
				00: Condition comparison is not performed
				01: Break condition is the read cycle
				10: Break condition is the write cycle
				11: Break condition is the read cycle or write cycle
1, 0	SZ3[1:0]	00	R/W	Operand Size Select 3
				Select the operand size of the bus cycle for the channel-3 break condition.
				00: Break condition does not include operand size
				01: Break condition is byte access
				10: Break condition is word access
				11: Break condition is longword access

[Legend]

x: Don't care

7.3.13 Break Control Register (BRCR)

BRCR sets the following conditions:

- 1. Specifies whether user breaks are set before or after instruction execution.
- 2. Specifies the pulse width of the \overline{UBCTRG} output when a break condition is satisfied.

BRCR is a 32-bit readable/writable register that has break condition match flags and bits for setting other break conditions. For the condition match flags of bits 15 to 12, writing 1 is invalid (previous values are retained) and writing 0 is only possible. To clear the flag, write 0 to the flag bit to be cleared and 1 to all other flag bits. BRCR is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	CKS	[1:0]
Initial value: R/W:	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R/W	0 R/W							
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SCMFC 0	SCMFC 1	SCMFC 2	SCMFC 3	SCMFD 0	SCMFD 1	SCMFD 2	SCMFD 3	РСВ3	PCB2	PCB1	PCB0	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R	R	R	R							

Bit	Bit Name	Initial Value	R/W	Description
31 to 18	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
17, 16	CKS[1:0]	00	R/W	Clock Select
				These bits specify the pulse width output to the UBCTRG pin when a break condition is satisfied.
				00: Pulse width of UBCTRG is one bus clock cycle
				01: Pulse width of UBCTRG is two bus clock cycles
				10: Pulse width of UBCTRG is four bus clock cycles
				11: Pulse width of \overline{UBCTRG} is eight bus clock cycles

Bit	Bit Name	Initial Value	R/W	Description
15	SCMFC0	0	R/W	C Bus Cycle Condition Match Flag 0
				When the C bus cycle condition in the break conditions set for channel 0 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				0: The C bus cycle condition for channel 0 does not match
				1: The C bus cycle condition for channel 0 matches
14	SCMFC1	0	R/W	C Bus Cycle Condition Match Flag 1
				When the C bus cycle condition in the break conditions set for channel 1 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				0: The C bus cycle condition for channel 1 does not match
				1: The C bus cycle condition for channel 1 matches
13	SCMFC2	0	R/W	C Bus Cycle Condition Match Flag 2
				When the C bus cycle condition in the break conditions set for channel 2 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				0: The C bus cycle condition for channel 2 does not match
				1: The C bus cycle condition for channel 2 matches
12	SCMFC3	0	R/W	C Bus Cycle Condition Match Flag 3
				When the C bus cycle condition in the break conditions set for channel 3 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				0: The C bus cycle condition for channel 3 does not match
				1: The C bus cycle condition for channel 3 matches
11	SCMFD0	0	R/W	I Bus Cycle Condition Match Flag 0
				When the I bus cycle condition in the break conditions set for channel 0 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				0: The I bus cycle condition for channel 0 does not match
				1: The I bus cycle condition for channel 0 matches

Bit	Bit Name	Initial Value	R/W	Description
10	SCMFD1	0	R/W	I Bus Cycle Condition Match Flag 1
				When the I bus cycle condition in the break conditions set for channel 1 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				0: The I bus cycle condition for channel 1 does not match
				1: The I bus cycle condition for channel 1 matches
9	SCMFD2	0	R/W	I Bus Cycle Condition Match Flag 2
				When the I bus cycle condition in the break conditions set for channel 2 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				0: The I bus cycle condition for channel 2 does not match
				1: The I bus cycle condition for channel 2 matches
8	SCMFD3	0	R/W	I Bus Cycle Condition Match Flag 3
				When the I bus cycle condition in the break conditions set for channel 3 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				0: The I bus cycle condition for channel 3 does not match
				1: The I bus cycle condition for channel 3 matches
7	PCB3	0	R/W	PC Break Select 3
				Selects the break timing of the instruction fetch cycle for channel 3 as before or after instruction execution.
				PC break of channel 3 is generated before instruction execution
				1: PC break of channel 3 is generated after instruction execution
6	PCB2	0	R/W	PC Break Select 2
				Selects the break timing of the instruction fetch cycle for channel 2 as before or after instruction execution.
				PC break of channel 2 is generated before instruction execution
				1: PC break of channel 2 is generated after instruction execution

Bit	Bit Name	Initial Value	R/W	Description
5	PCB1	0	R/W	PC Break Select 1
				Selects the break timing of the instruction fetch cycle for channel 1 as before or after instruction execution.
				PC break of channel 1 is generated before instruction execution
				1: PC break of channel 1 is generated after instruction execution
4	PCB0	0	R/W	PC Break Select 0
				Selects the break timing of the instruction fetch cycle for channel 0 as before or after instruction execution.
				PC break of channel 0 is generated before instruction execution
				1: PC break of channel 0 is generated after instruction execution
3 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

7.4 Operation

7.4.1 Flow of the User Break Operation

The flow from setting of break conditions to user break interrupt exception handling is described below:

- 1. The break address is set in a break address register (BAR). The masked address bits are set in a break address mask register (BAMR). The bus break conditions are set in the break bus cycle register (BBR). Three control bit groups of BBR (C bus cycle/I bus cycle select, instruction fetch/data access select, and read/write select) are each set. No user break will be generated if even one of these groups is set to 00. The relevant break control conditions are set in the bits of the break control register (BRCR). Make sure to set all registers related to breaks before setting BBR, and branch after reading from the last written register. The newly written register values become valid from the instruction at the branch destination.
- 2. In the case where the break conditions are satisfied, the UBC sends a user break interrupt request to the CPU, sets the C bus condition match flag (SCMFC) or I bus condition match flag (SCMFD) for the appropriate channel, and outputs a pulse to the UBCTRG pin with the width set by the CKS1 and CKS0 bits. Setting the UBID bit in BBR to 1 enables external monitoring of the trigger output without requesting user break interrupts.
- 3. On receiving a user break interrupt request signal, the INTC determines its priority. Since the user break interrupt has a priority level of 15, it is accepted when the priority level set in the interrupt mask level bits (I3 to I0) of the status register (SR) is 14 or lower. If the I3 to I0 bits are set to a priority level of 15, the user break interrupt is not accepted, but the conditions are checked, and condition match flags are set if the conditions match. For details on ascertaining the priority, see section 6, Interrupt Controller (INTC).
- 4. Condition match flags (SCMFC and SCMFD) can be used to check which condition has been satisfied. They are set when the conditions match, but are not reset. To use these flags again, write 0 to the corresponding bit of the flags.
- 5. It is possible that the breaks set in channels 0 to 3 occur around the same time. In this case, there will be only one user break request to the CPU, but these four break channel match flags may be set at the same time.

- 6. When selecting the I bus as the break condition, note as follows:
 - Several bus masters, including the CPU and DMAC, are connected to the I bus. The UBC
 monitors bus cycles generated by the bus master specified by BBR, and determines the
 condition match.
 - I bus cycles (including read fill cycles) resulting from instruction fetches on the C bus by the CPU are defined as instruction fetch cycles on the I bus, while other bus cycles are defined as data access cycles.
 - The DTC and DMAC only issue data access cycles for I bus cycles.
 - If a break condition is specified for the I bus, even when the condition matches in an I bus cycle resulting from an instruction executed by the CPU, at which instruction the user break is to be accepted cannot be clearly defined.

7.4.2 Break on Instruction Fetch Cycle

- 1. When C bus/instruction fetch/read/word or longword is set in the break bus cycle register (BBR), the break condition is the FAB bus instruction fetch cycle. Whether PC breaks are set before or after the execution of the instruction can then be selected with the PCB0 or PCB1 bit of the break control register (BRCR) for the appropriate channel. If an instruction fetch cycle is set as a break condition, clear LSB in the break address register (BAR) to 0. A break cannot be generated as long as this bit is set to 1.
- 2. A break for instruction fetch which is set as a break before instruction execution occurs when it is confirmed that the instruction has been fetched and will be executed. This means a break does not occur for instructions fetched by overrun (instructions fetched at a branch or during an interrupt transition, but not to be executed). When this kind of break is set for the delay slot of a delayed branch instruction, the break is not generated until the execution of the first instruction at the branch destination.

Note: If a branch does not occur at a delayed branch instruction, the subsequent instruction is not recognized as a delay slot.

- 3. When setting a break condition for break after instruction execution, the instruction set with the break condition is executed and then the break is generated prior to execution of the next instruction. As with pre-execution breaks, a break does not occur with overrun fetch instructions. When this kind of break is set for a delayed branch instruction and its delay slot, the break is not generated until the first instruction at the branch destination.
- 4. When an instruction fetch cycle is set, the break data register (BDR) is ignored. Therefore, break data cannot be set for the break of the instruction fetch cycle.
- 5. If the I bus is set for a break of an instruction fetch cycle, the setting is invalidated.

7.4.3 Break on Data Access Cycle

- 1. If the C bus is specified as a break condition for data access break, condition comparison is performed for the virtual address accessed by the executed instructions, and a break occurs if the condition is satisfied. If the I bus is specified as a break condition, condition comparison is performed for the physical address of the data access cycles that are issued by the bus master specified by the bits to select the bus master of the I bus, and a break occurs if the condition is satisfied. For details on the CPU bus cycles issued on the I bus, see 6 in section 7.4.1, Flow of the User Break Operation.
- 2. The relationship between the data access cycle address and the comparison condition for each operand size is listed in table 7.3.

Table 7.3 Data Access Cycle Addresses and Operand Size Comparison Conditions

Access Size	Address Compared
Longword	Compares break address register bits 31 to 2 to address bus bits 31 to 2
Word	Compares break address register bits 31 to 1 to address bus bits 31 to 1
Byte	Compares break address register bits 31 to 0 to address bus bits 31 to 0

This means that when address H'00001003 is set in the break address register (BAR), for example, the bus cycle in which the break condition is satisfied is as follows (where other conditions are met).

Longword access at H'00001000

Word access at H'00001002

Byte access at H'00001003

3. If the data access cycle is selected, the instruction at which the break will occur cannot be determined.

7.4.4 Value of Saved Program Counter

When a break occurs, the address of the instruction from where execution is to be resumed is saved to the stack, and the exception handling state is entered. If the C bus (FAB)/instruction fetch cycle is specified as a break condition, the instruction at which the break should occur can be uniquely determined. If the C bus/data access cycle or I bus/data access cycle is specified as a break condition, the instruction at which the break should occur cannot be uniquely determined.

- 1. When C bus (FAB)/instruction fetch (before instruction execution) is specified as a break condition:
 - The address of the instruction that matched the break condition is saved to the stack. The instruction that matched the condition is not executed, and the break occurs before it. However when a delay slot instruction matches the condition, the instruction is executed, and the branch destination address is saved to the stack.
- When C bus (FAB)/instruction fetch (after instruction execution) is specified as a break condition:
 - The address of the instruction following the instruction that matched the break condition is saved to the stack. The instruction that matches the condition is executed, and the break occurs before the next instruction is executed. However when a delayed branch instruction or delay slot matches the condition, the instruction is executed, and the branch destination address is saved to the stack.
- When C bus/data access cycle or I bus/data access cycle is specified as a break condition:
 The address after executing several instructions of the instruction that matched the break condition is saved to the stack.

7.4.5 Usage Examples

(1) Break Condition Specified for C Bus Instruction Fetch Cycle

(Example 1-1)

• Register specifications

BAR 0 = H'00000404, BAMR 0 = H'00000000, BBR 0 = H'0054, BAR 1 = H'00008010,

BAMR 1 = H'00000006, BBR 1 = H'0054, BRCR = H'00000020

<Channel 0>

Address: H'00000404, Address mask: H'00000000

Bus cycle: C bus/instruction fetch (after instruction execution)/read (operand size is not

included in the condition)

<Channel 1>

Address: H'00008010, Address mask: H'00000006

Bus cycle: C bus/instruction fetch (before instruction execution)/read (operand size is not

included in the condition)

A user break occurs after an instruction of address H'00000404 is executed or before instructions of addresses H'00008010 to H'00008016 are executed.

(Example 1-2)

· Register specifications

BAR 0 = H'00027128, BAMR 0 = H'00000000, BBR 0 = H'005A, BAR 1 = H'00031415,

BAMR 1 = H'000000000, BBR 1 = H'0054, BRCR = H'000000000

<Channel 0>

Address: H'00027128, Address mask: H'00000000

Bus cycle: C bus/instruction fetch (before instruction execution)/write/word

<Channel 1>

Address: H'00031415, Address mask: H'00000000

Bus cycle: C bus/instruction fetch (before instruction execution)/read (operand size is not

included in the condition)

On channel 0, a user break does not occur since instruction fetch is not a write cycle. On channel 1, a user break does not occur since instruction fetch is performed for an even address.

(Example 1-3)

• Register specifications

BBR_0 = H'0054, BAR_0 = H'00008404, BAMR_0 = H'00000FFF, BBR_1 = H'0054, BAR_1 = H'00008010, BAMR_1 = H'00000006, BRCR = H'00000020

<Channel 0>

Address: H'00008404, Address mask: H'00000FFF

Bus cycle: C bus/instruction fetch (after instruction execution)/read (operand size is not

included in the condition)

<Channel 1>

Address: H'00008010, Address mask: H'00000006

Bus cycle: C bus/instruction fetch (before instruction execution)/read (operand size is not

included in the condition)

A user break occurs after an instruction with addresses H'00008000 to H'00008FFE is executed or before an instruction with addresses H'00008010 to H'00008016 are executed.

(2) Break Condition Specified for C Bus Data Access Cycle

(Example 2-1)

• Register specifications

BBR_0 = H'0064, BAR_0 = H'00123456, BAMR_0 = H'00000000, BBR_1 = H'006A, BAR_1 = H'000ABCDE, BAMR_1 = H'000000FF, BRCR = H'00000000 <Channel 0>

Address: H'00123456, Address mask: H'00000000

Bus cycle: C bus/data access/read (operand size is not included in the condition)

<Channel 1>

Address: H'000ABCDE, Address mask: H'000000FF

Bus cycle: C bus/data access/write/word

On channel 0, a user break occurs with longword read from address H'00123456, word read from address H'00123456, or byte read from address H'00123456. On channel 1, a user break occurs when word is written in addresses H'000ABC00 to H'000ABCFE.

(3) Break Condition Specified for I Bus Data Access Cycle

(Example 3-1)

Register specifications

BBR 0 = H'0094, BAR 0 = H'00314156, BAMR 0 = H'00000000,

BBR_1 = H'12A9, BAR_1 = H'00055555, BAMR_1 = H'00000000, BRCR = H'00000000

<Channel 0>

Address: H'00314156, Address mask: H'00000000

Bus cycle: I bus/instruction fetch/read (operand size is not included in the condition)

<Channel 1>

Address: H'00055555, Address mask: H'00000000

Bus cycle: I bus/data access/write/byte

On channel 0, the setting of I bus/instruction fetch is ignored.

On channel 1, a user break occurs when the DMAC writes byte data in address H'00055555 on the I bus (write by the CPU does not generate a user break).

7.5 **Interrupt Source**

The UBC has the user break interrupt as an interrupt source.

Table 7.4 gives details on this interrupt source.

A user break interrupt is generated when one of the compare match flags (SCMFD3 to SCMFD0 and SCMFC3 to SCMFC0) in the break control register (BRCR) is set to 1. Clearing the interrupt flag bit to 0 cancels the interrupt request.

Table 7.4 Interrupt Source

Abbreviation	n Interrupt Source	Interrupt Enable Bit	Interrupt Flag	Interrupt Level
User break	User break interrupt	_	SCMFD3, SCMFD2, SCMFD1, SCMFD0, SCMFC3, SCMFC2, SCMFC1, SCMFC0	Fixed to 15

7.6 Usage Notes

- The CPU can read from or write to the UBC registers via the I bus. Accordingly, during the
 period from executing an instruction to rewrite the UBC register till the new value is actually
 rewritten, the desired break may not occur. In order to know the timing when the UBC register
 is changed, read from the last written register. Instructions after then are valid for the newly
 written register value.
- 2. The UBC cannot monitor access to the C bus and I bus cycles in the same channel.
- 3. When a user break and another exception occur at the same instruction, which has higher priority is determined according to the priority levels defined in table 5.1 in section 5, Exception Handling. If an exception with a higher priority occurs, the user break does not occur.
- 4. Note the following when a break occurs in a delay slot.
 If a pre-execution break is set at a delay slot instruction, the break is not generated until immediately before execution of the branch destination.
- 5. User breaks are disabled during UBC module standby mode. Do not read from or write to the UBC registers during UBC module standby mode; the values are not guaranteed.
- 6. Do not set an address within an interrupt exception handling routine whose interrupt priority level is at least 15 (including user break interrupts) as a break address.
- 7. Do not set break after instruction execution for the SLEEP instruction or for the delayed branch instruction where the SLEEP instruction is placed at its delay slot.
- 8. When setting a break for a 32-bit instruction, set the address where the upper 16 bits are placed. If the address of the lower 16 bits is set and a break before instruction execution is set as a break condition, the break is handled as a break after instruction execution.

Section 8 Data Transfer Controller (DTC)

This LSI includes a data transfer controller (DTC). The DTC can be activated to transfer data by an interrupt request.

8.1 Features

- Transfer possible over any number of channels
- Chain transfer

Multiple rounds of data transfer is executed in response to a single activation source Chain transfer is only possible after data transfer has been done for the specified number of times (i.e. when the transfer counter is 0)

- Three transfer modes
 - Normal/repeat/block transfer modes selectable
 - Transfer source and destination addresses can be selected from increment/decrement/fixed
- The transfer source and destination addresses can be specified by 32 bits to select a 4-Gbyte address space directly
- Size of data for data transfer can be specified as byte, word, or longword
- A CPU interrupt can be requested for the interrupt that activated the DTC
 A CPU interrupt can be requested after one data transfer completion
 A CPU interrupt can be requested after the specified data transfer completion
- Read skip of the transfer information specifiable
- · Write-back skip executed for the fixed transfer source and destination addresses
- Module stop mode specifiable
- Short address mode specifiable
- Bus release timing selectable: Three types
- DTC activation priority selectable: Two types

Figure 8.1 shows a block diagram of the DTC. The DTC transfer information can be allocated to the data area*.

Note: * When the transfer information is stored in the on-chip RAM, the RAME bit in SYSCR1 must be set to 1.




Figure 8.1 Block Diagram of DTC

Register Descriptions 8.2

DTC has the following registers. For details on the addresses of these registers and the states of these registers in each processing state, see section 30, List of Registers.

These six registers MRA, MRB, SAR, DAR, CRA, and CRB cannot be directly accessed by the CPU. The contents of these registers are stored in the data area as transfer information. When a DTC activation request occurs, the DTC reads a start address of transfer information that is stored in the data area according to the vector address, reads the transfer information, and transfers data. After the data transfer is complete, it writes a set of updated transfer information back to the data area.

On the other hand, DTCERA to DTCERE, DTCCR, and DTCVBR can be directly accessed by the CPU.

Table 8.1 **Register Configuration**

Register Name	Abbrevia- tion	R/W	Initial Value	Address	Access Size
				7.00.000	
DTC enable register A	DTCERA	R/W	H'0000	H'FFFE6000	8, 16
DTC enable register B	DTCERB	R/W	H'0000	H'FFFE6002	8, 16
DTC enable register C	DTCERC	R/W	H'0000	H'FFFE6004	8, 16
DTC enable register D	DTCERD	R/W	H'0000	H'FFFE6006	8, 16
DTC enable register E	DTCERE	R/W	H'0000	H'FFFE6008	8, 16
DTC control register	DTCCR	R/W	H'00	H'FFFE6010	8
DTC vector base register	DTCVBR	R/W	H,00000000	H'FFFE6014	8, 16, 32
Bus function extending register	BSCEHR	R/W	H'0000	H'FFFE3C1A	8, 16

8.2.1 DTC Mode Register A (MRA)

MRA selects DTC operating mode. MRA cannot be accessed directly by the CPU.

Bit:	7	6	5	4	3	2	1	0		
	MD	[1:0]	Sz	[1:0]	SM	[1:0]	-	-		
Initial value:	*	*	*	*	*	*	*	*		
R/W:	-	-	-	-	-	-	-	-		
*: Undefined										

Bit	Bit Name	Initial Value	R/W	Description
7, 6	MD[1:0]	Undefined	_	DTC Mode 1 and 0
				Specify DTC transfer mode.
				00: Normal mode
				01: Repeat mode
				10: Block transfer mode
				11: Setting prohibited
5, 4	Sz[1:0]	Undefined	_	DTC Data Transfer Size 1 and 0
				Specify the size of data to be transferred.
				00: Byte-size transfer
				01: Word-size transfer
				10: Longword-size transfer
				11: Setting prohibited
3, 2	SM[1:0]	Undefined	_	Source Address Mode 1 and 0
				Specify an SAR operation after a data transfer.
				0x: SAR is fixed
				(SAR write-back is skipped)
				10: SAR is incremented after a transfer
				(by 1 when Sz1 and Sz0 = B'00; by 2 when Sz1 and Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10)
				11: SAR is decremented after a transfer
				(by 1 when Sz1 and Sz0 = B'00; by 2 when Sz1 and Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10)

Bit	Bit Name	Initial Value	R/W	Description
1, 0	_	Undefined	_	Reserved
				The write value should always be 0.

[Legend]

x: Don't care

8.2.2 DTC Mode Register B (MRB)

MRB selects DTC operating mode. MRB cannot be accessed directly by the CPU.

Bit:	7	6	5	4	3	2	1	0
	CHNE	CHNS	DISEL	DTS	DM[1:0]	-	-
Initial value:	*	*	*	*	*	*	*	*
R/W:	-	-	-	-	-	-	-	-
*: Unde	fined							

Bit	Bit Name	Initial Value	R/W	Description
7	CHNE	Undefined	_	DTC Chain Transfer Enable
				Specifies the chain transfer. For details, see section 8.5.6, Chain Transfer. The chain transfer condition is selected by the CHNS bit.
				0: Disables the chain transfer
				1: Enables the chain transfer
6	CHNS	Undefined	_	DTC Chain Transfer Select
				Specifies the chain transfer condition. If the following transfer is a chain transfer, the completion check of the specified transfer count is not performed and activation source flag or DTCER is not cleared.
				0: Chain transfer every time
				1: Chain transfer only when transfer counter = 0
5	DISEL	Undefined	_	DTC Interrupt Select
				When this bit is set to 1, an interrupt request is generated to the CPU every time a data transfer or a block data transfer ends. When this bit is set to 0, a CPU interrupt request is only generated when the specified number of data transfers ends.

		Initial		
Bit	Bit Name	Value	R/W	Description
4	DTS	Undefined	_	DTC Transfer Mode Select
				Specifies either the source or destination as repeat or block area during repeat or block transfer mode.
				0: Specifies the destination as repeat or block area
				1: Specifies the source as repeat or block area
3, 2	DM[1:0]	Undefined	_	Destination Address Mode 1 and 0
				Specify a DAR operation after a data transfer.
				0x: DAR is fixed
				(DAR write-back is skipped)
				10: DAR is incremented after a transfer
				(by 1 when Sz1 and Sz0 = B'00; by 2 when Sz1 and
				Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10)
				11: SAR is decremented after a transfer
				(by 1 when Sz1 and Sz0 = B'00; by 2 when Sz1 and
				Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10)
1, 0	_	Undefined	_	Reserved
				The write value should always be 0.

[Legend]

x: Don't care

8.2.3 DTC Source Address Register (SAR)

SAR is a 32-bit register that designates the source address of data to be transferred by the DTC.

SAR cannot be accessed directly from the CPU.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

^{*:} Undefined

8.2.4 DTC Destination Address Register (DAR)

DAR is a 32-bit register that designates the destination address of data to be transferred by the DTC.

DAR cannot be accessed directly from the CPU.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

^{*:} Undefined

8.2.5 DTC Transfer Count Register A (CRA)

CRA is a 16-bit register that designates the number of times data is to be transferred by the DTC.

In normal transfer mode, CRA functions as a 16-bit transfer counter (1 to 65,536). It is decremented by 1 every time data is transferred, and bit DTCEn (n = 15 to 0) corresponding to the activation source is cleared and then an interrupt is requested to the CPU when the count reaches H'0000. The transfer count is 1 when CRA = H'0001, 65,535 when CRA = H'FFFF, and 65,536 when CRA = H'0000.

In repeat transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and the lower eight bits (CRAL). CRAH holds the number of transfers while CRAL functions as an 8-bit transfer counter (1 to 256). CRAL is decremented by 1 every time data is transferred, and the contents of CRAH are sent to CRAL when the count reaches H'00. The transfer count is 1 when CRAH = CRAL = H'01, 255 when CRAH = CRAL = H'FF, and 256 when CRAH = CRAL = H'00.

In block transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and the lower eight bits (CRAL). CRAH holds the block size while CRAL functions as an 8-bit block-size counter (1 to 256 for byte, word, or longword). CRAL is decremented by 1 every time a byte (word or longword) data is transferred, and the contents of CRAH are sent to CRAL when the count reaches H'00. The block size is 1 byte (word or longword) when CRAH = CRAL = H'01, 255 bytes (words or longwords) when CRAH = CRAL = H'FF, and 256 bytes (words or longwords) when CRAH = CRAL = H'00.

CRA cannot be accessed directly from the CPU.



*: Undefined

8.2.6 DTC Transfer Count Register B (CRB)

CRB is a 16-bit register that designates the number of times data is to be transferred by the DTC in block transfer mode. It functions as a 16-bit transfer counter (1 to 65,536) that is decremented by 1 every time a block of data is transferred, and bit DTCEn (n = 15 to 0) corresponding to the activation source is cleared and then an interrupt is requested to the CPU when the count reaches H'0000. The transfer count is 1 when CRB = H'0001, 65,535 when CRB = H'FFFF, and 65,536 when CRB = H'0000.

CRB is not available in normal and repeat modes and cannot be accessed directly by the CPU.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

*: Undefined

8.2.7 DTC Enable Registers A to E (DTCERA to DTCERE)


DTCER which is comprised of eight registers, DTCERA to DTCERE, is a register that specifies DTC activation interrupt sources. The correspondence between interrupt sources and DTCE bits is shown in table 8.2.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DTCE15	DTCE14	DTCE13	DTCE12	DTCE11	DTCE10	DTCE9	DTCE8	DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	DTCE0
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RΛΛ	· D/M	DAM	D/M	D/M	D/M	DAM	D/M	DAM	DAM	D/M	D/M	D/M	D/M	D/M	DAM	D/\//

		Initial		
Bit	Bit Name	Value	R/W	Description
15	DTCE15	0	R/W	DTC Activation Enable 15 to 0
14	DTCE14	0	R/W	Setting this bit to 1 specifies a relevant interrupt source to a DTC activation source.
13	DTCE13	0	R/W	[Clearing conditions]
12	DTCE12	0	R/W	 When writing 0 to the bit to be cleared after reading 1
11	DTCE11	0	R/W	When the DISEL bit is 1 and the data transfer has
10	DTCE10	0	R/W	ended
9	DTCE9	0	R/W	When the specified number of transfers have ended These bits are not cleared when the DISEL bit is 0 and
8	DTCE8	0	R/W	the specified number of transfers have not ended
7	DTCE7	0	R/W	[Setting condition]
6	DTCE6	0	R/W	 Writing 1 to the bit after reading 0
5	DTCE5	0	R/W	
4	DTCE4	0	R/W	
3	DTCE3	0	R/W	
2	DTCE2	0	R/W	
1	DTCE1	0	R/W	
0	DTCE0	0	R/W	

8.2.8 DTC Control Register (DTCCR)

DTCCR specifies transfer information read skip.



Note: * Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	RRS	0	R/W	DTC Transfer Information Read Skip Enable
				Controls the vector address read and transfer information read. A DTC vector number is always compared with the vector number for the previous activation. If the vector numbers match and this bit is set to 1, the DTC data transfer is started without reading a vector address and transfer information. If the previous DTC activation is a chain transfer, the vector address read and transfer information read are always performed.
				0: Transfer read skip is not performed.
				 Transfer read skip is performed when the vector numbers match.
3	RCHNE	0	R/W	Chain Transfer Enable After DTC Repeat Transfer
				Enables/disables the chain transfer while transfer counter (CRAL) is 0 in repeat transfer mode.
				In repeat transfer mode, the CRAH value is written to CRAL when CRAL is 0. Accordingly, chain transfer may not occur when CRAL is 0. If this bit is set to 1, the chain transfer is enabled when CRAH is written to CRAL.
				0: Disables the chain transfer after repeat transfer
				1: Enables the chain transfer after repeat transfer
2, 1	_	All 0	R	Reserved
				These are read-only bits and cannot be modified.

Bit	Bit Name	Initial Value	R/W	Description
0	ERR	0	R/(W)*	Transfer Stop Flag
				Indicates that a DTC address error or NMI interrupt has occurred.
				If a DTC address error or NMI interrupt occurs while the DTC is active, a DTC address error handling or NMI interrupt handling processing is executed after the DTC has released the bus mastership. The DTC halts after a data transfer or a transfer information writing state depending on the NMI input timing. Note that a writing state is not exact, when the DTC halts after a data transfer. When the data is to be transferred again, set the transfer information again (except when a read skip is performed).
				0: No interrupt has occurred
				1: An interrupt has occurred
				[Clearing condition]
				When writing 0 after reading 1

Note: * Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

8.2.9 DTC Vector Base Register (DTCVBR)

DTCVBR is a 32-bit register that specifies the base address for vector table address calculation.

Bit: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Initial value: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				-	-	-	-	-	-	-	-	-	-	-	-
Initial value: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W: R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 12		All 0	R/W	Bits 11 to 0 are always read as 0. The write value should
11 to 0	_	All 0	R	always be 0.

8.2.10 Bus Function Extending Register (BSCEHR)

BSCEHR is a 16-bit register that specifies the timing of bus release by the DTC and other functions. This register should be used to give priority to the DTC transfer or reduce the number of cycles in which the DTC is active. For more details, see section 9.4.8, Bus Function Extending Register (BSCEHR).

8.3 Activation Sources

The DTC is activated by an interrupt request. The interrupt source is selected by DTCER. A DTC activation source can be selected by setting the corresponding bit in DTCER; the CPU interrupt source can be selected by clearing the corresponding bit in DTCER. At the end of a data transfer (or the last consecutive transfer in the case of chain transfer), the activation source interrupt flag or corresponding DTCER bit is cleared.

8.4 Location of Transfer Information and DTC Vector Table

Locate the transfer information in the data area. The start address of transfer information should be located at the address that is a multiple of four (4n). Otherwise, the lower two bits are ignored during access ([1:0] = B'00.) Transfer information located in the data area is shown in figure 8.2.

Short address mode can be selected by setting the DTSA bit in the bus function extending register (BSCEHR) to 1 only when all DTC transfer sources and destinations are located in the on-chip RAM and on-chip peripheral module areas (see section 9.4.8, Bus Function Extending Register (BSCEHR)).

In normal transfer, four longwords should be read as the transfer information; in short address mode, the transfer information is reduced to three longwords and the DTC active period becomes shorter.

The DTC reads the start address of transfer information from the vector table according to the activation source, and then reads the transfer information from the start address. Figure 8.3 shows correspondences between the DTC vector address and transfer information.




Figure 8.2 Transfer Information on Data Area




Figure 8.3 Correspondence between DTC Vector Address and Transfer Information

Table 8.2 shows correspondence between the DTC activation source and vector address.

Table 8.2 Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs

Origin of Activation Source	Activation Source	Vector Number	DTC Vector Address Offset	DTCE*1	Transfer Source	Transfer Destination	Priority
External pin	IRQ0	64	H'00000500	DTCERA15	Any location*2	Any location*2	High
	IRQ1	65	H'00000504	DTCERA14	Any location*2	Any location*2	 ↑
	IRQ2	66	H'00000508	DTCERA13	Any location*2	Any location*2	-
	IRQ3	67	H'0000050C	DTCERA12	Any location*2	Any location*2	-
	IRQ4	68	H'00000510	DTCERA11	Any location*2	Any location*2	-
	IRQ5	69	H'00000514	DTCERA10	Any location*2	Any location*2	-
	IRQ6	70	H'00000518	DTCERA9	Any location*2	Any location*2	-
	IRQ7	71	H'0000051C	DTCERA8	Any location*2	Any location*2	-
A/D	ADI0	92	H'00000570	DTCERA7	ADDR0 to ADDR3	Any location*2	-
	ADI1	96	H'00000580	DTCERA6	ADDR4 to ADDR7	Any location*2	-
	ADI2	100	H'00000590	DTCERA5	ADDR8 to ADDR11	Any location*2	-
RCAN	RM0_0	106	H'000005A8	DTCERA4	CONTROLOH to CONTROL1L*3	Any location*2	-
CMT	CMI0	140	H'00000630	DTCERA3	Any location*2	Any location*2	-
	CMI1	144	H'00000640	DTCERA2	Any location*2	Any location*2	-
USB	EP1-FIFO full transfer request (USBRXI)	154	H'00000668	DTCERA1	USBEPDR1	Any location*2	
	EP2-FIFO empty transfer request (USBTXI)	155	H'0000066C	DTCERA0	Any location*2	USBEPDR2	Low

Origin of Activation Source	Activation Source	Vector Number	DTC Vector Address Offset	DTCE*1	Transfer Source	Transfer Destination	Priority
MTU2_CH0	TGIA_0	156	H'00000670	DTCERB15	Any location*2	Any location*2	High
	TGIB_0	157	H'00000674	DTCERB14	Any location*2	Any location*2	†
	TGIC_0	158	H'00000678	DTCERB13	Any location*2	Any location*2	
	TGID_0	159	H'0000067C	DTCERB12	Any location*2	Any location*2	
MTU2_CH1	TGIA_1	164	H'00000690	DTCERB11	Any location*2	Any location*2	
	TGIB_1	165	H'00000694	DTCERB10	Any location*2	Any location*2	
MTU2_CH2	TGIA_2	172	H'000006B0	DTCERB9	Any location*2	Any location*2	_
	TGIB_2	173	H'000006B4	DTCERB8	Any location*2	Any location*2	
MTU2_CH3	TGIA_3	180	H'000006D0	DTCERB7	Any location*2	Any location*2	
	TGIB_3	181	H'000006D4	DTCERB6	Any location*2	Any location*2	
	TGIC_3	182	H'000006D8	DTCERB5	Any location*2	Any location*2	
	TGID_3	183	H'000006DC	DTCERB4	Any location*2	Any location*2	
MTU2_CH4	TGIA_4	188	H'000006F0	DTCERB3	Any location*2	Any location*2	_
	TGIB_4	189	H'000006F4	DTCERB2	Any location*2	Any location*2	
	TGIC_4	190	H'000006F8	DTCERB1	Any location*2	Any location*2	
	TGID_4	191	H'000006FC	DTCERB0	Any location*2	Any location*2	-
	TCIV_4	192	H'00000700	DTCERC15	Any location*2	Any location*2	_
MTU2_CH5	TGIU_5	196	H'00000710	DTCERC14	Any location*2	Any location*2	_
	TGIV_5	197	H'00000714	DTCERC13	Any location*2	Any location*2	
	TGIW_5	198	H'00000718	DTCERC12	Any location*2	Any location*2	
MTU2S_CH3	TGIA_3S	204	H'00000730	DTCERC3	Any location*2	Any location*2	
	TGIB_3S	205	H'00000734	DTCERC2	Any location*2	Any location*2	-
	TGIC_3S	206	H'00000738	DTCERC1	Any location*2	Any location*2	-
	TGID_3S	207	H'0000073C	DTCERC0	Any location*2	Any location*2	
MTU2S_CH4	TGIA_4S	212	H'00000750	DTCERD15	Any location*2	Any location*2	-
	TGIB_4S	213	H'00000754	DTCERD14	Any location*2	Any location*2	
	TGIC_4S	214	H'00000758	DTCERD13	Any location*2	Any location*2	-
	TGID_4S	215	H'0000075C	DTCERD12	Any location*2	Any location*2	· •
	TCIV_4S	216	H'00000760	DTCERD11	Any location*2	Any location*2	Low

Origin of Activation Source	Activation Source	Vector Number	DTC Vector Address Offset	DTCE*1	Transfer Source	Transfer Destination	Priority
MTU2S_CH5	TGIU_5S	220	H'00000770	DTCERD10	Any location*2	Any location*2	High
	TGIV_5S	221	H'00000774	DTCERD9	Any location*2	Any location*2	<u></u>
	TGIW_5S	222	H'00000778	DTCERD8	Any location*2	Any location*2	-
IIC3	RXI	230	H'00000798	DTCERD7	ICDRR	Any location*2	-
	TXI	231	H'0000079C	DTCERD6	Any location*2	ICDRT	
SSU	SSRXI	234	H'000007A8	DTCERD5	SSRDR0 to SSRDR3	Any location*2	
	SSTXI	235	H'000007AC	DTCERD4	Any location*2	SSTDR0 to SSTDR3	-
SCI4	RXI4	237	H'000007B4	DTCERD3	SCRDR_4	Any location*2	-
	TXI4	238	H'000007B8	DTCERD2	Any location*2	SCTDR_4	-
SCI0	RXI0	241	H'000007C4	DTCERE15	SCRDR_0	Any location*2	-
	TXI0	242	H'000007C8	DTCERE14	Any location*2	SCTDR_0	-
SCI1	RXI1	245	H'000007D4	DTCERE13	SCRDR_1	Any location*2	-
	TXI1	246	H'000007D8	DTCERE12	Any location*2	SCTDR_1	-
SCI2	RXI2	249	H'000007E4	DTCERE11	SCRDR_2	Any location*2	-
	TXI2	250	H'000007E8	DTCERE10	Any location*2	SCTDR_2	
SCIF3	RXI3	254	H'000007F8	DTCERE9	SCFRDR_3	Any location*2	\
	TXI3	255	H'000007FC	DTCERE8	Any location*2	SCFTDR_3	Low

Notes: 1. The DTCE bits with no corresponding interrupt are reserved, and the write value should always be 0.

- An external memory, a memory-mapped external device, an on-chip memory, or an on-chip peripheral module (except for DTC, BSC, UBC, AUD, FLASH, and DMAC) can be selected as the source or destination. Note that at least either the source or destination must be an on-chip peripheral module; transfer cannot be done among an external memory, a memory-mapped external device, and an on-chip memory.
- 3. Read to a message control field in mailbox 0 by using a block transfer mode or etc.

8.5 Operation

There are three transfer modes: normal, repeat, and block. Since transfer information is in the data area, it is possible to transfer data over any required number of channels. When activated, the DTC reads the transfer information stored in the data area and transfers data according to the transfer information. After the data transfer is complete, it writes updated transfer information back to the data area.

The DTC specifies the source address and destination address in SAR and DAR, respectively. After a transfer, SAR and DAR are incremented, decremented, or fixed independently.

Table 8.3 shows the DTC transfer modes.

Table 8.3 DTC Transfer Modes

Transfer Mode	Size of Data Transferred at One Transfer Request	Memory Address Increment or Decrement	Transfer Count
Normal	1 byte/word/longword	Incremented/decremented by 1, 2, or 4, or fixed	1 to 65536
Repeat*1	1 byte/word/longword	Incremented/decremented by 1, 2, or 4, or fixed	1 to 256*3
Block*2	Block size specified by CRAH (1 to 256 bytes/words/longwords)	Incremented/decremented by 1, 2, or 4, or fixed	1 to 65536* ⁴

Notes: 1. Either source or destination is specified to repeat area.

- 2. Either source or destination is specified to block area.
- 3. After transfer of the specified transfer count, initial state is recovered to continue the operation.
- 4. Number of transfers of the specified block size of data

Setting the CHNE bit in MRB to 1 makes it possible to perform a number of transfers with a single activation (chain transfer). Setting the CHNS bit in MRB to 1 can also be made to have chain transfer performed only when the transfer counter value is 0.

Figure 8.4 shows a flowchart of DTC operation, and table 8.4 summarizes the conditions for DTC transfers including chain transfer (combinations for performing the second and third transfers are omitted).




Figure 8.4 Flowchart of DTC Operation

 Table 8.4
 DTC Transfer Conditions (Chain Transfer Conditions Included)

	1st Transfer					2nd Transfer					
Transfer Mode	CHNE	CHNS	RCHNE	DISEL	Transfer Counter* ¹	CHNE	CHNS	RCHNE	DISEL	Transfer Counter* ¹	DTC Transfer
Normal	0	_	_	0	Not 0	_	_	_	_	_	Ends at 1st transfer
	0	_	_	0	0	_	_	_	_	_	Ends at 1st
	0	_	_	1	_	_	_	_	_	_	transfer Interrupt request to CPU
	1	0	_	_	_	0	_	_	0	Not 0	Ends at 2nd transfer
						0	_	_	0	0	Ends at 2nd transfer Interrupt request to CPU
						0	_	_	1	_	
	1	1	_	0	Not 0	_	_	_	_	_	Ends at 1st transfer
	1	1	_	1	Not 0	_	_	_	_	_	Ends at 1st transfer Interrupt request to CPU
	1	1	_	_	0	0	_	_	0	Not 0	Ends at 2nd transfer
						0	_	_	0	0	Ends at 2nd
						0	_	_	1	_	transfer Interrupt request to CPU

			1st Transfer 2nd Transfer								
Transfer Mode	CHNE	CHNS	RCHNE	DISEL	Transfer Counter* ¹	CHNE	CHNS	RCHNE	DISEL	Transfer Counter*1	DTC Transfer
Repeat	0	_	_	0	_	_	_	_	_	_	Ends at 1st transfer
	0	_	-	1	_	_	_	-	_	_	Ends at 1st transfer Interrupt request to CPU
	1	0	_	_	_	0	_	_	0	_	Ends at 2nd transfer
						0	_	-	1	_	Ends at 2nd transfer Interrupt request to CPU
	1	1	_	0	Not 0		_	_		_	Ends at 1st transfer
	1	1	_	1	Not 0	_	_	_	_	_	Ends at 1st transfer Interrupt request to CPU
	1	1	0	0	0*2		_	_	_	_	Ends at 1st transfer
	1	1	0	1	0*2	_	_	-	_	_	Ends at 1st transfer Interrupt request to CPU
	1	1	1	_	0*2	0	_	_	0	_	Ends at 2nd transfer
						0	_	_	1	_	Ends at 2nd transfer Interrupt request to CPU
						,					

	1st Transfer										
Transfer Mode	CHNE	CHNS	RCHNE	DISEL	Transfer Counter* ¹	CHNE	CHNS	RCHNE	DISEL	Transfer Counter* ¹	DTC Transfer
Block	0	_	_	0	Not 0	_	_	_	_	_	Ends at 1st transfer
	0	_	_	0	0	_	_	_	_	_	Ends at 1st
	0	_	_	1	_	_	_	_	_	_	transfer Interrupt request to CPU
	1	0	_	_	_	0	_	_	0	Not 0	Ends at 2nd transfer
						0	_	_	0	0	Ends at 2nd
						0	_	_	1	_	transfer Interrupt request to CPU
	1	1	_	0	_	_	_	_	_	_	Ends at 1st transfer
	1	1	_	1	Not 0	_	_	_	_	_	Ends at 1st transfer Interrupt request to CPU
	1	1	_	1	0	0	_	_	0	Not 0	Ends at 2nd transfer
						0	_	_	0	0	Ends at 2nd transfer Interrupt request to CPU
						0	_	_	1	_	

Notes: 1. CRA in normal mode transfer, CRAL in repeat transfer mode, or CRB in block transfer

2. When the contents of the CRAH is written to the CRAL

8.5.1 Transfer Information Read Skip Function

By setting the RRS bit of DTCCR, the vector address read and transfer information read can be skipped. The current DTC vector number is always compared with the vector number of previous activation. If the vector numbers match when RRS = 1, a DTC data transfer is performed without reading the vector address and transfer information. If the previous activation is a chain transfer, the vector address read and transfer information read are always performed. Figure 8.5 shows the transfer information read skip timing.

To modify the vector table and transfer information, temporarily clear the RRS bit to 0, modify the vector table and transfer information, and then set the RRS bit to 1 again. When the RRS bit is cleared to 0, the stored vector number is deleted, and the updated vector table and transfer information are read at the next activation.




Figure 8.5 Transfer Information Read Skip Timing (Activated by On-Chip Peripheral Module; $I\phi: B\phi: P\phi=1: 1/2: 1/2;$ Data Transferred from On-Chip Peripheral Module to On-Chip RAM; Transfer Information is Written in 3 Cycles)

8.5.2 Transfer Information Write-Back Skip Function

By specifying bit SM1 in MRA and bit DM1 in MRB to the fixed address mode, a part of transfer information will not be written back. Table 8.5 shows the transfer information write-back skip condition and write-back skipped registers. Note that the CRA and CRB are always written back. The write-back of the MRA and MRB are always skipped.

Table 8.5 Transfer Information Write-Back Skip Condition and Write-Back Skipped Registers

SM1	DM1	SAR	DAR
0	0	Skipped	Skipped
0	1	Skipped	Written back
1	0	Written back	Skipped
1	1	Written back	Written back

8.5.3 Normal Transfer Mode

In normal transfer mode, data are transferred in one byte, one word, or one longword units in response to a single activation request. From 1 to 65,536 transfers can be specified. The transfer source and destination addresses can be specified as incremented, decremented, or fixed. When the specified number of transfers ends, an interrupt can be requested to the CPU.

Table 8.6 lists the register function in normal transfer mode. Figure 8.6 shows the memory map in normal transfer mode.

Table 8.6 Register Function in Normal Transfer Mode

Register	Function	Written Back Value
SAR	Source address	Incremented/decremented/fixed*
DAR	Destination address	Incremented/decremented/fixed*
CRA	Transfer count A	CRA – 1
CRB	Transfer count B	Not updated

Note: * Transfer information write-back is skipped.




Figure 8.6 Memory Map in Normal Transfer Mode

8.5.4 Repeat Transfer Mode

In repeat transfer mode, data are transferred in one byte, one word, or one longword units in response to a single activation request. By the DTS bit in MRB, either the source or destination can be specified as a repeat area. From 1 to 256 transfers can be specified. When the specified number of transfers ends, the transfer counter and address register specified as the repeat area is restored to the initial state, and transfer is repeated. The other address register is then incremented, decremented, or left fixed. In repeat transfer mode, the transfer counter (CRAL) is updated to the value specified in CRAH when CRAL becomes H'00. Thus the transfer counter value does not reach H'00, and therefore a CPU interrupt cannot be requested when DISEL = 0.

Table 8.7 lists the register function in repeat transfer mode. Figure 8.7 shows the memory map in repeat transfer mode.

Table 8.7 Register Function in Repeat Transfer Mode

Written	Back	Value	
AAIILLEII	Dack	value	

Register	Function	CRAL is not 1	CRAL is 1
SAR	Source address	Incremented/decremented/fixed*	DTS = 0: Incremented/decremented/fixed*
			DTS = 1: SAR initial value
DAR	Destination address	Incremented/decremented/fixed*	DTS = 0: DAR initial value
			DTS = 1: Incremented/ decremented/fixed*
CRAH	Transfer count storage	CRAH	CRAH
CRAL	Transfer count A	CRAL – 1	CRAH
CRB	Transfer count B	Not updated	Not updated

Note: * Transfer information write-back is skipped.




Figure 8.7 Memory Map in Repeat Transfer Mode (When Transfer Source is Specified as Repeat Area)

8.5.5 Block Transfer Mode

In block transfer mode, data are transferred in block units in response to a single activation request. Either the transfer source or the transfer destination is designated as a block area by the DTS bit in MRB.

The block size is 1 to 256 bytes (1 to 256 words, or 1 to 256 longwords). When transfer of one block of data ends, the block size counter (CRAL) and address register (SAR when DTS = 1 or DAR when DTS = 0) for the area specified as the block area are initialized. The other address register is then incremented, decremented, or left fixed. From 1 to 65,536 transfers can be specified. When the specified number of transfers ends, an interrupt is requested to the CPU.

Table 8.8 lists the register function in block transfer mode. Figure 8.8 shows the memory map in block transfer mode.

Table 8.8 Register Function in Block Transfer Mode

Register	Function	Written Back Value
SAR	Source address	DTS = 0: Incremented/decremented/fixed*
		DTS = 1: SAR initial value
DAR	Destination address	DTS = 0: DAR initial value
		DTS = 1: Incremented/decremented/fixed*
CRAH	Block size storage	CRAH
CRAL	Block size counter	CRAH
CRB	Block transfer counter	CRB - 1

Note: * Transfer information write-back is skipped.




Figure 8.8 Memory Map in Block Transfer Mode (When Transfer Destination is Specified as Block Area)

8.5.6 Chain Transfer

Setting the CHNE bit in MRB to 1 enables a number of data transfers to be performed consecutively in response to a single transfer request. Setting the CHNE and CHNS bits in MRB set to 1 enables a chain transfer only when the transfer counter reaches 0. SAR, DAR, CRA, CRB, MRA, and MRB, which define data transfers, can be set independently. Figure 8.9 shows the chain transfer operation.

In the case of transfer with CHNE set to 1, an interrupt request to the CPU is not generated at the end of the specified number of transfers or by setting the DISEL bit to 1, and the interrupt source flag for the activation source and DTCER are not affected.

In repeat transfer mode, setting the RCHNE bit in DTCCR and the CHNE and CHNS bits in MRB to 1 enables a chain transfer after transfer with transfer counter = 1 has been completed.




Figure 8.9 Operation of Chain Transfer

8.5.7 Operation Timing

Figures 8.10 to 8.15 show the DTC operation timings.




Figure 8.10 Example of DTC Operation Timing:
Normal Transfer Mode or Repeat Transfer Mode
(Activated by On-Chip Peripheral Module; Iφ: Bφ: Pφ = 1: 1/2: 1/2;
Data Transferred from On-Chip Peripheral Module to On-Chip RAM;
Transfer Information is Written in 3 Cycles)




Figure 8.11 Example of DTC Operation Timing: Block Transfer Mode with Block Size = 2 (Activated by On-Chip Peripheral Module; $I\phi: B\phi: P\phi=1: 1/2: 1/2$; Data Transferred from On-Chip Peripheral Module to On-Chip RAM; Transfer Information is Written in 3 Cycles)




Figure 8.12 Example of DTC Operation Timing: Chain Transfer (Activated by On-Chip Peripheral Module; $I\phi: B\phi: P\phi=1: 1/2: 1/2;$ Data Transferred from On-Chip Peripheral Module to On-Chip RAM; Transfer Information is Written in 3 Cycles)




Figure 8.13 Example of DTC Operation Timing: Short Address Mode and Normal Transfer Mode or Repeat Transfer Mode (Activated by On-Chip Peripheral Module; $I\phi: B\phi: P\phi=1: 1/2: 1/2;$ Data Transferred from On-Chip Peripheral Module to On-Chip RAM;

Transfer Information is Written in 3 Cycles)




Figure 8.14 Example of DTC Operation Timing: Normal Transfer, Repeat Transfer, DTPR=1 (Activated by On-Chip Peripheral Module; $I\phi: B\phi: P\phi = 1: 1/2: 1/2;$ Data Transferred from On-Chip Peripheral Module to On-Chip RAM; Transfer **Information is Written in 3 Cycles**)




Figure 8.15 Example of DTC Operation Timing: Normal Transfer, Repeat Transfer, (Activated by IRQ; $I\phi: B\phi: P\phi = 1: 1/2: 1/2$; Data Transferred from On-Chip Peripheral Module to On-Chip RAM; Transfer **Information is Written in 3 Cycles)**

8.5.8 Number of DTC Execution Cycles

Table 8.9 shows the execution status for a single DTC data transfer, and table 8.10 shows the number of cycles required for each execution.

Table 8.9 DTC Execution Status

Mode	Vect Read		Tran Infor Read J	mation		nsfer rmation te		Data Read L	Data Write M	Inter Ope N	nal ration
Normal	1	0*1	4	0*1	3	2*2	1*3	1	1	1	0*1
Repeat	1	0*1	4	0*1	3	2*2	1*3	1	1	1	0*1
Block transfer	1	0*1	4	0*1	3	2*2	1*3	1•P	1•P	1	0*1

[Legend]

P: Block size (CRAH and CRAL value)

Notes: 1. When transfer information read is skipped

- 2. When the SAR or DAR is in fixed mode
- 3. When the SAR and DAR are in fixed mode

Table 8.10 Number of Cycles Required for Each Execution State

Object	to be Accessed	On-Chip RAM* ¹	On-Chip Flash Memory	On-Chip I/O	Registers	External	Device*5	
Bus wid	dth	32 bits	32 bits	8 bits*4	16 bits	8 bits	16 bits	32 bits
Access	cycles	1Βφ to 3Βφ* ¹	3Βφ to 4Ιφ + 3Βφ*²	2Ρφ	2Ρφ	2Вф	2Вф	2Вф
Exe- cution	Vector read S _i	1Βφ to 3Βφ* ¹	3Βφ to 4Ιφ + 3Βφ*²	_	_	9Вф	5Вф	ЗВф
status	Transfer information read S _J	1Βφ to 3Βφ* ¹	_	_	_	9Вф	5Вф	3Вф
	Transfer information write S _k	1Βφ to 3Βφ* ¹	_	_	_	2Βφ* ⁶	2B\phi*6	2B ф*6
	Byte data read S _L	1Βφ to 3Βφ* ¹	_	$1B\phi + 2P\phi^{*3}$	1Βφ + 2Ρφ* ³	3Вф	3Вф	ЗВф
	Word data read S _L	1Βφ to 3Βφ* ¹	_	_	1Βφ + 2Ρφ* ³	5Вф	ЗВф	ЗВф
	Longword data read S _L	1Βφ to 3Βφ* ¹	_	_	$1B\phi + 2P\phi^{*3}$	9Вф	5Вф	ЗВф
	Byte data write S _M	1Βφ to 3Βφ* ¹	_	$1B\phi + 2P\phi^{*3}$	$1B\phi + 2P\phi^{*3}$	2Βφ* ⁶	2Βφ* ⁶	2Βφ* ⁶
	Word data write S _M	1Βφ to 3Βφ* ¹	_	_	1Βφ + 2Ρφ* ³	2Βφ* ⁶	2Βφ* ⁶	2Βφ* ⁶
	Longword data write S _M	1Βφ to 3Βφ* ¹	_	_	$1B\phi + 2P\phi^{*3}$	2Βφ* ⁶	2Βφ* ⁶	2Βφ* ⁶
	Internal operation S _N				1			

Notes: 1. Values for on-chip RAM. Number of cycles varies depending on the ratio of Iφ:Βφ.

	Read	Write
$I\phi:B\phi=1:1$	ЗВф	2Вф
$I\phi:B\phi=1:1/2$	2Вф	2Вф
$I\phi:B\phi=1:1/4$	2Вф	2Вф
Ιφ:Βφ = 1:1/8	1Вф	1Вф

2. Values for on-chip flash memory. Number of cycles varies depending on the ratio of $I\phi$: $B\phi$.

	Read	Write
$I\phi:B\phi=1:1$	4Ιφ + 3Βφ	4Ιφ + 3Βφ
Ιφ:Βφ = 1:1/2	$4I\phi + 3B\phi$	4Ιφ + 3Βφ
Ιφ:Βφ = 1:1/4	4Ιφ + 3Βφ	4Ιφ + 3Βφ
Ιφ:Βφ = 1:1/8	ЗВф	ЗВф

- 3. The values in the table are those for the fastest case. Depending on the state of the internal bus, replace 1B\(\phi\) by 1P\(\phi\) in a slow case.
- 4. Value for I²C2.
- 5. Values are different depending on the BSC register setting. The values in the table are the sample for the case with no wait cycles and the WM bit in CSnWCR = 1.
- 6. Values are different depending on the bus state. The number of cycles increases when many external wait cycles are inserted in the case where writing is frequently executed, such as block transfer, and when the external bus is in use because the write buffer cannot be used efficiently in such cases. For details on the write buffer, see section 9.5.12 (2), Access from the Side of the LSI Internal Bus Master.

The number of execution cycles is calculated from the formula below. Note that Σ means the sum of cycles for all transfers initiated by one activation event (the number of 1-valued CHNE bits in transfer information plus 1).

Number of execution cycles =
$$I \cdot S_1 + \Sigma (J \cdot S_1 + K \cdot S_K + L \cdot S_1 + M \cdot S_M) + N \cdot S_M$$

8.5.9 DTC Bus Release Timing

The DTC requests the bus mastership of the internal bus (I bus) to the bus arbiter when an activation request occurs. The DTC releases the bus after a vector read, transfer information read, a single data transfer, or transfer information write-back. The DTC does not release the bus mastership during transfer information read, a single data transfer, or write-back of transfer information.

The bus release timing can be specified through the bus function extending register (BSCEHR). For details see section 9.4.8, Bus Function Extending Register (BSCEHR). The difference in bus release timing according to the register setting is summarized in table 8.11. Settings other than shown in the table are prohibited. The value of BSCEHR must not be modified while the DTC is active.

Figure 8.16 is a timing chart showing an example of bus release timing.

Table 8.11 DTC Bus Release Timing

Bus Function Extending Register (BSCEHR) Setting

Bus Release Timing (O: Bus must be released; x: Bus is not released)

				After Transfer After a		After Write-Back of Transfer Information			
	After V DTLOCK DTBST Read		tor Information Read	Single data Transfer	Normal Transfer	Continuous Transfer			
Setting 1	0	0	×	×	×	0	0		
Setting 2*1	0	1	×	×	×	0	×		
Setting 3*2	1	0	0	0	0	0	0		

Notes: 1. The following restrictions apply to setting 2.

- The clock setting through the frequency control register (FROCR) must be Iφ: Bφ: Pφ:
 Mφ: Aφ = 8: 4: 4: 8: 4 or 8: 4: 4: 4: 4
- The vector information must be stored in the on-chip flash memory or RAM.
- The transfer information must be stored in the on-chip RAM.
- Transfer must be between the on-chip RAM and an on-chip peripheral module or between the external memory and an on-chip peripheral module.
- 2. The following restriction applies to setting 3.
- Use the DTPR bit in BSCEHR with this bit set to 0. Setting this bit to 1 is prohibited.




Figure 8.16 Example of DTC Operation Timing: Conflict of Two Activation Requests in Normal Transfer Mode (Activated by On-Chip Peripheral Module; $I\phi:B\phi:P\phi=1:1/2:1/2$; Data Transferred from On-Chip Peripheral Module to On-Chip RAM; Transfer Information is Written in 3 Cycles)

8.5.10 DTC Activation Priority Order

If multiple DTC activation requests are generated while the DTC is inactive, whether to start the DTC transfer from the first activation request* or according to the DTC activation priority can be selected through the DTPR bit setting in the bus function extending register (BSCEHR). If multiple activation requests are generated while the DTC is active, transfer is performed according to the DTC activation priority. Figure 8.17 shows an example of DTC activation according to the priority.

Note: * When one DTC-activation request is generated before another, transfer starts with the first request. When an activation request with a higher priority is generated before a pending DTC request is accepted, transfer starts for the request with higher priority. Timing of DTC request generation varies according to the operating state of internal buses.




Figure 8.17 Example of DTC Activation According to Priority

Page 237 of 1778

8.6 DTC Activation by Interrupt

The procedure for using the DTC with interrupt activation is shown in figure 8.18.




Figure 8.18 DTC Activation by Interrupt

8.7 Examples of Use of the DTC

8.7.1 Normal Transfer Mode

An example is shown in which the DTC is used to receive 128 bytes of data via the SCI.

- 1. Set MRA to fixed source address (SM1 = SM0 = 0), incrementing destination address (DM1 = 1, DM0 = 0), normal transfer mode (MD1 = MD0 = 0), and byte size (Sz1 = Sz0 = 0). The DTS bit can have any value. Set MRB for one data transfer by one interrupt (CHNE = 0, DISEL = 0). Set the RDR address of the SCI in SAR, the start address of the RAM area where the data will be received in DAR, and 128 (H'0080) in CRA. CRB can be set to any value.
- 2. Set the start address of the transfer information for an RXI interrupt at the DTC vector address.
- 3. Set the corresponding bit in DTCER to 1.
- 4. Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the receive end (RXI) interrupt. Since the generation of a receive error during the SCI reception operation will disable subsequent reception, the CPU should be enabled to accept receive error interrupts.
- 5. Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is set to 1, an RXI interrupt is generated, and the DTC is activated. The receive data is transferred from RDR to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag is automatically cleared to 0.
- 6. When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is held at 1, the DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. Termination processing should be performed in the interrupt handling routine.

8.7.2 Chain Transfer when Transfer Counter = 0

By executing a second data transfer and performing re-setting of the first data transfer only when the counter value is 0, it is possible to perform 256 or more repeat transfers.

An example is shown in which a 128-Kbyte input buffer is configured. The input buffer is assumed to have been set to start at lower address H'0000. Figure 8.19 shows the chain transfer when the counter value is 0.

- 1. For the first transfer, set the normal transfer mode for input data. Set the fixed transfer source address, CRA = H'0000 (65,536 times), CHNE = 1, CHNS = 1, and DISEL = 0.
- 2. Prepare the upper 8-bit addresses of the start addresses for 65,536-transfer units for the first data transfer in a separate area (in ROM, etc.). For example, if the input buffer is configured at addresses H'200000 to H'21FFFF, prepare H'21 and H'20.
- 3. For the second transfer, set repeat transfer mode (with the source side as the repeat area) for resetting the transfer destination address for the first data transfer. Use the upper eight bits of DAR in the first transfer information area as the transfer destination. Set CHNE = DISEL = 0. If the above input buffer is specified as H'200000 to H'21FFFF, set the transfer counter to 2.
- 4. Execute the first data transfer 65536 times by means of interrupts. When the transfer counter for the first data transfer reaches 0, the second data transfer is started. Set the upper eight bits of the transfer source address for the first data transfer to H'21. The lower 16 bits of the transfer destination address of the first data transfer and the transfer counter are H'0000.
- 5. Next, execute the first data transfer the 65536 times specified for the first data transfer by means of interrupts. When the transfer counter for the first data transfer reaches 0, the second data transfer is started. Set the upper eight bits of the transfer source address for the first data transfer to H'20. The lower 16 bits of the transfer destination address of the first data transfer and the transfer counter are H'0000.
- 6. Steps 4 and 5 are repeated endlessly. As repeat mode is specified for the second data transfer, no interrupt request is sent to the CPU.




Figure 8.19 Chain Transfer when Transfer Counter = 0

8.8 Interrupt Sources

An interrupt request is issued to the CPU when the DTC finishes the specified number of data transfers, or on completion of a single data transfer or a single block data transfer with the DISEL bit set to 1. In the case of interrupt activation, the interrupt set as the activation source is generated. These interrupts to the CPU are subject to CPU mask level and priority level control in the interrupt controller. For details, refer to section 6.9, Data Transfer with Interrupt Request Signals.

8.9 Usage Notes

8.9.1 Module Standby Mode Setting

Operation of the DTC can be disabled or enabled using the standby control register. The initial setting is for operation of the DTC to be enabled. DTC operation is disabled in module standby mode but register access is available. However, do not place the DTC in module standby mode while it is active. Before entering software standby mode or module standby mode, all DTCER registers must be cleared. For details, refer to section 28, Power-Down Modes.

8.9.2 On-Chip RAM

Transfer information can be located in on-chip RAM. In this case, the RAME bit in RAMCR must not be cleared to 0.

8.9.3 DTCE Bit Setting

To set a DTCE bit, disable the corresponding interrupt, read 0 from the bit, and then write 1 to it. While DTC transfer is in progress, do not modify the DTCE bits.

8.9.4 Chain Transfer

When chain transfer is used, clearing of the activation source or DTCER is performed when the last of the chain of data transfers is executed. SCI, SSU, RCAN-ET, SCIF, IIC3, USB, and A/D converter interrupt/activation sources, on the other hand, are cleared when the DTC reads from or writes to the relevant register when the last of the chain of data transfers is executed.

Therefore, when the DTC is activated by an interrupt or activation source, if a read/write of the relevant register is not included in the last chained data transfer, the interrupt or activation source will be retained.

8.9.5 Transfer Information Start Address, Source Address, and Destination Address

The transfer information start address to be specified in the vector table should be address 4n. Transfer information should be placed in on-chip RAM or external memory space.

8.9.6 Access to DTC Registers through DTC

Do not access the DMAC or DTC registers by using DTC operation. Do not access the DTC registers by using DMAC operation.

8.9.7 Note on IRQ Interrupt as DTC Activation Source

When a low level on the IRQ pin is to be detected, if the end of DTC transfer is used to request an interrupt to the CPU (transfer counter = 0 or DISEL = 1), the IRQ signal must be held low until the CPU accepts the interrupt.

8.9.8 Note on SCI or SCIF as DTC Activation Sources

When the TXI interrupt from the SCI is specified as a DTC activation source, the TEND flag in the SCI must not be used as the transfer end flag.

When the TXIF interrupt from the SCIF is specified as a DTC activation source, the TEND flag in the SCIF must not be used as the transfer end flag.

8.9.9 Clearing Interrupt Source Flag

The interrupt source flag set when the DTC transfer is completed should be cleared in the interrupt handler in the same way as for general interrupt source flags. For details, refer to section 6.10, Usage Notes.

8.9.10 Conflict between NMI Interrupt and DTC Activation

When a conflict occurs between the generation of the NMI interrupt and the DTC activation, the NMI interrupt has priority. Thus the ERR bit is set to 1 and the DTC is not activated.

It takes $3B\phi + 2P\phi$ for checking DTC stop by the NMI, $3B\phi + 2P\phi$ for checking DTC activation by the IRQ, and $1B\phi + 1P\phi$ to $4B\phi + 1P\phi$ for checking DTC activation by the peripheral module.

8.9.11 Note on USB as DTC Activation Sources

To generate a CPV interrupt when a DTC transfer activated by the USB is completed, refer to the procedure described in section 25, USB Function Module.

8.9.12 Operation when a DTC Activation Request has been Cancelled

Once DTC has accepted an activation request, the next activation request will not be accepted until the sequence of the DTC transaction has finished up to the end of write-back.

8.9.13 Note on Writing to DTCER

When the same condition has been set as both a DTC activation source and a CPU interrupt source, if the interrupt as both sources is generated while DTCER is also set for the DTC activation source, the DTC and CPU may be activated at the same time. Determine the value of DTCER before allowing the generation of DTC activation interrupts.

Section 9 Bus State Controller (BSC)

The bus state controller (BSC) outputs control signals for various types of memory that is connected to the external address space and external devices. BSC functions enable this LSI to connect directly with SRAM, SDRAM, and other memory storage devices, and external devices.

9.1 Features

The BSC has the following features.

- 1. External address space
 - A maximum of 64 Mbytes for each of areas CS0 to CS7.
 - Can specify the normal space interface, SRAM interface with byte selection, burst ROM (clock synchronous or asynchronous), MPX-I/O, and SDRAM for each address space.
 - Can select the data bus width (8, 16, or 32 bits) for each address space.
 - Controls insertion of wait cycles for each address space.
 - Controls insertion of wait cycles for each read access and write access.
 - Can set independent idle cycles during the continuous access for five cases: read-write (in same space/different spaces), read-read (in same space/different spaces), the first cycle is a write access.
- 2. Normal space interface
 - Supports the interface that can directly connect to the SRAM.
- 3. Burst ROM interface (clock asynchronous)
 - High-speed access to the ROM that has the page mode function.
- 4. MPX-I/O interface
 - Can directly connect to a peripheral LSI that needs an address/data multiplexing.
- 5. SDRAM interface
 - Can set the SDRAM in up to two areas.
 - Multiplex output for row address/column address.
 - Efficient access by single read/single write.
 - High-speed access in bank-active mode.
 - Supports an auto-refresh and self-refresh.
 - Supports low-frequency and power-down modes.
 - Issues MRS and EMRS commands.

- 6. SRAM interface with byte selection
 - Can connect directly to a SRAM with byte selection.
- 7. Burst ROM interface (clock synchronous)
 - Can connect directly to a ROM of the clock-synchronous type.
- 8. Bus arbitration
 - Shares all of the resources with other CPU and outputs the bus enable after receiving the bus request from external devices.
- 9. Refresh function
 - Supports the auto-refresh and self-refresh functions.
 - Specifies the refresh interval using the refresh counter and clock selection.
 - Can execute concentrated refresh by specifying the refresh counts (1, 2, 4, 6, or 8).
- 10. Usage as interval timer for refresh counter
 - Generates an interrupt request at compare match.

Figure 9.1 shows a block diagram of the BSC.




Figure 9.1 Block Diagram of BSC

9.2 Input/Output Pins

Table 9.1 shows the pin configuration of the BSC.

Table 9.1 Pin Configuration

Name	I/O	Function
A25 to A0	Output	Address bus (A20 to A0 in SH7285 and SH7243)
D31 to D0	I/O	Data bus (D15 to D0 in SH7285 and SH7243)
BS	Output	Bus cycle start
CS0 to CS7	Output	Chip select
RD/WR	Output	Read/write
		Connects to $\overline{\text{WE}}$ pins when SDRAM or SRAM with byte selection is connected.
RD	Output	Read pulse signal (read data output enable signal)
		Functions as a strobe signal for indicating memory read cycles when PCMCIA is used.
ĀH	Output	A signal used to hold an address when MPX-I/O is in use
WRHH/DQMUU	Output	Indicates that D31 to D24 are being written to (only in SH7286).
		Connected to the byte select signal when SRAM with byte selection is connected.
		Functions as the select signals for D31 to D24 when SDRAM is connected.
WRHL/DQMUL	Output	Indicates that D23 to D26 are being written to (only in SH7286).
		Connected to the byte select signal when SRAM with byte selection is connected.
		Functions as the select signals for D23 to D26 when SDRAM is connected.
WRH/DQMLU	Output	Indicates that D15 to D8 are being written to.
		Connected to the byte select signal when a SRAM with byte selection is connected.
		Functions as the select signals for D15 to D8 when SDRAM is connected.

Name	I/O	Function
WRL/DQMLL	Output	Indicates that D7 to D0 are being written to.
		Connected to the byte select signal when a SRAM with byte selection is connected.
		Functions as the select signals for D7 to D0 when SDRAM is connected.
RASL, RASU	Output	Connected to $\overline{\rm RAS}$ pin when SDRAM is connected ($\overline{\rm RASU}$ is available only in the SH7286).
CASL, CASU	Output	Connected to $\overline{\text{CAS}}$ pin when SDRAM is connected ($\overline{\text{CASU}}$ is available only in the SH7286).
CKE	Output	Connected to CKE pin when SDRAM is connected.
WAIT	Input	External wait input
BREQ	Input	Bus request input
BACK	Output	Bus enable output
REFOUT	Output	Refresh request output in bus-released state
MD0	Input	Selects bus width of area 0. 8 or 16 bits: SH7285 and SH7243 16 or 32 bits: SH7286
		It also selects the on-chip ROM enabled or disabled mode and external bus access enabled or disabled mode.

9.3 Area Overview

9.3.1 Address Map

In the architecture, this LSI has a 32-bit address space, which is divided into external address space and on-chip spaces (on-chip ROM, on-chip RAM, on-chip peripheral modules, and reserved areas) according to the upper bits of the address.

The kind of memory to be connected and the data bus width are specified in each partial space. The address map for the external address space is listed below.

Table 9.2 Address Map in On-Chip ROM-Enabled Mode

Address	Space	Memory to be Connected	Size
H'0000 0000 to H'000F FFFF	On-chip ROM	On-chip ROM	256 Kbytes (SH7243) 768 Kbytes (SH7285) 1 Mbytes (SH7286)
H'0070 0000 to H'01FF FFFF	Other	Reserved area	_
H'0200 0000 to H'03FF FFFF	CS0	Normal space, SRAM with byte selection, burst ROM (asynchronous or synchronous)	32 Mbytes
H'0400 0000 to H'07FF FFFF	CS1	Normal space, SRAM with byte selection	64 Mbytes
H'0800 0000 to H'0BFF FFFF	CS2	Normal space, SRAM with byte selection, SDRAM	64 Mbytes
H'0C00 0000 to H'0FFF FFFF	CS3	Normal space, SRAM with byte selection, SDRAM	64 Mbytes
H'1000 0000 to H'13FF FFFF	CS4	Normal space, SRAM with byte selection, burst ROM (asynchronous)	64 Mbytes
H'1400 0000 to H'17FF FFFF	CS5	Normal space, SRAM with byte selection, MPX-I/O	64 Mbytes
H'1800 0000 to H'1BFF FFFF	CS6	Normal space, SRAM with byte selection	64 Mbytes
H'1C00 0000 to H'1FFF FFFF	CS7	Normal space, SRAM with byte selection	64 Mbytes
H'2000 0000 to H'FFF7 FFFF	Other	Reserved area	_
H'FFF8 0000 to H'FFFB FFFF	Other	On-chip RAM, reserved area*	
H'FFFC 0000 to H'FFFF FFFF	Other	On-chip peripheral modules, reserved area*	_

Note: * For the on-chip RAM space, access the addresses shown in section 27, On-Chip RAM. For the on-chip peripheral module space, access the addresses shown in section 30, List of Registers. Do not access addresses which are not described in these sections. Otherwise, the correct operation cannot be guaranteed.

Table 9.3 Address Map in On-Chip ROM-Disabled Mode

Address	Space	Memory to be Connected	Size
H'0000 0000 to H'03FF FFFF	CS0	Normal space, SRAM with byte selection, burst ROM (asynchronous or synchronous)	64 Mbytes
H'0400 0000 to H'07FF FFFF	CS1	Normal space, SRAM with byte selection	64 Mbytes
H'0800 0000 to H'0BFF FFFF	CS2	Normal space, SRAM with byte selection, SDRAM	64 Mbytes
H'0C00 0000 to H'0FFF FFFF	CS3	Normal space, SRAM with byte selection, SDRAM	64 Mbytes
H'1000 0000 to H'13FF FFFF	CS4	Normal space, SRAM with byte selection, burst ROM (asynchronous)	64 Mbytes
H'1400 0000 to H'17FF FFFF	CS5	Normal space, SRAM with byte selection, MPX-I/O	64 Mbytes
H'1800 0000 to H'1BFF FFFF	CS6	Normal space, SRAM with byte selection	64 Mbytes
H'1C00 0000 to H'1FFF FFFF	CS7	Normal space, SRAM with byte selection	64 Mbytes
H'2000 0000 to H'FFF7 FFFF	Other	Reserved area	_
H'FFF8 0000 to H'FFFB FFFF	Other	On-chip RAM, reserved area*	_
H'FFFC 0000 to H'FFFF FFFF	Other	On-chip peripheral modules, reserved area*	

Note: * For the on-chip RAM space, access the addresses shown in section 27, On-Chip RAM. For the on-chip I/O register space, access the addresses shown in section 30, List of Registers. Do not access addresses which are not described in these sections.

Otherwise, the correct operation cannot be guaranteed.

9.3.2 Setting Operating Modes

This LSI can set the following modes of operation at the time of power-on reset using the external pins.

• Single-Chip Mode/External Bus Accessible Mode

In single-chip mode, no access is made to the external bus, and the LSI is activated by the onchip ROM program upon a power-on reset. The BSC module enters the module standby state to reduce power consumption.

The address, data, bus control pins used in external bus accessible mode can be used as the port function pins in single-chip mode.

• On-Chip ROM-Enabled Mode/On-Chip ROM-Disabled Mode

In on-chip ROM-enabled mode, since the first half of area 0 is allocated to the on-chip ROM, the LSI can be activated by the on-chip ROM program upon a power-on reset. The second half of area 0 is the external memory space.

In on-chip ROM-disabled mode, the LSI is activated by the program stored in the external memory allocated to area 0. The second half of area 0 is the external memory space. In this case, a ROM is assumed for the external memory of area 0. Therefore, minimum functions are provided for the pins including address bus, data bus, CS0, and RD. Although \overline{BS} , RD/ \overline{WR} , \overline{WRxx} , and other pins are shown in the examples of access waveforms in this section, these are examples when pin settings are performed by the pin function controller. For details, see section 23, Pin Function Controller (PFC). Do not perform any operation except for area 0 read access until the pin settings by the program is completed.

Initial Settings of Data Bus Widths for Areas 0 to 7

The initial settings of data bus widths of areas 0 to 7 can be selected at a time as 16 bits or 32 bits in the SH7286 or 8 bits or 16 bits in the SH7285 and SH7243.

In on-chip ROM-disabled mode, the data bus width of area 0 cannot be changed from its initial setting after a power-on reset, but the data bus widths of areas 1 to 7 can be changed by register settings in the program. In on-chip ROM-enabled mode, all the data bus widths of areas 0 to 7 can be changed by register settings in the program. Note that data bus widths will be restricted depending on memory types.

• Initial Settings of Big Endian / Little Endian

The initial settings of byte-data alignment of areas 1 to 7 can be selected as big endian or little endian. In on-chip ROM-disabled mode, the endianness of area 0 cannot be changed from its initial setting after a power-on reset, but the endianness of areas 1 to 7 can be changed by register settings in the program. In on-chip ROM-enabled mode, all the endianness of areas 1 to 7 can be changed by register settings in the program. Area 0 cannot be selected as little endian. Since the instruction fetch is mixed with the 32- and 16-bit access and the allocation to the little endian area is difficult, the instruction must be executed within the big endian area.

For details of mode settings, see section 3, MCU Operating Modes.

9.4 Register Descriptions

The BSC has the following registers.

Do not access spaces other than area 0 until settings of the connected memory interface are completed.

Table 9.4 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Common control register	CMNCR	R/W	H'00001010	H'FFFC0000	32
CSn space bus control register	CSnBCR	R/W	H'36DB0400*	H'FFFC 0004 to H'FFFC 0020	32
CSn space wait control register	CSnWCR	R/W	H'00000500	H'FFFC0028 to H'FFFC 0044	32
SDRAM control register	SDCR	R/W	H'00000000	H'FFFC004C	32
Refresh timer control/status register	RTCSR	R/W	H'00000000	H'FFFC0050	32
Refresh timer counter	RTCNT	R/W	H'00000000	H'FFFC0054	32
Refresh time constant register	RTCOR	R/W	H'00000000	H'FFFC0058	32
Bus function extending register	BSCEHR	R/W	H'0000	H'FFFE3C1A	16

Note: * Value when selecting the16-bit bus width with the external pin (MD0). When selecting the 32-bit bus width, the initial value will be H'36DB 0600 and when selecting the 8-bit bus width, the initial value will be H'36DB 0200.

9.4.1 Common Control Register (CMNCR)

CMNCR is a 32-bit register that controls the common items for each area. This register is initialized to H'00001010 by a power-on reset and retains the value by a manual reset and in software standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	1	-	-	-	-	-	-	-	-	-1	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	BLOCK	DPRT	Y[1:0]	D	MAIW[2:	0]	DMA IWA	-	-	HIZ CKIO	HIZ MEM	HIZ CNT
Initial value:	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
11	BLOCK	0	R/W	Bus Lock
				Specifies whether or not the $\overline{\mbox{BREQ}}$ signal is received.
				0: Receives BREQ.
				1: Does not receive BREQ.
10, 9	DPRTY[1:0]	00	R/W	DMA Burst Transfer Priority
				Specify the priority for a refresh request/bus mastership request during DMA burst transfer.
				00: Accepts a refresh request and bus mastership request during DMA burst transfer.
				01: Accepts a refresh request but does not accept a bus mastership request during DMA burst transfer.
				 Accepts neither a refresh request nor a bus mastership request during DMA burst transfer.
				11: Reserved (setting prohibited)

Bit	Bit Name	Initial Value	R/W	Description
8 to 6	DMAIW[2:0]	000	R/W	Wait states between access cycles when DMA single address transfer is performed.
				Specify the number of idle cycles to be inserted after an access to an external device with DACK when DMA single address transfer is performed. The method of inserting idle cycles depends on the contents of DMAIWA.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted
5	DMAIWA	0	R/W	Method of inserting wait states between access cycles when DMA single address transfer is performed.
				Specifies the method of inserting the idle cycles specified by the DMAIW[2:0] bit. Clearing this bit will make this LSI insert the idle cycles when another device, which includes this LSI, drives the data bus after an external device with DACK drove it. However, when the external device with DACK drives the data bus continuously, idle cycles are not inserted. Setting this bit will make this LSI insert the idle cycles after an access to an external device with DACK, even when the continuous access cycles to an external device with DACK are performed.
				 Idle cycles inserted when another device drives the data bus after an external device with DACK drove it.
				Idle cycles always inserted after an access to an external device with DACK
4	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.

Bit	Bit Name	Initial Value	R/W	Description
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2	HIZCKIO	0	R/W	High-Z CK Control
				Specifies the state in CK standby mode and when bus mastership is released.
				 CK is in high impedance state in standby mode and bus-released state.
				1: CK is driven in standby mode and bus-released state.
1	HIZMEM	0	R/W	High-Z Memory Control
				Specifies the pin state in standby mode for A25 to A0, BS, CSn, RD/WR, WRxx/DQMxx, AH, and RD. At bus-released state, these pins are in high-impedance state regardless of the setting value of the HIZMEM bit.
				0: High impedance in standby mode.
				1: Driven in standby mode
0	HIZCNT	0	R/W	High-Z Control
				Specifies the state in standby mode and bus-released state for CKE, RASL, CASL, RASU, and CASU.
				0: CKE, \overline{RASL} , \overline{CASL} , \overline{RASU} , and \overline{CASU} are in high-
				impedance state in standby mode and bus-released
				state.
				1: CKE, RASL, CASL, RASU, and CASU are driven in standby mode and bus-released state.

CSn Space Bus Control Register (CSnBCR) (n = 0 to 7) 9.4.2

CSnBCR is a 32-bit readable/writable register that specifies the type of memory connected to a space, data bus width of an area, endian, and the number of waits between access cycles. This register is initialized to H'36DB0x00 by a power-on reset and retains the value by a manual reset and in software standby mode.

Do not access external memory other than area 0 until CSnBCR initial setting is completed.

Idle cycles may be inserted even when they are not specified. For details, see section 9.5.10, Wait between Access Cycles.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	IWW[2:0]		IWRWD[2:0]			IWRWS[2:0]			IWRRD[2:0]			IWRRS[2:0]			
Initial value: R/W:	0 R	0 R/W	1 R/W	1 R/W	0 R/W	1 R/W	1 R/W	0 R/W	1 R/W	1 R/W	0 R/W	1 R/W	1 R/W	0 R/W	1 R/W	1 R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	TYPE[2:0]		ENDIAN BSZ[1:0]		-	-	-	-	-	-	-	-	-		
Initial value: R/W:	0 R	0 R/W	0 R/W	0 R/W	0 R/W	0* R/W	1* R/W	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R

		Initial		
Bit	Bit Name	Value	R/W	Description
31	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
30 to 28	IWW[2:0]	011	R/W	Idle Cycles between Write-Read Cycles and Write-Write Cycles
				These bits specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target access cycles are the write-read cycle and write-write cycle.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted

Bit	Bit Name	Initial Value	R/W	Description
27 to 25	IWRWD[2:0]		R/W	Idle Cycles for Another Space Read-Write
				Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target access cycle is a read-write one in which continuous access cycles switch between different spaces.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted
24 to 22	IWRWS[2:0]	011	R/W	Idle Cycles for Read-Write in the Same Space
				Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target cycle is a read-write cycle of which continuous access cycles are for the same space.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted

		Initial		
Bit	Bit Name	Value	R/W	Description
21 to 19	IWRRD[2:0]	011	R/W	Idle Cycles for Read-Read in Another Space
				Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target cycle is a read-read cycle of which continuous access cycles switch between different spaces.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted
18 to 16	IWRRS[2:0]	011	R/W	Idle Cycles for Read-Read in the Same Space
				Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target cycle is a read-read cycle of which continuous access cycles are for the same space.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	TYPE[2:0]	000	R/W	Specify the type of memory connected to a space.
				000: Normal space
				001: Burst ROM (clock asynchronous)
				010: MPX-I/O
				011: SRAM with byte selection
				100: SDRAM
				101: Reserved (setting prohibited)
				110: Reserved (setting prohibited)
				111: Burst ROM (clock synchronous)
				For details of memory type in each area, see tables 9.2 and 9.3.
11	ENDIAN	0	R/W	Endian Select
				Specifies data alignment in a space.
				0: Big endian
				1: Little endian

Bit	Bit Name	Initial Value	R/W	Description
10, 9	BSZ[1:0]	01*	R/W	Data Bus Width Specification
				Specify the data bus widths of spaces.
				00: Reserved (setting prohibited)
				01: 8-bit size
				10: 16-bit size
				11: 32-bit size (only in SH7286, Setting prohibited both in the SH7285 and SH7243)
				For MPX-I/O, selects bus width by address.
				Notes: 1. If area 5 is specified as MPX-I/O, the bus width can be specified as 8 bits or 16 bits by the address according to the SZSEL bit in CS5WCR by specifying the BSZ[1:0] bits to 11. The fixed bus width can be specified as 8 bits or 16 bits.
				2. The initial data bus width for areas 0 to 7 is specified by external pins. In on-chip ROM-disabled mode, writing to the BSZ1 and BSZ0 bits in CS0BCR is ignored, but the bus width settings in CS1BCR to CS7BCR can be modified. In on-chip ROM-enabled mode, the bus width settings in CS0BCR to CS7BCR can be modified.
				 If area 2 or area 3 is specified as SDRAM space, the bus width can be specified as 16 bits or 32 bits.
				 If area 0 or 4 is specified as clock- synchronous burst ROM space, the bus width can be specified as 16 bits only.
8 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Note: * Details of Initial value of this bit are shown below according to the product and MCU operating mode.

Mode	SH7243	SH7285	SH7286
Mode 0	10	10	11
Mode 1	01	01	10
Mode 2	01	01	01
Mode 3	01	01	01

9.4.3 CSn Space Wait Control Register (CSnWCR) (n = 0 to 7)

CSnWCR specifies various wait cycles for memory access. The bit configuration of this register varies as shown below according to the memory type (TYPE2 to TYPE0) specified by the CSn space bus control register (CSnBCR). Specify CSnWCR before accessing the target area. Specify CSnBCR first, then specify CSnWCR.

CSnWCR is initialized to H'00000500 by a power-on reset and retains the value by a manual reset and in software standby mode.

(1) Normal Space, SRAM with Byte Selection, MPX-I/O

CS0WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	BAS	-	-	-	-
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	1	SW	[1:0]		WR[3:0]		WM	-	1	-	-	HW	[1:0]	
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R/W	R	R	R	R	R/W	R/W									

Bit	Bit Name	Initial Value	R/W	Description
31 to 21	*	All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
20	BAS*	0	R/W	Byte Access Selection when SRAM with Byte Selection is Used
				Specifies the WRxx and RD/WR signal timing when the SRAM interface with byte selection is used.
				0: Asserts the WRxx signal at the read/write timing and asserts the RD/WR signal during the write access cycle.
				Asserts the WRxx signal during the read/write access cycle and asserts the RD/WR signal at the write timing.
19 to 13	*	All 0	R/W	Reserved
				Set these bits to 0 when the interface for normal space or SRAM with byte selection is used.
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, $\overline{\text{CSO}}$ Assertion to $\overline{\text{RD}}$, $\overline{\text{WRxx}}$ Assertion
				Specify the number of delay cycles from address and $\overline{\text{CSO}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WRxx}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
-				11: 3.5 cycles

Bit	Bit Name	Initial Value	R/W	Description
10 to 7	WR[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of cycles that are necessary for read/write access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
1, 0	HW[1:0]	00	R/W	Delay Cycles from RD, WRxx Negation to Address, CS0 Negation
				Specify the number of delay cycles from RD and $\overline{\text{WRxx}}$ negation to address and $\overline{\text{CS0}}$ negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

Note * To connect the burst ROM to the CS0 space and switch to the burst ROM interface after activation in ROM-disabled mode, set the TYPE[2:0] bits in CS0BCR after setting the burst number by the bits 20 and 21 and the burst wait cycle number by the bits 16 and 17. Do not write 1 to the reserved bits other than above bits.

• CS1WCR, CS7WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	1	-	-	-	-	-	1	-	-	-	BAS	1		WW[2:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R/W	R/W	R/W
D.:			40	4.0		4.0			_		_		•			
Bit:	15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	0
	-	-	-	sw	[1:0]		WR	[3:0]		WM	-	-	-	-	HW[1:0]	
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 21	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20	BAS	0	R/W	SRAM with Byte Selection Byte Access Select
				Specifies the \overline{WRxx} and RD/ \overline{WR} signal timing when the SRAM interface with byte selection is used.
				0: Asserts the WRxx signal at the read/write timing and asserts the RD/WR signal during the write access cycle.
				 Asserts the WRxx signal during the read/write access cycle and asserts the RD/WR signal at the write timing.

Bit	Bit Name	Initial Value	R/W	Description
19	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
18 to 16	WW[2:0]	000	R/W	Number of Write Access Wait Cycles
				Specify the number of cycles that are necessary for write access.
				000: The same cycles as WR[3:0] setting (number of read access wait cycles)
				001: No cycle
				010: 1 cycle
				011: 2 cycles
				100: 3 cycles
				101: 4 cycles
				110: 5 cycles
				111: 6 cycles
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, CSn Assertion to RD, WRxx Assertion
				Specify the number of delay cycles from address and CSn assertion to RD and WRxx assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

Bit	Bit Name	Initial Value	R/W	Description
10 to 7	WR[3:0]	1010	R/W	Number of Read Access Wait Cycles
				Specify the number of cycles that are necessary for read access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	HW[1:0]	00	R/W	Delay Cycles from RD, WRxx Negation to Address, CSn Negation
				Specify the number of delay cycles from RD and \overline{WRxx} negation to address and \overline{CSn} negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles
				•

• CS2WCR, CS3WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	1	1	1	-	-	-	1	1	1	BAS	-	-	1	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	1	1	-		WR[3:0]		WM	1	-	-	1	1	-
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 21	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20	BAS	0	R/W	SRAM with Byte Selection Byte Access Select
				Specifies the $\overline{\text{WRxx}}$ and RD/ $\overline{\text{WR}}$ signal timing when the SRAM interface with byte selection is used.
				0: Asserts the WRxx signal at the read timing and asserts the RD/WR signal during the write access cycle.
				 Asserts the WRxx signal during the read access cycle and asserts the RD/WR signal at the write timing.
19 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 7	WR[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of cycles that are necessary for read/write access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• CS4WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	1	-	-	-	-	-	-	-	-	BAS	-		WW[2:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	SW	[1:0]		WR	[3:0]		WM	-	-	-	-	HW	[1:0]
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 21	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20	BAS	0	R/W	SRAM with Byte Selection Byte Access Select
				Specifies the WRxx and RD/WR signal timing when the SRAM interface with byte selection is used.
				0: Asserts the WRxx signal at the read timing and asserts the RD/WR signal during the write access cycle.
				 Asserts the WRxx signal during the read access cycle and asserts the RD/WR signal at the write timing.
19	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
18 to 16	WW[2:0]	000	R/W	Number of Write Access Wait Cycles
				Specify the number of cycles that are necessary for write access.
				000: The same cycles as WR[3:0] setting (number of read access wait cycles)
				001: No cycle
				010: 1 cycle
				011: 2 cycles
				100: 3 cycles
				101: 4 cycles
				110: 5 cycles
				111: 6 cycles

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, $\overline{\text{CS4}}$ Assertion to $\overline{\text{RD}}$, $\overline{\text{WE}}$ Assertion
				Specify the number of delay cycles from address and $\overline{\text{CS4}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WE}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles
10 to 7	WR[3:0]	1010	R/W	Number of Read Access Wait Cycles
				Specify the number of cycles that are necessary for read access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)

Bit	Bit Name	Initial Value	R/W	Description
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	HW[1:0]	00	R/W	Delay Cycles from RD, WRxx Negation to Address, CS4 Negation
				Specify the number of delay cycles from RD and \overline{WRxx} negation to address and $\overline{CS4}$ negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

• CS5WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	SZSEL	MPXW/ BAS	-		WW[2:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	-	-	SW[1:0]		WR	[3:0]		WM	-			-	HW[1:0]
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 22	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description							
21	SZSEL	0	R/W	MPX-I/O	Interface Bus V	Width Specificati	ion				
				BSZ[1:0] valid only	of CS5BCR are when area 5 is	select the bus we specified as 1 s specified as Maran Maran SH72	1. This bit is PX-I/O. Always				
				0: Selects the bus width by address A14							
				1: Selects	s the bus width	by address A21					
						n the SZSEL bit are summarized					
				SZSEL	A14	A21	Bus Width				
				0	0	Not affected	8 bits				
				0	1	Not affected	16 bits				
				1	Not affected	0	8 bits				
				1	Not affected	1	16 bits				
20	MPXW	0	R/W	MPX-I/O	Interface Addre	ess Wait					
			This bit setting is valid only when area 5 is sp MPX-I/O. Specifies the address cycle insertion MPX-I/O interface.								
				0: Inserts	no wait cycle						
				1: Inserts	1 wait cycle						
	BAS	0	R/W	SRAM wi	th Byte Selection	on Byte Access	Select				
					etting is valid o th byte selectio	nly when area 5 on.	is specified as				
				•		RD/WR signal in byte selection i	•				
						nal at the read t gnal during the					
						nal during the re RD/WR signal a					
19	_	0	R	Reserved	l						
				This bit is always be	•	s 0. The write v	alue should				
1											

Page 276 of 1778

Bit	Bit Name	Initial Value	R/W	Description
18 to 16	WW[2:0]	000	R/W	Number of Write Access Wait Cycles
				Specify the number of cycles that are necessary for write access.
				000: The same cycles as WR[3:0] setting (number of read access wait cycles)
				001: No cycle
				010: 1 cycle
				011: 2 cycles
				100: 3 cycles
				101: 4 cycles
				110: 5 cycles
				111: 6 cycles
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, CS5 Assertion to RD, WE Assertion
				Specify the number of delay cycles from address and $\overline{\text{CS5}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WE}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

		Initial					
Bit	Bit Name	Value	R/W	Description			
10 to 7	WR[3:0]	1010	R/W	Number of Read Access Wait Cycles			
				Specify the number of cycles that are necessary for read access.			
				0000: No cycle			
				0001: 1 cycle			
				0010: 2 cycles			
				0011: 3 cycles			
				0100: 4 cycles			
				0101: 5 cycles			
				0110: 6 cycles			
				0111: 8 cycles			
				1000: 10 cycles			
				1001: 12 cycles			
				1010: 14 cycles			
				1011: 18 cycles			
				1100: 24 cycles			
				1101: Reserved (setting prohibited)			
				1110: Reserved (setting prohibited)			
				1111: Reserved (setting prohibited)			
6	WM	0	R/W	External Wait Mask Specification			
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.			
				0: External wait input is valid			
				1: External wait input is ignored			
5 to 2	_	All 0	R	Reserved			
				These bits are always read as 0. The write value should always be 0.			

		Initial		
Bit	Bit Name	Value	R/W	Description
1, 0	HW[1:0]	00	R/W	Delay Cycles from RD, WRxx Negation to Address, CS5 Negation
				Specify the number of delay cycles from RD and WRxx negation to address and CS5 negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

CS6WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	1	-	-	-	-	1	-	-	1	BAS	-	1	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	1	SW[[1:0]		WR[3:0]			WM	-	-	-	-	HW	[1:0]
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 21	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20	BAS	0	R/W	SRAM with Byte Selection Byte Access Select
				Specifies the \overline{WRxx} and RD/ \overline{WR} signal timing when the SRAM interface with byte selection is used.
				0: Asserts the WRxx signal at the read timing and asserts the RD/WR signal during the write access cycle.
				 Asserts the WRxx signal during the read/write access cycle and asserts the RD/WR signal at the write timing.
19 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, $\overline{\text{CS6}}$ Assertion to $\overline{\text{RD}}$, $\overline{\text{WRxx}}$ Assertion
				Specify the number of delay cycles from address, $\overline{\text{CS6}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WRxx}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles
10 to 7	WR[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of cycles that are necessary for read/write access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WN	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification of this bit is valid even when the number of access wait cycles is 0.
				0: The external wait input is valid
				1: The external wait input is ignored
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
1, 0	HW[1:0]	00	R/W	Number of Delay Cycles from \overline{RD} , \overline{WRxx} Negation to Address, $\overline{CS6}$ Negation
				Specify the number of delay cycles from \overline{RD} , \overline{WRxx} negation to address, and $\overline{CS6}$ negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

(2) Burst ROM (Clock Asynchronous)

• CS0WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	1	-	-	-	-	-	BST	[1:0]	-	-	BW	[1:0]
Initial value: R/W:	0 R	0 R/W	0 R/W	0 R	0 R	0 R/W	0 R/W									
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-		W[3:0]			WM	-	-	-	-	-	-
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 22	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description							
21, 20	BST[1:0]	00	R/W	Burst Count S	Specification						
				Specify the b		16-byte access. These bits					
				Bus Width	BST[1:0]	Burst count					
				8 bits	00	16 burst × one time					
					01	4 burst × four times					
				16 bits	00	8 burst × one time					
					01	2 burst × four times					
					10	4-4 or 2-4-2 burst					
19, 18	_	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.							
17, 16	BW[1:0]	00	R/W	Number of Bu	ırst Wait Cycle	es					
					second or sub	cycles to be inserted sequent access cycles in					
				00: No cycle							
				01: 1 cycle							
				10: 2 cycles							
				11: 3 cycles							
15 to 11	_	All 0	R	Reserved							
				These bits are should always	-	as 0. The write value					

Bit	Bit Name	Initial Value	R/W	Description
10 to 7	W[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of wait cycles to be inserted in the first access cycle.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• CS4WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	-	-	1	-	-	-	-	1	1	-	BST	[1:0]	-	1	BW[1:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R	R	R/W	R/W	
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	-	-	1	SW[1:0]		W[S	3:0]		WM	-	-	1	1	HW[1:0]	
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W	

		Initial				
Bit	Bit Name	Value	R/W	Description		
31 to 22	_	All 0	R	Reserved		
				These bits are should always		as 0. The write value
21, 20	BST[1:0]	00	R/W	Burst Count S	pecification	
				Specify the bumust not be se		16-byte access. These bits
				Bus Width	BST[1:0]	Burst count
				8 bits	00	16 burst × one time
					01	4 burst × four times
				16 bits	00	8 burst × one time
					01	2 burst × four times
					10	4-4 or 2-4-2 burst
19, 18	_	All 0	R	Reserved		
				These bits are should always	-	as 0. The write value
17, 16	BW[1:0]	00	R/W	Number of Bu	rst Wait Cycle	es
						cycles to be inserted sequent access cycles in
				00: No cycle		
				01: 1 cycle		
				10: 2 cycles		
				11: 3 cycles		

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, $\overline{\text{CS4}}$ Assertion to $\overline{\text{RD}}$, $\overline{\text{WE}}$ Assertion
				Specify the number of delay cycles from address and $\overline{\text{CS4}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WE}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles
10 to 7	W[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of wait cycles to be inserted in the first access cycle.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)

Bit	Bit Name	Initial Value	R/W	Description
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	HW[1:0]	00	R/W	Delay Cycles from RD, WRxx Negation to Address, CS4 Negation
				Specify the number of delay cycles from $\overline{\text{RD}}$ and $\overline{\text{WRxx}}$ negation to address and $\overline{\text{CS4}}$ negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

Initial

(3) SDRAM*

• CS2WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	-	1	-	-	A2CI	L[1:0]	1	-	-	-	-	1	-
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/W	R/W	R	R	R	R	R	R	R

		initiai		
Bit	Bit Name	Value	R/W	Description
31 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
9	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
8, 7	A2CL[1:0]	10	R/W	CAS Latency for Area 2
				Specify the CAS latency for area 2.
				00: 1 cycle
				01: 2 cycles
				10: 3 cycles
				11: 4 cycles
6 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Note: * If only one area is connected to the SDRAM, specify area 3. In this case, specify area 2 as normal space or SRAM with byte selection.

CS3WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	WTRF	P[1:0]*	-	WTRCI	D[1:0]*	-	A3Cl	_[1:0]	1	-	TRWL	.[1:0]*	-	WTRO	0[1:0]*
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R	R/W	R/W	R	R/W	R/W	R	R	R/W	R/W	R	R/W	R/W

Note: * If both areas 2 and 3 are specified as SDRAM, WTRP[1:0], WTRCD[1:0], TRWL[1:0], and WTRC[1:0] bit settings are used in both areas in common.

Bit	Bit Name	Initial Value	R/W	Description
31 to 15	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
14, 13	WTRP[1:0]*	00	R/W	Number of Auto-Precharge Completion Wait Cycles
				Specify the number of minimum precharge completion wait cycles as shown below.
				 From the start of auto-precharge and issuing of ACTV command for the same bank
				 From issuing of the PRE/PALL command to issuing of the ACTV command for the same bank
				Till entering power-down mode or deep power- down mode
				 From the issuing of PALL command to issuing REF command in auto-refresh mode
				 From the issuing of PALL command to issuing SELF command in self-refresh mode
				The setting for areas 2 and 3 is common.
				00: No cycle
				01: 1 cycle
				10: 2 cycles
				11: 3 cycles

Bit	Bit Name	Initial Value	R/W	Description
12	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
11, 10	WTRCD[1:0]*	01	R/W	Number of Wait Cycles between ACTV Command and READ(A)/WRIT(A) Command
				Specify the minimum number of wait cycles from issuing the ACTV command to issuing the READ(A)/WRIT(A) command. The setting for areas 2 and 3 is common.
				00: No cycle
				01: 1 cycle
				10: 2 cycles
				11: 3 cycles
9	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
8, 7	A3CL[1:0]	10	R/W	CAS Latency for Area 3
				Specify the CAS latency for area 3.
				00: 1 cycle
				01: 2 cycles
				10: 3 cycles
				11: 4 cycles
6, 5		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
4, 3	TRWL[1:0]*	00	R/W	Number of Auto-Precharge Startup Wait Cycles
				Specify the number of minimum auto-precharge startup wait cycles as shown below.
				 Cycle number from the issuance of the WRITA command by this LSI until the completion of autoprecharge in the SDRAM. Equivalent to the cycle number from the issuance of the WRITA command until the issuance of the ACTV command. Confirm that how many cycles are required between the WRITE command receive in the SDRAM and the auto-precharge activation, referring to each SDRAM data sheet. And set the cycle number so as not to exceed the cycle number specified by this bit. Cycle number from the issuance of the WRITA command until the issuance of the PRE command. This is the case when accessing another low address in the same bank in bank active mode. The setting for areas 2 and 3 is common.
				00: No cycle 01: 1 cycle
				10: 2 cycles
				11: 3 cycles
2		0	R	Reserved
		J	. (This bit is always read as 0. The write value should always be 0.

Page 290 of 1778

Bit	Bit Name	Initial Value	R/W	Description
1, 0	WTRC[1:0]*	00	R/W	Number of Idle Cycles from REF Command/Self- Refresh Release to ACTV/REF/MRS Command
				Specify the number of minimum idle cycles in the periods shown below.
				 From the issuance of the REF command until the issuance of the ACTV/REF/MRS command
				• From releasing self-refresh until the issuance of the ACTV/REF/MRS command.
				The setting for areas 2 and 3 is common.
				00: 2 cycles
				01: 3 cycles
				10: 5 cycles
				11: 8 cycles

Note: * If both areas 2 and 3 are specified as SDRAM, WTRP[1:0], WTRCD[1:0], TRWL[1:0], and WTRC[1:0] bit settings are used in both areas in common.

If only one area is connected to the SDRAM, specify area 3. In this case, specify area 2 as normal space or SRAM with byte selection.

(4) Burst ROM (Clock Synchronous)

• CSOWCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	BW[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	1	1	1	1		W[S	3:0]		WM	1	-	1	-	-	-
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
	Dit Name			<u> </u>
31 to 18	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
17, 16	BW[1:0]	00	R/W	Number of Burst Wait Cycles
				Specify the number of wait cycles to be inserted between the second or subsequent access cycles in burst access.
				00: No cycle
				01: 1 cycle
				10: 2 cycles
				11: 3 cycles
15 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 7	W[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of wait cycles to be inserted in the first access cycle.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

9.4.4 SDRAM Control Register (SDCR)

SDCR specifies the method to refresh and access SDRAM, and the types of SDRAMs to be connected.

SDCR is initialized to H'00000000 by a power-on reset and retains the value by a manual reset and in software standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	1	-	A2RO	W[1:0]	-	A2CO	L[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	DEEP	SLOW	RFSH	RMODE	PDOWN	BACTV	-	-	-	A3RO	W[1:0]	-	A3CO	L[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R	R/W	R/W

D.,	D'I N	Initial	D 044	Post talls
Bit	Bit Name	Value	R/W	Description
31 to 21	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20, 19	A2ROW[1:0]	00	R/W	Number of Bits of Row Address for Area 2
				Specify the number of bits of row address for area 2.
				00: 11 bits
				01: 12 bits
				10: 13 bits
				11: Reserved (setting prohibited)
18	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
17, 16	A2COL[1:0]	00	R/W	Number of Bits of Column Address for Area 2
				Specify the number of bits of column address for area 2.
				00: 8 bits
				01: 9 bits
				10: 10 bits
				11: Reserved (setting prohibited)
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13	DEEP	0	R/W	Deep Power-Down Mode
				This bit is valid for low-power SDRAM. If the RFSH or RMODE bit is set to 1 while this bit is set to 1, the deep power-down entry command is issued and the low-power SDRAM enters deep power-down mode.
				0: Self-refresh mode
				1: Deep power-down mode
12	SLOW	0	R/W	Low-Frequency Mode
				Specifies the output timing of command, address, and write data for SDRAM and the latch timing of read data from SDRAM. Setting this bit makes the hold time for command, address, write and read data extended for half cycle (output or read at the falling edge of CK). This mode is suitable for SDRAM with low-frequency clock.
				 Command, address, and write data for SDRAM is output at the rising edge of CK. Read data from SDRAM is latched at the rising edge of CK.
				 Command, address, and write data for SDRAM is output at the falling edge of CK. Read data from SDRAM is latched at the falling edge of CK.
11	RFSH	0	R/W	Refresh Control
				Specifies whether or not the refresh operation of the SDRAM is performed.
				0: No refresh
				1: Refresh

Bit	Bit Name	Initial Value	R/W	Description
10	RMODE	0	R/W	Refresh Control
				Specifies whether to perform auto-refresh or self-refresh when the RFSH bit is 1. When the RFSH bit is 1 and this bit is 1, self-refresh starts immediately. When the RFSH bit is 1 and this bit is 0, auto-refresh starts according to the contents that are set in registers RTCSR, RTCNT, and RTCOR.
				0: Auto-refresh is performed
				1: Self-refresh is performed
9	PDOWN	0	R/W	Power-Down Mode
				Specifies whether the SDRAM will enter power-down mode after the access to the SDRAM. With this bit being set to 1, after the SDRAM is accessed, the CKE signal is driven low and the SDRAM enters power-down mode.
				0: The SDRAM does not enter power-down mode after
				being accessed.
				1: The SDRAM enters power-down mode after being
				accessed.
8	BACTV	0	R/W	Bank Active Mode
				Specifies to access whether in auto-precharge mode (using READA and WRITA commands) or in bank active mode (using READ and WRIT commands).
				O: Auto-precharge mode (using READA and WRITA commands)
				Bank active mode (using READ and WRIT commands)
				Note: Bank active mode can be set only in area 3, and only the 16-bit bus width can be set. When both the CS2 and CS3 spaces are set to SDRAM, specify auto-precharge mode.
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
4, 3	A3ROW[1:0]	00	R/W	Number of Bits of Row Address for Area 3
				Specify the number of bits of the row address for area 3.
				00: 11 bits
				01: 12 bits
				10: 13 bits
				11: Reserved (setting prohibited)
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
1, 0	A3COL[1:0]	00	R/W	Number of Bits of Column Address for Area 3
				Specify the number of bits of the column address for area 3.
				00: 8 bits
				01: 9 bits
				10: 10 bits
				11: Reserved (setting prohibited)

9.4.5 Refresh Timer Control/Status Register (RTCSR)

RTCSR specifies various items about refresh for SDRAM. RTCSR is initialized to H'00000000 by a power-on reset and retains the value by a manual reset and in software standby mode.

When RTCSR is written, the upper 16 bits of the write data must be H'A55A to cancel write protection.

The phase of the clock for incrementing the count in the refresh timer counter (RTCNT) is adjusted only by a power-on reset. Note that there is an error in the time until the compare match flag is set for the first time after the timer is started with the CKS[2:0] bits being set to a value other than B'000.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value: R/W:	0 R	0 R	0 R	0 R	0 R											
	- 11	- 11	11	11	11	11	- 11	- 11	- 11	11	11	11	11	- 11	11	11
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	CMF	CMIE		CKS[2:0]		RRC[2:0	1
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0.
7	CMF	0	R/W	Compare Match Flag
				Indicates that a compare match occurs between the refresh timer counter (RTCNT) and refresh time constant register (RTCOR). This bit is set or cleared in the following conditions.
				 Clearing condition: When 0 is written in CMF after reading out RTCSR during CMF = 1.
				1: Setting condition: When the condition RTCNT = RTCOR is satisfied.

Bit	Bit Name	Initial Value	R/W	Description
6	CMIE	0	R/W	Compare Match Interrupt Enable
				Enables or disables CMF interrupt requests when the CMF bit in RTCSR is set to 1.
				0: Disables CMF interrupt requests.
				1: Enables CMF interrupt requests.
5 to 3	CKS[2:0]	000	R/W	Clock Select
				Select the clock input to count-up the refresh timer counter (RTCNT).
				000: Stop the counting-up
				001: Вф/4
				010: Βφ/16
				011: Βφ/64
				100: Bφ/256
				101: Βφ/1024
				110: Βφ/2048
				111: Bφ/4096
2 to 0	RRC[2:0]	000	R/W	Refresh Count
				Specify the number of continuous refresh cycles, when the refresh request occurs after the coincidence of the values of the refresh timer counter (RTCNT) and the refresh time constant register (RTCOR). These bits can make the period of occurrence of refresh long.
				000: 1 time
				001: 2 times
				010: 4 times
				011: 6 times
				100: 8 times
				101: Reserved (setting prohibited)
				110: Reserved (setting prohibited)
				111: Reserved (setting prohibited)

9.4.6 Refresh Timer Counter (RTCNT)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	1	-	-	-	-	-								
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							

RTCNT is an 8-bit counter that increments using the clock selected by bits CKS[2:0] in RTCSR. When RTCNT matches RTCOR, RTCNT is cleared to 0. The value in RTCNT returns to 0 after counting up to 255. When the RTCNT is written, the upper 16 bits of the write data must be H'A55A to cancel write protection. This counter is initialized to H'00000000 by a power-on reset and retains the value by a manual reset and in software standby mode.

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0.
7 to 0		All 0	R/W	8-Bit Counter

9.4.7 Refresh Time Constant Register (RTCOR)

RTCOR is an 8-bit register. When RTCOR matches RTCNT, the CMF bit in RTCSR is set to 1 and RTCNT is cleared to 0.

When the RFSH bit in SDCR is 1, a memory refresh request is issued by this matching signal. This request is maintained until the refresh operation is performed. If the request is not processed when the next matching occurs, the previous request is ignored.

The REFOUT signal can be asserted when a refresh request is generated while the bus is released. For details, see the description of Relationship between Refresh Requests and Bus Cycles in section 9.5.6 (9), Relationship between Refresh Requests and Bus Cycles, and section 9.5.11, Bus Arbitration.

When the CMIE bit in RTCSR is set to 1, an interrupt request is issued by this matching signal. The request continues to be output until the CMF bit in RTCSR is cleared. Clearing the CMF bit only affects the interrupt request and does not clear the refresh request. Therefore, a combination of refresh request and interval timer interrupt can be specified so that the number of refresh requests are counted by using timer interrupts while refresh is performed periodically.

When RTCOR is written, the upper 16 bits of the write data must be H'A55A to cancel write protection. This register is initialized to H'00000000 by a power-on reset and retains the value by a manual reset and in software standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value: R/W:	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R								
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
leitiel velve.																
Initial value: R/W:	0 R	0 R/W														

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0.
7 to 0		All 0	R/W	8-Bit Register

9.4.8 Bus Function Extending Register (BSCEHR)

BSCEHR is a 16-bit register that specifies the timing of DTC or DMAC bus release. It is used to give priority to DTC or DMAC transfer or reduce the number of cycles in which the DTC is active.

For the differences in DTC operation according to the combinations of the DTLOCK and DTBST bit settings, refer to section 8.5.9, DTC Bus Release Timing.

Setting the DTSA bit enables DTC short address mode. For details of the short address mode, see section 8.4. Location of Transfer Information and DTC Vector Table.

The DTPR bit selects the DTC activation priority used when multiple DTC activation requests are generated before DTC activation.

Do not modify this register while the DMAC or DTC is active.

Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DT LOCK	-	-	-	DTBST	DTSA	-	DTPR	-	-	-	-	-	-	-	-
Initial value: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W: R/W	R	R	R	R/W	R/W	R	R/W	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	DTLOCK	0	R/W	DTC Lock Enable
				Specifies the timing of DTC bus release.
				 The DTC releases the bus when the NOP instruction is issued after vector read, or after write-back of transfer information is completed.
				 The DTC releases the bus after vector read, when the NOP instruction is issued after vector read, after transfer information read, after a single data transfer, or after write-back of transfer information.
14 to 12	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
11	DTBST	0	R/W	DTC Burst Enable
				Selects whether the DTC continues operation without releasing the bus when multiple DTC activation requests are generated.
				The DTC releases the bus every time a DTC activation request has been processed.
				 The DTC continues operation without releasing the bus until all DTC activation requests have been processed.
				Notes: When this bit is set to 1, the following restrictions apply.
				 Clock setting through the frequency control register (FRQCR) must be Iφ : Bφ : Pφ : Mφ : Aφ = 8 : 4 : 4 : 8 : 4 or 8 : 4 : 4 : 4 : 4.
				The vector information must be stored in the on-chip ROM or on-chip RAM.
				The transfer information must be stored in the on-chip RAM.
				 Transfer must be between the on-chip RAM and an on-chip peripheral module or between the external memory and an on- chip peripheral module.
				Do not set the DTBST bit to 1, when the activation source is low-level setting for IRQ7 to IRQ0 and the RRS bit is set to 1.

Bit	Bit Name	Initial Value	R/W	Description
10	DTSA	0	R/W	DTC Short Address Mode
				Selects the short address mode in which only three longwords are required for DTC transfer information read.
				0: Four longwords are read as the transfer information. The transfer information is arranged as shown in the figure for normal mode in figure 8.2.
				1: Three longwords are read as the transfer information. The transfer information is arranged as shown in the figure for short address mode in figure 8.2.
				Note: The short address mode can be used only for transfer between an on-chip peripheral module and the on-chip RAM because the upper eight bits of SAR and DAR are assumed as all 1s.
9	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
8	DTPR	0	R/W	DTC Activation Priority
				Selects whether to start transfer from the first DTC activation request or according to the DTC activation priority when multiple DTC activation requests are generated before the DTC is activated.
				For details, see section 8.5.10, DTC Activation Priority Order.
				Starts transfer from the DTC activation request generated first.
				 Starts transfer according to the DTC activation priority.
				Notes: When this bit is set to 1, the following restrictions apply.
				 The vector information must be stored in the on-chip ROM or on-chip RAM.
				The transfer information must be stored in the on-chip RAM.
				The function for skipping the transfer information read step is always disabled.
				 Set this bit to 1 while DTLOCK = 0. The DTLOCK bit should not be set to 1.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

9.5 Operation

9.5.1 Endian/Access Size and Data Alignment

This LSI supports big endian in which the 0 address is the most significant byte (MSB), and little endian in which the 0 address is the least significant byte (LSB) in the byte data. In a space of areas 1 to 7, endian can be set by the CSnBCR setting while the target space is not accessed. In a space of area 0, the CSnBCR setting is invalid in on-chip ROM-disabled mode. In on-chip ROM-enabled mode, endian can be set by the CSnBCR setting in a space of areas 0 to 7.

For normal memory and SRAM with byte selection, the data bus width can be selected from three widths (8, 16, and 32 bits) in the SH7286 or two widths (8 and 16 bits) in the SH7285 and SH7243. For SDRAM, the data bus width can be selected from two widths (16 and 32 bits) in the SH7286 but only the 16-bit data bus width is available in the SH7285 and SH7243. For MPX-I/O, the data bus width is fixed at 8 bits or 16 bits, or 8 bits or 16 bits can be selected by the access address. Data alignment is performed in accordance with the data bus width of the device. This also means that when longword data is read from a byte-width device, the read operation must be done four times. In this LSI, data alignment and conversion of data length is performed automatically between the respective interfaces.

Tables 9.5 to 9.10 show the relationship between device data width and access unit. Note that addresses corresponding to the strobe signals for the 16-bit bus width differ between big endian and little endian. \overline{WRH} indicates the 0 address in big-endian mode, but \overline{WRL} indicates the 0 address in little-endian mode.

Area 0 cannot be selected as little endian. Since the instruction fetch is mixed with the 32- and 16-bit access and the allocation to the little endian area is difficult, the instruction must be executed within the big endian aera.

Table 9.5 32-Bit External Device Access and Data Alignment in Big-Endian Mode (Only in SH7286)

	Data Bus					Strobe 9	Signals	
Operation	D31 to D24	D23 to D16	D15 to D8	D7 to D0	WRHH, DQMUU	WRHL, DQMUL	WRH, DQMLU	WRL, DQMLL
Byte access at 0	Data 7 to 0	_	_	_	Assert	_	_	_
Byte access at 1	_	Data 7 to 0	_	_	_	Assert	_	_
Byte access at 2	_	_	Data 7 to 0	_	_	_	Assert	_
Byte access at 3	_	_	_	Data 7 to 0	_	_	_	Assert
Word access at 0	Data 15 to 8	Data 7 to 0	_	_	Assert	Assert	_	_
Word access at 2	_		Data 15 to 8	Data 7 to 0	_	_	Assert	Assert
Longword access at 0	Data 31 to 24	Data 23 to 16	Data 15 to 8	Data 7 to 0	Assert	Assert	Assert	Assert

Table 9.6 16-Bit External Device Access and Data Alignment in Big-Endian Mode

		Data	a Bus	Strobe Signals		
Operation		D15 to D8	D7 to D0	WRH, DQMLU	WRL, DQMLL	
Byte access at 0		Data 7 to 0	_	Assert	_	
Byte access at 1		_	Data 7 to 0	_	Assert	
Byte access at 2		Data 7 to 0	_	Assert	_	
Byte access at 3		_	Data 7 to 0	_	Assert	
Word access at 0		Data 15 to 8	Data 7 to 0	Assert	Assert	
Word access at 2		Data 15 to 8	Data 7 to 0	Assert	Assert	
Longword	1st time at 0	Data 23 to 16	Data 31 to 24	Assert	Assert	
access at 0	2nd time at 2	Data 7 to 0	Data 15 to 8	Assert	Assert	

Table 9.7 8-Bit External Device Access and Data Alignment in Big-Endian Mode

		Da	ta Bus	Strobe	Signals
Operation		D15 to D8	D7 to D0	WRH, DQMLU	WRL, DQMLL
Byte access at 0		_	Data 7 to 0	_	Assert
Byte access at 1		_	Data 7 to 0	_	Assert
Byte access at 2		_	Data 7 to 0	_	Assert
Byte access at 3		—	Data 7 to 0	_	Assert
Word access at 0	1st time at 0	_	Data 15 to 8	_	Assert
	2nd time at 1	_	Data 7 to 0	_	Assert
Word access at 2	1st time at 2	_	Data 15 to 8	_	Assert
	2nd time at 3	_	Data 7 to 0	_	Assert
Longword	1st time at 0	_	Data 31 to 24	_	Assert
access at 0	2nd time at 2	_	Data 23 to 16	_	Assert
	3rd time at 2	_	Data 15 to 8	_	Assert
	4th time at 3	_	Data 7 to 0	_	Assert

Table 9.8 32-Bit External Device Access and Data Alignment in Little-Endian Mode (Only in SH7286)

	Data Bus					Strobe	Signals	
Operation	D31 to D24	D23 to D16	D15 to D8	D7 to D0	WRHH, DQMUU	WRHL, DQMUL	WRH, DQMLU	WRL, DQMLL
Byte access at 0	_	_	_	Data 7 to 0	_	_	_	Assert
Byte access at 1	_	_	Data 7 to 0	_	_	_	Assert	_
Byte access at 2	_	Data 7 to 0	_	_	_	Assert	_	_
Byte access at 3	Data 7 to 0	_	_	_	Assert	_	_	_
Word access at 0	_	_	Data 15 to 8	Data 7 to 0	_	_	Assert	Assert
Word access at 2	Data 15 to 8	Data 7 to 0	_	_	Assert	Assert	_	_
Longword access at 0	Data 31 to 24	Data 23 to 16	Data 15 to 8	Data 7 to 0	Assert	Assert	Assert	Assert

Table 9.9 16-Bit External Device Access and Data Alignment in Little-Endian Mode

		Data	Bus	Strobe Signals		
Operation		D15 to D8	D7 to D0	WRH, DQMLU	WRL, DQMLL	
Byte access at 0		_	Data 7 to 0	_	Assert	
Byte access at 1		Data 7 to 0	_	Assert	_	
Byte access at 2		_	Data 7 to 0	_	Assert	
Byte access at 3		Data 7 to 0	_	Assert	_	
Word access at 0		Data 15 to 8	Data 7 to 0	Assert	Assert	
Word access at 2		Data 15 to 8	Data 7 to 0	Assert	Assert	
Longword	1st time at 0	Data 15 to 8	Data 7 to 0	Assert	Assert	
access at 0	2nd time at 2	Data 31 to 24	Data 23 to 16	Assert	Assert	

Table 9.10 8-Bit External Device Access and Data Alignment in Little-Endian Mode

		Dat	a Bus	Strobe	Signals
Operation		D15 to D8	D7 to D0	WRH, DQMLU	WRL, DQMLL
Byte access at 0		_	Data 7 to 0	_	Assert
Byte access at 1		_	Data 7 to 0	_	Assert
Byte access at 2		_	Data 7 to 0	_	Assert
Byte access at 3		_	Data 7 to 0	_	Assert
Word access at 0	1st time at 0	_	Data 7 to 0	_	Assert
	2nd time at 1	_	Data 15 to 8	_	Assert
Word access at 2	1st time at 2	_	Data 7 to 0	_	Assert
	2nd time at 3	_	Data 15 to 8	_	Assert
Longword	1st time at 0	_	Data 7 to 0	_	Assert
access at 0	2nd time at 2	_	Data 15 to 8	_	Assert
	3rd time at 2		Data 23 to 16	_	Assert
	4th time at 3	_	Data 31 to 24	_	Assert

9.5.2 Normal Space Interface

(1) Basic Timing

For access to a normal space, this LSI uses strobe signal output in consideration of the fact that mainly static RAM will be directly connected. When using SRAM with a byte-selection pin, see section 9.5.8, SRAM Interface with Byte Selection. Figure 9.2 shows the basic timings of normal space access. A no-wait normal access is completed in two cycles. The \overline{BS} signal is asserted for one cycle to indicate the start of a bus cycle.




Figure 9.2 Normal Space Basic Access Timing (Access Wait 0)

There is no access size specification when reading. The correct access start address is output in the least significant bit of the address, but since there is no access size specification, 16 bits are always read in case of a 16-bit device. When writing, only the \overline{WRxx} signal for the byte to be written is asserted.

It is necessary to output the data that has been read using \overline{RD} when a buffer is established in the data bus. The RD/\overline{WR} signal is in a read state (high output) when no access has been carried out. Therefore, care must be taken when controlling the external data buffer, to avoid collision.

Figures 9.3 and 9.4 show the basic timings of normal space access. If the WM bit in CSnWCR is cleared to 0, a Tnop cycle is inserted after the CSn space access to evaluate the external wait (figure 9.3). If the WM bit in CSnWCR is set to 1, external waits are ignored and no Tnop cycle is inserted (figure 9.4).




Figure 9.3 Continuous Access for Normal Space 1
Bus Width = 16 Bits, Longword Access, CSnWCR.WM Bit = 0
(Access Wait = 0, Cycle Wait = 0)




Figure 9.4 Continuous Access for Normal Space 2

Bus Width = 16 Bits, Longword Access, CSnWCR.WM Bit = 1

(Access Wait = 0, Cycle Wait = 0)




Figure 9.5 Example of 32-Bit Data-Width SRAM Connection (Only SH7286)




Figure 9.6 Example of 16-Bit Data-Width SRAM Connection




Figure 9.7 Example of 8-Bit Data-Width SRAM Connection

9.5.3 Access Wait Control

Wait cycle insertion on a normal space access can be controlled by the settings of bits WR3 to WR0 in CSnWCR. It is possible for areas 1, 4, 5, and 7 to insert wait cycles independently in read access and in write access. Areas 0, 2, 3, and 6 have common access wait for read cycle and write cycle. The specified number of Tw cycles are inserted as wait cycles in a normal space access shown in figure 9.8.




Figure 9.8 Wait Timing for Normal Space Access (Software Wait Only)

When the \overline{WM} bit in CSnWCR is cleared to 0, the external wait input \overline{WAIT} signal is also sampled. \overline{WAIT} pin sampling is shown in figure 9.9. A 2-cycle wait is specified as a software wait. The \overline{WAIT} signal is sampled on the falling edge of CK at the transition from the T1 or Tw cycle to the T2 cycle.




Figure 9.9 Wait Cycle Timing for Normal Space Access (Wait Cycle Insertion Using WAIT Signal)

9.5.4 CSn Assert Period Expansion

The number of cycles from \overline{CSn} assertion to \overline{RD} , \overline{WRxx} assertion can be specified by setting bits SW1 and SW0 in CSnWCR. The number of cycles from \overline{RD} , \overline{WRxx} negation to \overline{CSn} negation can be specified by setting bits HW1 and HW0. Therefore, a flexible interface to an external device can be obtained. Figure 9.10 shows an example. A Th cycle and a Tf cycle are added before and after an ordinary cycle, respectively. In these cycles, \overline{RD} and \overline{WRxx} are not asserted, while other signals are asserted. The data output is prolonged to the Tf cycle, and this prolongation is useful for devices with slow writing operations.




Figure 9.10 CSn Assert Period Expansion

9.5.5 MPX-I/O Interface

Access timing for the MPX space is shown below. In the MPX space, $\overline{\text{CS5}}$, $\overline{\text{AH}}$, $\overline{\text{RD}}$, and $\overline{\text{WRxx}}$ signals control the accessing. The basic access for the MPX space consists of 2 cycles of address output followed by an access to a normal space. The bus width for the address output cycle or the data input/output cycle is fixed to 8 bits or 16 bits. Alternatively, it can be 8 bits or 16 bits depending on the address to be accessed.

Output of the addresses D15 to D0 or D7 to D0 is performed from cycle Ta2 to cycle Ta3. Because cycle Ta1 has a high-impedance state, collisions of addresses and data can be avoided without inserting idle cycles, even in continuous access cycles. Address output is increased to 3 cycles by setting the MPXW bit in CS5WCR to 1.

The RD/ \overline{WR} signal is output at the same time as the $\overline{CS5}$ signal; it is high in the read cycle and low in the write cycle.

The data cycle is the same as that in a normal space access.

Timing charts are shown in figures 9.11 to 9.13.




Figure 9.11 Access Timing for MPX Space (Address Cycle No Wait, Data Cycle No Wait)

Page 320 of 1778




Figure 9.12 Access Timing for MPX Space (Address Cycle Wait 1, Data Cycle No Wait)




Figure 9.13 Access Timing for MPX Space (Address Cycle Access Wait 1, Data Cycle Wait 1, External Wait 1)

9.5.6 SDRAM Interface

(1) SDRAM Direct Connection

The SDRAM that can be connected to this LSI is a product that has 11/12/13 bits of row address, 8/9/10 bits of column address, 4 or less banks, and uses the A10 pin for setting precharge mode in read and write command cycles.

The control signals for direct connection of SDRAM are \overline{RASU} , \overline{RASL} , \overline{CASL} , \overline{CASU} , $\overline{RD/WR}$, DQMUU, DQMUL, DQMLU, DQMLL, CKE, $\overline{CS2}$, and $\overline{CS3}$. All the signals other than $\overline{CS2}$ and $\overline{CS3}$ are common to all areas, and signals other than CKE are valid when $\overline{CS2}$ or $\overline{CS3}$ is asserted. SDRAM can be connected to up to 2 spaces. The data bus width of the area that is connected to SDRAM can be set to 32 bits or 16 bits in the SH7286 or 16 bits only in the SH7285 and SH7243.

Burst read/single write (burst length 1) and burst read/burst write (burst length 1) are supported as SDRAM operating mode.

Commands for SDRAM can be specified by \overline{RASL} , \overline{CASL} , RD/\overline{WR} , and specific address signals. These commands supports:

- NOP
- Auto-refresh (REF)
- Self-refresh (SELF)
- All banks pre-charge (PALL)
- Specified bank pre-charge (PRE)
- Bank active (ACTV)
- Read (READ)
- Read with pre-charge (READA)
- Write (WRIT)
- Write with pre-charge (WRITA)
- Write mode register (MRS, EMRS)

The byte to be accessed is specified by DQMUU, DQMUL, DQMLU, and DQMLL. Reading or writing is performed for a byte whose corresponding DQMxx is low. For details on the relationship between DQMxx and the byte to be accessed, see section 9.5.1, Endian/Access Size and Data Alignment.

Figures 9.14 to 9.16 show examples of the connection of the SDRAM with the LSI.

As shown in figure 9.16, two sets of SDRAMs of 32Mbytes or smaller can be connected to the same CS space by using \overline{RASU} , \overline{RASL} , \overline{CASU} , and \overline{CASL} . In this case, a total of 8 banks are assigned to the same CS space: 4 banks specified by \overline{RASL} and \overline{CASL} , and 4 banks specified by \overline{RASU} and \overline{CASU} . When accessing the address with A25 = 0, \overline{RASL} and \overline{CASL} are asserted. When accessing the address with A25 = 1, \overline{RASU} and \overline{CASU} are asserted.




Figure 9.14 Example of 32-Bit Data Width SDRAM Connection (RASU and CASU are Not Used)




Figure 9.15 Example of 16-Bit Data Width SDRAM Connection (RASU and CASU are Used)




Figure 9.16 Example of 16-Bit Data Width SDRAM Connection

(2) Address Multiplexing

An address multiplexing is specified so that SDRAM can be connected without external multiplexing circuitry according to the setting of bits BSZ[1:0] in CSnBCR, bits A2ROW[1:0], and A2COL[1:0], A3ROW[1:0], and A3COL[1:0] in SDCR. Tables 9.11 to 9.16 show the relationship between the settings of bits BSZ[1:0], A2ROW[1:0], A2COL[1:0], A3ROW[1:0], and A3COL[1:0] and the bits output at the address pins. Do not specify those bits in the manner other than this table, otherwise the operation of this LSI is not guaranteed. A25 to A18 are not multiplexed and the original values of address are always output at these pins.

The A0 pin of SDRAM specifies a word address. Therefore, connect the A0 pin of SDRAM to the A1 pin of the LSI; then connect the A1 pin of SDRAM to the A2 pin of the LSI, and so on.

Table 9.11 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (1)-1

	Setting			
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
11 (32 Bits)	00 (11 Bits)	00 (8 Bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A25	A17		Unused
A16	A24	A16	_	
A15	A23	A15	_	
A14	A22*2	A22*2	A12 (BA1)	Specifies bank
A13	A21*2	A21* ²	A11 (BA0)	
A12	A20	L/H* ¹	A10/AP	Specifies address/precharge
A11	A19	A11	A9	Address
A10	A18	A10	A8	
A9	A17	A9	A7	
A8	A16	A8	A6	
A7	A15	A7	A5	
A6	A14	A6	A4	
A5	A13	A5	A3	
A4	A12	A4	A2	
A3	A11	A3	A1	
A2	A10	A2	A0	
A1	A9	A1		Unused
A0	A8	A0	_	

Examples of connected memory

64-Mbit product (512 Kwords × 32 bits × 4 banks, column 8 bits product): 1

16-Mbit product (512 Kwords × 16 bits × 2 banks, column 8 bits product): 2

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

2. Bank address specification

Satting

Table 9.11 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (1)-2

	Setting		_	
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
11 (32 Bits)	01 (12 Bits)	00 (8 Bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A24	A17		Unused
A16	A23	A16	_	
A15	A23*2	A23* ²	A13 (BA1)	Specifies bank
A14	A22*2	A22*2	A12 (BA0)	
A13	A21	A13	A11	Address
A12	A20	L/H* ¹	A10/AP	Specifies address/precharge
A11	A19	A11	A9	Address
A10	A18	A10	A8	
A9	A17	A9	A7	
A8	A16	A8	A6	
A7	A15	A7	A5	
A6	A14	A6	A4	
A5	A13	A5	A3	
A4	A12	A4	A2	
A3	A11	A3	A1	
A2	A10	A2	A0	
A1	A9	A1		Unused
A0	A8	A0	_	

Examples of connected memory

128-Mbit product (1 Mword × 32 bits × 4 banks, column 8 bits product): 1

64-Mbit product (1 Mword × 16 bits × 4 banks, column 8 bits product): 2

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

2. Bank address specification

Table 9.12 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (2)-1

A2/3 ROW COL [1:0] [Setting			
Output Pin of This LSI Row Address Output Cycle Column Address Output Cycle SDRAM Pin Function A17 A26 A17 Unused A16 A25 A16 A15 A24*² A24*² A13 (BA1) Specifies bank A14 A23*² A23*² A12 (BA0) Address A13 A22 A13 A11 Address A12 A21 L/H*¹ A10/AP Specifies address/precharge A11 A20 A11 A9 Address A10 A19 A10 A8 A9 A18 A9 A7 A8 A17 A8 A6 A7 A16 A7 A5 A6 A15 A6 A4 A5 A14 A5 A3 A4 A13 A4 A2 A3 A12 A3 A1 A2 A11 A2 A0		ROW	COL	_	
This LSI Output Cycle Output Cycle SDRAM Pin Function A17 A26 A17 Unused A16 A25 A16 Unused A15 A24*² A24*² A13 (BA1) Specifies bank A14 A23*² A23*² A12 (BA0) Address A13 A22 A13 A11 Address A12 A21 L/H*¹ A10/AP Specifies address/precharge A11 A20 A11 A9 Address A10 A19 A10 A8 A9 A18 A9 A7 A8 A17 A8 A6 A7 A16 A7 A5 A6 A15 A6 A4 A5 A14 A5 A3 A4 A13 A4 A2 A3 A12 A3 A1 A2 A11 A2 A0	11 (32 Bits)	01 (12 Bits)	01 (9 Bits)	_	
A16 A25 A16 A15 A24*² A24*² A13 (BA1) Specifies bank A14 A23*² A23*² A12 (BA0) A13 A22 A13 A11 Address A12 A21 L/H*¹ A10/AP Specifies address/precharge A11 A20 A11 A9 Address A10 A19 A10 A8 Address A9 A18 A9 A7 A6 A6 A6 A7 A16 A7 A5 A6 A4 A5 A3 A4 A2 A3 A12 A3 A1 A2 A1 A2 A0 Unused				SDRAM Pin	Function
A15 A24*² A24*² A13 (BA1) Specifies bank A14 A23*² A23*² A12 (BA0) A13 A22 A13 A11 Address A12 A21 L/H*¹ A10/AP Specifies address/precharge A11 A20 A11 A9 Address A10 A19 A10 A8 A9 A18 A9 A7 A8 A17 A8 A6 A7 A16 A7 A5 A6 A15 A6 A4 A5 A14 A5 A3 A4 A13 A4 A2 A3 A12 A3 A1 A2 A11 A2 A0 A1 A10 A1 Unused	A17	A26	A17		Unused
A14 A23*² A23*² A12 (BA0) A13 A22 A13 A11 Address A12 A21 L/H*¹ A10/AP Specifies address/precharge A11 A20 A11 A9 Address A10 A19 A10 A8 A9 A18 A9 A7 A8 A17 A8 A6 A7 A16 A7 A5 A6 A15 A6 A4 A5 A14 A5 A3 A4 A13 A4 A2 A3 A12 A3 A1 A2 A11 A2 A0 A1 A10 A1 Unused	A16	A25	A16	_	
A13 A22 A13 A11 Address A12 A21 L/H*¹ A10/AP Specifies address/precharge A11 A20 A11 A9 Address A10 A19 A10 A8 A9 A18 A9 A7 A8 A17 A8 A6 A7 A16 A7 A5 A6 A15 A6 A4 A5 A14 A5 A3 A4 A13 A4 A2 A3 A12 A3 A1 A2 A11 A2 A0 A1 A10 A1 Unused	A15	A24*2	A24* ²	A13 (BA1)	Specifies bank
A12 A21 L/H*¹ A10/AP Specifies address/precharge A11 A20 A11 A9 Address A10 A19 A10 A8 A9 A18 A9 A7 A8 A17 A8 A6 A7 A16 A7 A5 A6 A15 A6 A4 A5 A14 A5 A3 A4 A13 A4 A2 A3 A12 A3 A1 A2 A11 A2 A0 A1 A10 A1 Unused	A14	A23*2	A23*2	A12 (BA0)	
A11 A20 A11 A9 Address A10 A19 A10 A8 A9 A18 A9 A7 A8 A17 A8 A6 A7 A16 A7 A5 A6 A15 A6 A4 A5 A14 A5 A3 A4 A13 A4 A2 A3 A12 A3 A1 A2 A11 A2 A0 A1 A10 A1 Unused	A13	A22	A13	A11	Address
A10 A19 A10 A8 A9 A18 A9 A7 A8 A17 A8 A6 A7 A16 A7 A5 A6 A15 A6 A4 A5 A14 A5 A3 A4 A13 A4 A2 A3 A12 A3 A1 A2 A11 A2 A0 A1 A10 A1 Unused	A12	A21	L/H* ¹	A10/AP	
A9 A18 A9 A7 A8 A17 A8 A6 A7 A16 A7 A5 A6 A15 A6 A4 A5 A14 A5 A3 A4 A13 A4 A2 A3 A12 A3 A1 A2 A11 A2 A0 A1 A10 A1 Unused	A11	A20	A11	A9	Address
A8 A17 A8 A6 A7 A16 A7 A5 A6 A15 A6 A4 A5 A14 A5 A3 A4 A13 A4 A2 A3 A12 A3 A1 A2 A11 A2 A0 A1 A10 A1 Unused	A10	A19	A10	A8	
A7 A16 A7 A5 A6 A15 A6 A4 A5 A14 A5 A3 A4 A13 A4 A2 A3 A12 A3 A1 A2 A11 A2 A0 A1 A10 A1 Unused	A9	A18	A9	A7	
A6 A15 A6 A4 A5 A14 A5 A3 A4 A13 A4 A2 A3 A12 A3 A1 A2 A11 A2 A0 A1 A10 A1 Unused	A8	A17	A8	A6	
A5 A14 A5 A3 A4 A13 A4 A2 A3 A12 A3 A1 A2 A11 A2 A0 A1 A10 A1 Unused	A7	A16	A7	A5	
A4 A13 A4 A2 A3 A12 A3 A1 A2 A11 A2 A0 A1 A10 A1 Unused	A6	A15	A6	A4	
A3 A12 A3 A1 A2 A11 A2 A0 A1 A10 A1 Unused	A5	A14	A5	A3	
A2 A11 A2 A0 A1 A10 A1 Unused	A4	A13	A4	A2	
A1 A10 A1 Unused	A3	A12	A3	A1	
	A2	A11	A2	A0	
A0 A9 A0	A1	A10	A1		Unused
	A0	A9	A0	_	

Examples of connected memory

256-Mbit product (2 Mwords × 32 bits × 4 banks, column 9 bits product): 1

128-Mbit product (2 Mwords × 16 bits × 4 banks, column 9 bits product): 2

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

2. Bank address specification

Table 9.12 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (2)-2

	Setting			
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
11 (32 Bits)	01 (12 Bits)	10 (10 Bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A27	A17	_	Unused
A16	A26	A16	_	
A15	A25* ² * ³	A25* ² * ³	A13 (BA1)	Specifies bank
A14	A24* ²	A24* ²	A12 (BA0)	
A13	A23	A13	A11	Address
A12	A22	L/H* ¹	A10/AP	Specifies address/precharge
A11	A21	A11	A9	Address
A10	A20	A10	A8	
A9	A19	A9	A7	
A8	A18	A8	A6	
A7	A17	A7	A5	
A6	A16	A6	A4	
A5	A15	A5	A3	
A4	A14	A4	A2	
A3	A13	A3	A1	
A2	A12	A2	A0	
A1	A11	A1		Unused
A0	A10	A0	_	

Examples of connected memory

512-Mbit product (4 Mwords × 32 bits × 4 banks, column 10 bits product): 1

256-Mbit product (4 Mwords × 16 bits × 4 banks, column 10 bits product): 2

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

- 2. Bank address specification
- 3. Only the RASL pin is asserted because the A25 pin specified the bank address. RASU is not asserted.

Satting

Table 9.13 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (3)

Setting			_	
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
11 (32 Bits)	10 (13 Bits)	01 (9 Bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A26	A17		Unused
A16	A25* ² * ³	A25* ² * ³	A14 (BA1)	Specifies bank
A15	A24*2	A24*2	A13 (BA0)	
A14	A23	A14	A12	Address
A13	A22	A13	A11	
A12	A21	L/H* ¹	A10/AP	Specifies address/precharge
A11	A20	A11	A9	Address
A10	A19	A10	A8	
A9	A18	A9	A7	
A8	A17	A8	A6	
A7	A16	A7	A5	
A6	A15	A6	A4	
A5	A14	A5	A3	
A4	A13	A4	A2	
A3	A12	A3	A1	
A2	A11	A2	A0	
A1	A10	A1		Unused
A0	A9	A0		

Examples of connected memory

512-Mbit product (4 Mwords × 32 bits × 4 banks, column 9 bits product): 1

256-Mbit product (4 Mwords \times 16 bits \times 4 banks, column 9 bits product): 2

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

- 2. Bank address specification
- 3. Only the RASL pin is asserted because the A25 pin specified the bank address. RASU is not asserted.

Setting

Table 9.14 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (4)-1

	Setting			
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
10 (16 Bits)	00 (11 Bits)	00 (8 Bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A25	A17		Unused
A16	A24	A16	_	
A15	A23	A15	_	
A14	A22	A14	_	
A13	A21*2	A21* ²	A12 (BA1)	Specifies bank
A12	A20* ²	A20* ²	A11 (BA0)	
A11	A19	L/H* ¹	A10/AP	Specifies address/precharge
A10	A18	A10	A9	Address
A9	A17	A9	A8	
A8	A16	A8	A7	
A7	A15	A7	A6	
A6	A14	A6	A5	
A5	A13	A5	A4	
A4	A12	A4	A3	
A3	A11	A3	A2	
A2	A10	A2	A1	
A1	A9	A1	A0	
A0	A8	A0		Unused

Example of connected memory

16-Mbit product (512 Kwords \times 16 bits \times 2 banks, column 8 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

Table 9.14 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (4)-2

	Setting			
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
10 (16 Bits)	01 (12 Bits)	00 (8 Bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A25	A17		Unused
A16	A24	A16	_	
A15	A23	A15	_	
A14	A22*2	A22*2	A13 (BA1)	Specifies bank
A13	A21*2	A21* ²	A12 (BA0)	
A12	A20	A12	A11	Address
A11	A19	L/H* ¹	A10/AP	Specifies address/precharge
A10	A18	A10	A9	Address
A9	A17	A9	A8	
A8	A16	A8	A7	
A7	A15	A7	A6	
A6	A14	A6	A5	
A5	A13	A5	A4	
A4	A12	A4	A3	
A3	A11	A3	A2	
A2	A10	A2	A1	
A1	A9	A1	A0	
A0	A8	A0		Unused
Evenenia of son				

Example of connected memory

64-Mbit product (1 Mword × 16 bits × 4 banks, column 8 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to access the mode.

Setting

Table 9.15 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (5)-1

	Setting			
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
10 (16 Bits)	01 (12 Bits)	01 (9 Bits)	_	
Output Pin of This LSI	Row Address Output Cycle		SDRAM Pin	Function
A17	A26	A17		Unused
A16	A25	A16		
A15	A24	A15		
A14	A23*2	A23* ²	A13 (BA1)	Specifies bank
A13	A22*2	A22*2	A12 (BA0)	
A12	A21	A12	A11	Address
A11	A20	L/H* ¹	A10/AP	Specifies address/precharge
A10	A19	A10	A9	Address
A9	A18	A9	A8	
A8	A17	A8	A7	
A7	A16	A7	A6	
A6	A15	A6	A5	
A5	A14	A5	A4	
A4	A13	A4	A3	
A3	A12	A3	A2	
A2	A11	A2	A1	
A1	A10	A1	A0	
A0	A9	A0		Unused

Example of connected memory

128-Mbit product (2 Mwords \times 16 bits \times 4 banks, column 9 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

Table 9.15 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (5)-2

	Setting			
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
10 (16 bits)	01 (12 bits)	10 (10 bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A27	A17		Unused
A16	A26	A16	_	
A15	A25	A15	<u>-</u> -	
A14	A24*2	A24* ²	A13 (BA1)	Specifies bank
A13	A23*2	A23* ²	A12 (BA0)	
A12	A22	A12	A11	Address
A11	A21	L/H* ¹	A10/AP	Specifies address/precharge
A10	A20	A10	A9	Address
A9	A19	A9	A8	
A8	A18	A8	A7	
A7	A17	A7	A6	
A6	A16	A6	A5	
A5	A15	A5	A4	
A4	A14	A4	A3	
A3	A13	A3	A2	
A2	A12	A2	A1	
A1	A11	A1	A0	
A0	A10	A0		Unused

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

2. Bank address specification

Example of connected memory

256-Mbit product (4 Mwords \times 16 bits \times 4 banks, column 10 bits product): 1

Setting

Table 9.16 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (6)-1

	Setting		<u></u>	
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
10 (16 bits)	10 (13 bits)	01 (9 bits)	<u></u>	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A26	A17		Unused
A16	A25	A16	_	
A15	A24*2	A24* ²	A14 (BA1)	Specifies bank
A14	A23*2	A23*2	A13 (BA0)	
A13	A22	A13	A12	Address
A12	A21	A12	A11	
A11	A20	L/H* ¹	A10/AP	Specifies address/precharge
A10	A19	A10	A9	Address
A9	A18	A9	A8	
A8	A17	A8	A7	
A7	A16	A7	A6	
A6	A15	A6	A5	
A5	A14	A5	A4	
A4	A13	A4	A3	
A3	A12	A3	A2	
A2	A11	A2	A1	
A1	A10	A1	A0	
A0	A9	A0		Unused

Example of connected memory

256-Mbit product (4 Mwords \times 16 bits \times 4 banks, column 9 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

Table 9.16 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (6)-2

	Setting			
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
10 (16 bits)	10 (13 bits)	10 (10 bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A27	A17		Unused
A16	A26	A16	<u> </u>	
A15	A25* ² * ³	A25* ² * ³	A14 (BA1)	Specifies bank
A14	A24*2	A24* ²	A13 (BA0)	
A13	A23	A13	A12	Address
A12	A22	A12	A11	
A11	A21	L/H* ¹	A10/AP	Specifies address/precharge
A10	A20	A10	A9	Address
A9	A19	A9	A8	
A8	A18	A8	A7	
A7	A17	A7	A6	
A6	A16	A6	A5	
A5	A15	A5	A4	
A4	A14	A4	A3	
A3	A13	A3	A2	
A2	A12	A2	A1	
A1	A11	A1	A0	<u></u>
A0	A10	A0		Unused

Example of connected memory

512-Mbit product (8 Mwords \times 16 bits \times 4 banks, column 10 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

- 2. Bank address specification
- 3. Only the RASL pin is asserted because the A25 pin specified the bank address. RASU is not asserted.

(3) Burst Read

A burst read occurs in the following cases with this LSI.

- Access size in reading is larger than data bus width.
- 16-byte transfer in DMAC

This LSI always accesses the SDRAM with burst length 1. For example, read access of burst length 1 is performed consecutively 8 times to read 16-byte continuous data from the SDRAM that is connected to a 16-bit data bus. This access is called the burst read with the burst number 8. Table 9.17 shows the relationship between the access size and the number of bursts.

Table 9.17 Relationship between Access Size and Number of Bursts

Bus Width	Access Size	Number of Bursts
16 bits	8 bits	1
	16 bits	1
	32 bits	2
	16 bytes	8

Figures 9.17 and 9.18 show a timing chart in burst read. In burst read, an ACTV command is output in the Tr cycle, the READ command is issued in the Tc1, Tc2, and Tc3 cycles, the READA command is issued in the Tc4 cycle, and the read data is received at the rising edge of the external clock (CK) in the Td1 to Td4 cycles. The Tap cycle is used to wait for the completion of an autoprecharge induced by the READA command in the SDRAM. In the Tap cycle, a new command will not be issued to the same bank. However, access to another CS space or another bank in the same SDRAM space is enabled. The number of Tap cycles is specified by the WTRP1 and WTRP0 bits in CS3WCR.

In this LSI, wait cycles can be inserted by specifying each bit in CS3WCR to connect the SDRAM in variable frequencies. Figure 9.18 shows an example in which wait cycles are inserted. The number of cycles from the Tr cycle where the ACTV command is output to the Tc1 cycle where the READ command is output can be specified using the WTRCD1 and WTRCD0 bits in CS3WCR. If the WTRCD1 and WTRCD0 bits specify one cycles or more, a Trw cycle where the NOT command is issued is inserted between the Tr cycle and Tc1 cycle. The number of cycles from the Tc1 cycle where the READ command is output to the Td1 cycle where the read data is latched can be specified for the CS2 and CS3 spaces independently, using the A2CL1 and A2CL0 bits in CS2WCR or the A3CL1 and A3CL0 bits in CS3WCR and WTRCD0 bit in CS3WCR. The number of cycles from Tc1 to Td1 corresponds to the SDRAM CAS latency. The CAS latency for the SDRAM is normally defined as up to three cycles. However, the CAS latency in this LSI can

be specified as 1 to 4 cycles. This CAS latency can be achieved by connecting a latch circuit between this LSI and the SDRAM.

A Tde cycle is an idle cycle required to transfer the read data into this LSI and occurs once for every burst read or every single read.




Figure 9.17 Burst Read Basic Timing (CAS Latency 1, Auto-Precharge)




Figure 9.18 Burst Read Wait Specification Timing (CAS Latency 2, WTRCD[1:0] = 1 Cycle, Auto-Precharge)

(4) Single Read

A read access ends in one cycle when the data bus width is larger than or equal to the access size. This, simply stated, is single read. As the SDRAM is set to the burst read with the burst length 1, only the required data is output. A read access that ends in one cycle is called single read.

Figure 9.19 shows the single read basic timing.




Figure 9.19 Basic Timing for Single Read (CAS Latency 1, Auto-Precharge)

(5)**Burst Write**

A burst write occurs in the following cases in this LSI.

- Access size in writing is larger than data bus width.
- 16-byte transfer in DMAC

This LSI always accesses SDRAM with burst length 1. For example, write access of burst length 1 is performed continuously 8 times to write 16-byte continuous data to the SDRAM that is connected to a 16-bit data bus. This access is called burst write with the burst number 8.

The relationship between the access size and the number of bursts is shown in table 9.17.

Figure 9.20 shows a timing chart for burst writes. In burst write, an ACTV command is output in the Tr cycle, the WRIT command is issued in the Tc1, Tc2, and Tc3 cycles, and the WRITA command is issued to execute an auto-precharge in the Tc4 cycle. In the write cycle, the write data is output simultaneously with the write command. After the write command with the autoprecharge is output, the Trw1 cycle that waits for the auto-precharge initiation is followed by the Tap cycle that waits for completion of the auto-precharge induced by the WRITA command in the SDRAM. Between the Trwl and the Tap cycle, a new command will not be issued to the same bank. However, access to another CS space or another bank in the same SDRAM space is enabled. The number of Trw1 cycles is specified by the TRWL1 and TRWL0 bits in CS3WCR. The number of Tap cycles is specified by the WTRP1 and WTRP0 bits in CS3WCR.




Figure 9.20 Basic Timing for Burst Write (Auto-Precharge)

(6) Single Write

A write access ends in one cycle when the data bus width is larger than or equal to access size. As a single write or burst write with burst length 1 is set in SDRAM, only the required data is output. The write access that ends in one cycle is called single write. Figure 9.21 shows the single write basic timing.




Figure 9.21 Single Write Basic Timing (Auto-Precharge)

(7) Bank Active

The SDRAM bank function can be used to support high-speed access to the same row address. When the BACTV bit in SDCR is 1, access is performed using commands without auto-precharge (READ or WRIT). This function is called bank-active function. This function is valid only for either the upper or lower bits of area 3. When area 3 is set to bank-active mode, area 2 should be set to normal space or SRAM with byte selection. When areas 2 and 3 are both set to SDRAM or both the upper and lower bits of area 3 are connected to SDRAM, auto-precharge mode must be set.

When the bank-active function is used, precharging is not performed when the access ends. When accessing the same row address in the same bank, it is possible to issue the READ or WRIT command immediately, without issuing an ACTV command. As SDRAM is internally divided into several banks, it is possible to activate one row address in each bank. If the next access is to a different row address, a PRE command is first issued to precharge the relevant bank, then when precharging is completed, the access is performed by issuing an ACTV command followed by a READ or WRIT command. If this is followed by an access to a different row address, the access time will be longer because of the precharging performed after the access request is issued. The number of cycles between issuance of the PRE command and the ACTV command is determined by the WTRP1 and WTPR0 bits in CS3WCR.

In a write, when an auto-precharge is performed, a command cannot be issued to the same bank for a period of Trwl + Tap cycles after issuance of the WRITA command. When bank active mode is used, READ or WRIT commands can be issued successively if the row address is the same. The number of cycles can thus be reduced by Trwl + Tap cycles for each write.

There is a limit on tRAS, the time for placing each bank in the active state. If there is no guarantee that there will not be a cache hit and another row address will be accessed within the period in which this value is maintained by program execution, it is necessary to set auto-refresh and set the refresh cycle to no more than the maximum value of tRAS.

A burst read cycle without auto-precharge is shown in figure 9.22, a burst read cycle for the same row address in figure 9.23, and a burst read cycle for different row addresses in figure 9.24. Similarly, a burst write cycle without auto-precharge is shown in figure 9.25, a burst write cycle for the same row address in figure 9.26, and a burst write cycle for different row addresses in figure 9.27.

In figure 9.23, a Thop cycle in which no operation is performed is inserted before the Tc cycle that issues the READ command. The Thop cycle is inserted to acquire two cycles of CAS latency for the DQMxx signal that specifies the read byte in the data read from the SDRAM. If the CAS

latency is specified as two cycles or more, the Tnop cycle is not inserted because the two cycles of latency can be acquired even if the DQMxx signal is asserted after the Tc cycle.

When bank active mode is set, if only access cycles to the respective banks in the area 3 space are considered, as long as access cycles to the same row address continue, the operation starts with the cycle in figure 9.22 or 9.25, followed by repetition of the cycle in figure 9.23 or 9.26. An access to a different area during this time has no effect. If there is an access to a different row address in the bank active state, after this is detected the bus cycle in figure 9.23 or 9.26 is executed instead of that in figure 9.24 or 9.27. In bank active mode, too, all banks become inactive after a refresh cycle or after the bus is released as the result of bus arbitration.




Figure 9.22 Burst Read Timing (Bank Active, Different Bank, CAS Latency 1)




Figure 9.23 Burst Read Timing (Bank Active, Same Row Addresses in the Same Bank, CAS Latency 1)




Figure 9.24 Burst Read Timing (Bank Active, Different Row Addresses in the Same Bank, CAS Latency 1)




Figure 9.25 Single Write Timing (Bank Active, Different Bank)




Figure 9.26 Single Write Timing (Bank Active, Same Row Addresses in the Same Bank)




Figure 9.27 Single Write Timing (Bank Active, Different Row Addresses in the Same Bank)

(8) Refreshing

This LSI has a function for controlling SDRAM refreshing. Auto-refreshing can be performed by clearing the RMODE bit to 0 and setting the RFSH bit to 1 in SDCR. A continuous refreshing can be performed by setting the RRC2 to RRC0 bits in RTCSR. If SDRAM is not accessed for a long period, self-refresh mode, in which the power consumption for data retention is low, can be activated by setting both the RMODE bit and the RFSH bit to 1.

(a) Auto-refreshing

Refreshing is performed at intervals determined by the input clock selected by bits CKS2 to CKS0 in RTCSR, and the value set by in RTCOR. The value of bits CKS2 to CKS0 in RTCOR should be set so as to satisfy the refresh interval stipulation for the SDRAM used. First make the settings for RTCOR, RTCNT, and the RMODE and RFSH bits in SDCR, then make the CKS2 to CKS0 and RRC2 to RRC0 settings. When the clock is selected by bits CKS2 to CKS0, RTCNT starts counting up from the value at that time. The RTCNT value is constantly compared with the RTCOR value, and if the two values are the same, a refresh request is generated and an autorefresh is performed for the number of times specified by the RRC2 to RRC0. At the same time, RTCNT is cleared to zero and the count-up is restarted.

Figure 9.28 shows the auto-refresh cycle timing. After starting, the auto refreshing, PALL command is issued in the Tp cycle to make all the banks to pre-charged state from active state when some bank is being pre-charged. Then REF command is issued in the Trr cycle after inserting idle cycles of which number is specified by the WTRP1 and WTRP0 bits in CS3WCR. A new command is not issued for the duration of the number of cycles specified by the WTRC1 and WTRC0 bits in CS3WCR after the Trr cycle. The WTRC1 and WTRC0 bits must be set so as to satisfy the SDRAM refreshing cycle time stipulation (tRC). An idle cycle is inserted between the Tp cycle and Trr cycle when the setting value of the WTRP1 and WTRP0 bits in CS3WCR is longer than or equal to 1 cycle.




Figure 9.28 Auto-Refresh Timing

(b) Self-refreshing

Self-refresh mode is a standby mode in which the refresh timing and refresh addresses are generated within the SDRAM. Self-refreshing is activated by setting both the RMODE bit and the RFSH bit in SDCR to 1. After starting the self-refreshing, PALL command is issued in Tp cycle after the completion of the pre-charging bank. A SELF command is then issued after inserting idle cycles of which number is specified by the WTRP1 and WTRP0 bits in CS3WSR. SDRAM cannot be accessed while in the self-refresh state. Self-refresh mode is cleared by clearing the RMODE bit to 0. After self-refresh mode has been cleared, command issuance is disabled for the number of cycles specified by the WTRC1 and WTRC0 bits in CS3WCR.

Self-refresh timing is shown in figure 9.29. Settings must be made so that self-refresh clearing and data retention are performed correctly, and auto-refreshing is performed at the correct intervals. When self-refreshing is activated from the state in which auto-refreshing is set, or when exiting standby mode other than through a power-on reset, auto-refreshing is restarted if the RFSH bit is set to 1 and the RMODE bit is cleared to 0 when self-refresh mode is cleared. If the transition from clearing of self-refresh mode to the start of auto-refreshing takes time, this time should be taken into consideration when setting the initial value of RTCNT. Making the RTCNT value 1 less than the RTCOR value will enable refreshing to be started immediately.

After self-refreshing has been set, the self-refresh state continues even if the chip standby state is entered using the LSI standby function, and is maintained even after recovery from standby mode due to an interrupt. Note that the necessary signals such as CKE must be driven even in standby state by setting the HIZCNT bit in CMNCR to 1.

The self-refresh state is not cleared by a manual reset. In case of a power-on reset, the bus state controller's registers are initialized, and therefore the self-refresh state is cleared.




Figure 9.29 Self-Refresh Timing

(9) Relationship between Refresh Requests and Bus Cycles

If a refresh request occurs during bus cycle execution, the refresh cycle must wait for the bus cycle to be completed. If a refresh request occurs while the bus is released by the bus arbitration function, the refresh will not be executed until the bus mastership is acquired. This LSI has the $\overline{\text{REFOUT}}$ pin to request the bus while waiting for refresh execution. For $\overline{\text{REFOUT}}$ pin function selection, see section 23, Pin Function Controller (PFC). This LSI continues to assert $\overline{\text{REFOUT}}$ (low level) until the bus is acquired.

On receiving the asserted \overline{REFOUT} signal, the external device must negate the \overline{BREQ} signal and return the bus. If the external bus does not return the bus for a period longer than the specified refresh interval, refresh cannot be executed and the SDRAM contents may be lost.

If a new refresh request occurs while waiting for the previous refresh request, the previous refresh request is deleted. To refresh correctly, a bus cycle longer than the refresh interval or the bus mastership occupation must be prevented from occurring.

If a bus mastership is requested during self-refresh, the bus will not be released until the refresh is completed.

(10) Low-Frequency Mode

When the SLOW bit in SDCR is set to 1, output of commands, addresses, and write data, and fetch of read data are performed at a timing suitable for operating SDRAM at a low frequency.

Figure 9.30 shows the access timing in low-frequency mode. In this mode, commands, addresses, and write data are output in synchronization with the falling edge of CK, which is half a cycle delayed than the normal timing. Read data is fetched at the rising edge of CK, which is half a cycle faster than the normal timing. This timing allows the hold time of commands, addresses, write data, and read data to be extended.

If SDRAM is operated at a high frequency with the SLOW bit set to 1, the setup time of commands, addresses, write data, and read data are not guaranteed. Take the operating frequency and timing design into consideration when making the SLOW bit setting.




Figure 9.30 Low-Frequency Mode Access Timing

(11) Power-Down Mode

If the PDOWN bit in SDCR is set to 1, the SDRAM is placed in power-down mode by bringing the CKE signal to the low level in the non-access cycle. This power-down mode can effectively lower the power consumption in the non-access cycle. However, please note that if an access occurs in power-down mode, a cycle of overhead occurs because a cycle is needed to assert the CKE in order to cancel power-down mode.

Figure 9.31 shows the access timing in power-down mode.




Figure 9.31 Power-Down Mode Access Timing

(12) Power-On Sequence

In order to use SDRAM, mode setting must first be made for SDRAM after waiting for $100 \,\mu s$ or a longer period after powering on. This $100 - \mu s$ or longer period should be obtained by a power-on reset generating circuit or software.

To perform SDRAM initialization correctly, the bus state controller registers must first be set, followed by a write to the SDRAM mode register. In SDRAM mode register setting, the address signal value at that time is latched by a combination of the \overline{CSn} , \overline{RASU} , \overline{RASU} , \overline{RASU} , \overline{CASU} , \overline{CASU} , and \overline{RASU} , \overline{RASU} , and \overline{RASU} , $\overline{RAS$

Table 9.18 Access Address in SDRAM Mode Register Write

Setting for Area 2
 Burst read/single write (burst length 1):

Data Bus Width	CAS Latency	Access Address	External Address Pin
16 bits	2	H'FFFC4440	H'0000440
	3	H'FFFC4460	H'0000460

Burst read/burst write (burst length 1):

Data Bus Width	CAS Latency	Access Address	External Address Pin
16 bits	2	H'FFFC4040	H'0000040
	3	H'FFFC4060	H'0000060

Setting for Area 3
 Burst read/single write (burst length 1):

Data Bus Width	CAS Latency	Access Address	External Address Pin
16 bits	2	H'FFFC5440	H'0000440
	3	H'FFFC5460	H'0000460

Burst read/burst write (burst length 1):

Data Bus Width	CAS Latency	Access Address	External Address Pin
16 bits	2	H'FFFC5040	H'000040
	3	H'FFFC5060	H'0000060

Mode register setting timing is shown in figure 9.32. A PALL command (all bank pre-charge command) is firstly issued. A REF command (auto refresh command) is then issued 8 times. An MRS command (mode register write command) is finally issued. Idle cycles, of which number is specified by the WTRP1 and WTRP0 bits in CS3WCR, are inserted between the PALL and the first REF. Idle cycles, of which number is specified by the WTRC1 and WTRC0 bits in CS3WCR, are inserted between REF and REF, and between the 8th REF and MRS. Idle cycles, of which number is one or more, are inserted between the MRS and a command to be issued next.

It is necessary to keep idle time of certain cycles for SDRAM before issuing PALL command after power-on. Refer to the manual of the SDRAM for the idle time to be needed. When the pulse width of the reset signal is longer than the idle time, mode register setting can be started immediately after the reset, but care should be taken when the pulse width of the reset signal is shorter than the idle time.




Figure 9.32 SDRAM Mode Write Timing (Based on JEDEC)

(13) Low-Power SDRAM

The low-power SDRAM can be accessed using the same protocol as the normal SDRAM.

The differences between the low-power SDRAM and normal SDRAM are that partial refresh takes place that puts only a part of the SDRAM in the self-refresh state during the self-refresh function, and that power consumption is low during refresh under user conditions such as the operating temperature. The partial refresh is effective in systems in which there is data in a work area other than the specific area can be lost without severe repercussions.

The low-power SDRAM supports the extension mode register (EMRS) in addition to the mode registers as the normal SDRAM. This LSI supports issuing of the EMRS command.

The EMRS command is issued according to the conditions specified in table below. For example, if data H'0YYYYYYY is written to address H'FFFC5XX0 in longword, the commands are issued to the CS3 space in the following sequence: PALL -> REF × 8 -> MRS -> EMRS. In this case, the MRS and EMRS issue addresses are H'0000XX0 and H'YYYYYYYY, respectively. If data H'1YYYYYYYY is written to address H'FFFC5XX0 in longword, the commands are issued to the CS3 space in the following sequence: PALL -> MRS -> EMRS.

However, since addresses written to this LSI are output without change, set data in accord with the EMRS specifications for the given SDRAM area.

Table 9.19 Output Addresses when EMRS Command Is Issued

Command to be Issued	Access Address	Access Data	Write Access Size	MRS Command Issue Address	EMRS Command Issue Address
CS2 MRS	H'FFFC4XX0	H'*****	16 bits	H'0000XX0	_
CS3 MRS	H'FFFC5XX0	H'*****	16 bits	H'0000XX0	_
CS2 MRS + EMRS	H'FFFC4XX0	H'0YYYYYYY	32 bits	H'0000XX0	H'YYYYYYY
(with refresh)					
CS3 MRS + EMRS	H'FFFC5XX0	H'0YYYYYYY	32 bits	H'0000XX0	H'YYYYYYY
(with refresh)					
CS2 MRS + EMRS	H'FFFC4XX0	H'1YYYYYYY	32 bits	H'0000XX0	H'YYYYYYY
(without refresh)					
CS3 MRS + EMRS	H'FFFC5XX0	H'1YYYYYYY	32 bits	H'0000XX0	H'YYYYYYY
(without refresh)					




Figure 9.33 EMRS Command Issue Timing

Deep power-down mode

The low-power SDRAM supports deep power-down mode as a low-power consumption mode. In the partial self-refresh function, self-refresh is performed on a specific area. In deep powerdown mode, self-refresh will not be performed on any memory area. This mode is effective in systems where all of the system memory areas are used as work areas.

If the RMODE bit in the SDCR is set to 1 while the DEEP and RESH bits in the SDCR are set to 1, the low-power SDRAM enters deep power-down mode. If the RMODE bit is cleared to 0, the CKE signal is pulled high to cancel deep power-down mode. Before executing an access after returning from deep power-down mode, the power-up sequence must be re-executed.




Figure 9.34 Deep Power-Down Mode Transition Timing

9.5.7 Burst ROM (Clock Asynchronous) Interface

The burst ROM (clock asynchronous) interface is used to access a memory with a high-speed read function using a method of address switching called burst mode or page mode. In a burst ROM (clock asynchronous) interface, basically the same access as the normal space is performed, but the 2nd and subsequent access cycles are performed only by changing the address, without negating the $\overline{\text{RD}}$ signal at the end of the 1st cycle. In the 2nd and subsequent access cycles, addresses are changed at the falling edge of the CK.

For the 1st access cycle, the number of wait cycles specified by the W3 to W0 bits in CSnWCR is inserted. For the 2nd and subsequent access cycles, the number of wait cycles specified by the W1 to W0 bits in CSnWCR is inserted.

In the access to the burst ROM (clock asynchronous), the \overline{BS} signal is asserted only to the first access cycle. An external wait input is valid only to the first access cycle.

In the single access or write access that does not perform the burst operation in the burst ROM (clock asynchronous) interface, access timing is same as a normal space.

Table 9.20 lists a relationship between bus width, access size, and the number of bursts. Figure 9.35 shows a timing chart.

Table 9.20 Relationship between Bus Width, Access Size, and Number of Bursts

Bus Width	Access Size	CSnWCR. BST[1:0] Bits	Number of Bursts	Access Count
8 bits	8 bits	Not affected	1	1
	16 bits	Not affected	2	1
	32 bits	Not affected	4	1
	16 bytes*2	х0	16	1
		10	4	4
16 bits	8 bits	Not affected	1	1
	16 bits	Not affected	1	1
	32 bits	Not affected	2	1
	16 bytes*2	00	8	1
		01	2	4
		10*1	4	2
			2, 4, 2	3

Notes: 1. When the bus width is 16 bits, the access size is 16 bits, and the BST[1:0] bits in CSnWCR are 10, the number of bursts and access count depend on the access start address. At address H'xxx0 or H'xxx8, 4-4 burst access is performed. At address H'xxx4 or H'xxxC, 2-4-2 burst access is performed.

2. Only the DMAC is capable of transfer with 16 bytes as the unit of access. The maximum unit of access for the DTC and CPU is 32 bits.




Figure 9.35 Burst ROM Access Timing (Clock Asynchronous)
(Bus Width = 32 Bits, 16-Byte Transfer (Number of Burst 4), Wait Cycles Inserted in First Access = 2, Wait Cycles Inserted in Second and Subsequent Access Cycles = 1)

9.5.8 SRAM Interface with Byte Selection

The SRAM interface with byte selection is for access to an SRAM which has a byte-selection pin (WRxx). This interface has 16-bit data pins and accesses SRAMs having upper and lower byte selection pins, such as UB and LB.

When the BAS bit in CSnWCR is cleared to 0 (initial value), the write access timing of the SRAM interface with byte selection is the same as that for the normal space interface. While in read access of a byte-selection SRAM interface, the byte-selection signal is output from the \overline{WRxx} pin, which is different from that for the normal space interface. The basic access timing is shown in figure 9.36. In write access, data is written to the memory according to the timing of the byteselection pin (WRxx). For details, please refer to the Data Sheet for the corresponding memory.

If the BAS bit in CSnWCR is set to 1, the WRxx pin and RD/WR pin timings change. Figure 9.37 shows the basic access timing. In write access, data is written to the memory according to the timing of the write enable pin (RD/WR). The data hold timing from RD/WR negation to data write must be acquired by setting the HW1 and HW0 bits in CSnWCR. Figure 9.38 shows the access timing when a software wait is specified.




Figure 9.36 Basic Access Timing for SRAM with Byte Selection (BAS = 0)




Figure 9.37 Basic Access Timing for SRAM with Byte Selection (BAS = 1)




Figure 9.38 Wait Timing for SRAM with Byte Selection (BAS = 1) (SW[1:0] = 01, WR[3:0] = 0001, HW[1:0] = 01)




Figure 9.39 Example of Connection with 16-Bit Data-Width SRAM with Byte Selection

9.5.9 Burst ROM (Clock Synchronous) Interface

The burst ROM (clock synchronous) interface is supported to access a ROM with a synchronous burst function at high speed. The burst ROM interface accesses the burst ROM in the same way as a normal space. This interface is valid only for area 0.

In the first access cycle, wait cycles are inserted. In this case, the number of wait cycles to be inserted is specified by the W3 to W0 bits in CS0WCR. In the second and subsequent cycles, the number of wait cycles to be inserted is specified by the BW1 and BW0 bits in CS0WCR.

While the burst ROM (clock synchronous) is accessed, the \overline{BS} signal is asserted only for the first access cycle and an external wait input is also valid for the first access cycle.

If the bus width is 16 bits, the burst length must be specified as 8. The burst ROM interface does not support the 8-bit bus width for the burst ROM.

The burst ROM interface performs burst operations for all read access. For example, in a longword access over a 16-bit bus, valid 16-bit data is read two times and invalid 16-bit data is read six times. These invalid data read cycles increase the memory access time and degrade the program execution speed and DMA transfer speed. To prevent this problem, using 16-byte read by the DMA is recommended. The burst ROM interface performs write access in the same way as normal space access.




Figure 9.40 Burst ROM Access Timing (Clock Synchronous)
(Burst Length = 8, Wait Cycles Inserted in First Access = 2,
Wait Cycles Inserted in Second and Subsequent Access Cycles = 1)

9.5.10 Wait between Access Cycles

As the operating frequency of LSIs becomes higher, the off-operation of the data buffer often collides with the next data access when the read operation from devices with slow access speed is completed. As a result of these collisions, the reliability of the device is low and malfunctions may occur. A function that avoids data collisions by inserting idle (wait) cycles between continuous access cycles has been newly added.

The number of wait cycles between access cycles can be set by the WM bit in CSnWCR, bits IWW2 to IWW0, IWRWD2 to IWRWD0, IWRWS2 to IWRWS0, IWRRD2 to IWRRD0, and IWRRS2 to IWRRS 0 in CSnBCR, and bits DMAIW2 to DMAIW0 and DMAIWA in CMNCR. The conditions for setting the idle cycles between access cycles are shown below.

- 1. Continuous access cycles are write-read or write-write
- 2. Continuous access cycles are read-write for different spaces
- 3. Continuous access cycles are read-write for the same space
- 4. Continuous access cycles are read-read for different spaces
- 5. Continuous access cycles are read-read for the same space
- 6. Data output from an external device caused by DMA single address transfer is followed by data output from another device that includes this LSI (DMAIWA = 0)
- 7. Data output from an external device caused by DMA single address transfer is followed by any type of access (DMAIWA = 1)

For the specification of the number of idle cycles between access cycles described above, refer to the description of each register.

Besides the idle cycles between access cycles specified by the registers, idle cycles must be inserted to interface with the internal bus or to obtain the minimum pulse width for a multiplexed pin (\overline{WRxx}) . The following gives detailed information about the idle cycles and describes how to estimate the number of idle cycles.

The number of idle cycles on the external bus from \overline{CSn} negation to \overline{CSn} or \overline{CSm} assertion is described below.

There are eight conditions that determine the number of idle cycles on the external bus as shown in table 9.21. The effects of these conditions are shown in figure 9.41.

Table 9.21 Conditions for Determining Number of Idle Cycles

No.	Condition	Description	Range	Note
(1)	DMAIW[2:0] in CMNCR	These bits specify the number of idle cycles for DMA single address transfer. This condition is effective only for single address transfer and generates idle cycles after the access is completed.	0 to 12	When 0 is specified for the number of idle cycles, the DACK signal may be asserted continuously. This causes a discrepancy between the number of cycles detected by the device with DACK and the DMAC transfer count, resulting in a malfunction.
(2)	IW***[2:0] in CSnBCR	These bits specify the number of idle cycles for access other than single address transfer. The number of idle cycles can be specified independently for each combination of the previous and next cycles. For example, in the case where reading CS1 space followed by reading other CS space, the bits IWRRD[2:0] in CS1BCR should be set to B'100 to specify six or more idle cycles. This condition is effective only for access cycles other than single address transfer and generates idle cycles after the access is completed.	0 to 12	Do not set 0 for the number of idle cycles between memory types which are not allowed to be accessed successively.
(3)	SDRAM-related bits in CSnWCR	These bits specify precharge completion and startup wait cycles and idle cycles between commands for SDRAM access. This condition is effective only for SDRAM access and generates idle cycles after the access is completed	0 to 3	Specify these bits in accordance with the specification of the target SDRAM.
(4)	WM in CSnWCR	This bit enables or disables external WAIT pin input for the memory types other than SDRAM. When this bit is cleared to 0 (external WAIT enabled), one idle cycle is inserted to check the external WAIT pin input after the access is completed. When this bit is set to 1 (disabled), no idle cycle is generated.	0 or 1	

No.	Condition	Description	Range	Note
(5)	Read data transfer cycle	One idle cycle is inserted after a read access is completed. This idle cycle is not generated for the first or middle cycles in divided access cycles. This is neither generated when the WM[1:0] bits in CSnWCR are not B'00.	0 or 1	One idle cycle is always generated after a read cycle with SDRAM interface.
(6)	Internal bus idle cycles, etc.	External bus access requests from the CPU or DMAC and their results are passed through the internal bus. The external bus enters idle state during internal bus idle cycles or while a bus other than the external bus is being accessed. This condition is not effective for divided access cycles, which are generated by the BSC when the access size is larger than the external data bus width.	0 or larger	The number of internal bus idle cycles may not become 0 depending on the Iφ:Bφ clock ratio. Tables 9.22 and 9.23 show the relationship between the clock ratio and the minimum number of internal bus idle cycles.
(7)	Write data wait cycles	During write access, a write cycle is executed on the external bus only after the write data becomes ready. This write data wait period generates idle cycles before the write cycle. Note that when the previous cycle is a write cycle and the internal bus idle cycles are shorter than the previous write cycle, write data can be prepared in parallel with the previous write cycle and therefore, no idle cycle is generated (write buffer effect).	0 or 1	For write → write or write → read access cycles, successive access cycles without idle cycles are frequently available due to the write buffer effect described in the left column. If successive access cycles without idle cycles are not allowed, specify the minimum number of idle cycles between access cycles through CSnBCR.
(8)	Idle cycles between different memory types	To ensure the minimum pulse width on the signal-multiplexed pins, idle cycles may be inserted before access after memory types are switched. For some memory types, idle cycles are inserted even when memory types are not switched.	0 to 2.5	The number of idle cycles depends on the target memory types. See table 9.24.

In the above conditions, a total of four conditions, that is, condition (1) or (2) (either one is effective), condition (3) or (4) (either one is effective), a set of conditions (5) to (7) (these are generated successively, and therefore the sum of them should be taken as one set of idle cycles), and condition (8) are generated at the same time. The maximum number of idle cycles among these four conditions becomes the number of idle cycles on the external bus. To ensure the minimum idle cycles, be sure to make register settings for condition (1) or (2).




Figure 9.41 Idle Cycle Conditions

Table 9.22 Minimum Number of Idle Cycles on Internal Bus (CPU Operation)

Clock Ratio (Io:Bo)

CPU Operation	4:1	2:1	1:1
$Write \to write$	2	2	3
Write \rightarrow read	0	0	1
$Read \to write$	2	2	3
$Read \to read$	0	0	1

Table 9.23 Minimum Number of Idle Cycles on Internal Bus (DMAC Operation)

Transfer Mode

DMAC Operation	Dual Address	Single Address
$Write \to write$	0	2
Write \rightarrow read	0 or 2	0
Read \rightarrow write	0	0
$Read \rightarrow read$	0	2

Notes: 1. The write → write and read → read columns in dual address transfer indicate the cycles in the divided access cycles.

- 2. For the write → read cycles in dual address transfer, 0 means different channels are activated successively and 2 means when the same channel is activated successively.
- The write → read and read → write columns in single address transfer indicate the case when different channels are activated successively. The "write" means transfer from a device with DACK to external memory and the "read" means transfer from external memory to a device with DACK.

Table 9.24 Number of Idle Cycles Inserted between Access Cycles to Different Memory Types

Next Cycle

		Next Cycle							
Previous Cycle	SRAM	Burst ROM (Asynchronous)		Byte SRAM (BAS = 0)	Byte SRAM (BAS = 1)	SDRAM	SDRAM (Low-Frequency Mode)	Burst ROM (Synchronous)	
SRAM	0	0	1	0	1	1	1.5	0	
Burst ROM (asynchronous)	0	0	1	0	1	1	1.5	0	
MPX-I/O	1	1	0	1	1	1	1.5	1	
Byte SRAM (BAS = 0)	0	0	1	0	1	1	1.5	0	
Byte SRAM (BAS = 1)	1	1	2	1	0	0	1.5	1	
SDRAM	1	1	2	1	0	0	_	1	
SDRAM (low-frequency mode)	1.5	1.5	2.5	1.5	0.5	_	1	1.5	
Burst ROM (synchronous)	0	0	1	0	1	1	1.5	0	

Figure 9.42 shows sample estimation of idle cycles between access cycles. In the actual operation, the idle cycles may become shorter than the estimated value due to the write buffer effect or may become longer due to internal bus idle cycles caused by stalling in the pipeline due to CPU instruction execution or CPU register conflicts. Please consider these errors when estimating the idle cycles.

Sample Estimation of Idle Cycles between Access Cycles

This example estimates the idle cycles for data transfer from the CS1 space to CS2 space by CPU access. Transfer is repeated in the following order: CS1 read \rightarrow CS1 read \rightarrow CS2 write \rightarrow CS1 read \rightarrow ...

Conditions

The bits for setting the idle cycles between access cycles in CS1BCR and CS2BCR are all set to 0. In CS1WCR and CS2WCR, the WM bit is set to 1 (external WAIT pin disabled) and the HW[1:0] bits are set to 00 (CS negation is not extended).

I_Φ:B_Φ is set to 4:1, and no other processing is done during transfer.

For both the CS1 and CS2 spaces, normal SRAM devices are connected, the bus width is 32 bits, and access size is also 32 bits.

The idle cycles generated under each condition are estimated for each pair of access cycles. In the following table, R indicates a read cycle and W indicates a write cycle.

Condition	$R \rightarrow R$	$R \to W$	$W \rightarrow W$	$W \rightarrow R$	Note
[1] or [2]	0	0	0	0	CSnBCR is set to 0.
[3] or [4]	0	0	0	0	The WM bit is set to 1.
[5]	1	1	0	0	Generated after a read cycle.
[6]	0	2	2	0	See the $I\phi$:B ϕ = 4:1 column in table 9.19.
[7]	0	1	0	0	No idle cycle is generated for the second time due to the write buffer effect.
[5] + [6] + [7]	0	4	2	0	
[8]	0	0	0	0	Value for SRAM \rightarrow SRAM access
Estimated idle cycles	1	4	2	0	Maximum value among conditions [1] or [2], [3] or [4], [5] + [6] + [7], and [8]
Actual idle cycles	1	4	2	1	The estimated value does not match the actual value in the W \rightarrow R cycles because the internal idle cycles due to condition [6] is estimated as 0 but actually an internal idle cycle is generated due to execution of a loop condition check instruction.

Figure 9.42 Comparison between Estimated Idle Cycles and Actual Value

9.5.11 Bus Arbitration

The bus arbitration of this LSI has the bus mastership in the normal state and releases the bus mastership after receiving a bus request from another device.

Bus mastership is transferred at the boundary of bus cycles. Namely, bus mastership is released immediately after receiving a bus request when a bus cycle is not being performed. The release of bus mastership is delayed until the bus cycle is complete when a bus cycle is in progress. Even when from outside the LSI it looks like a bus cycle is not being performed, a bus cycle may be performing internally, started by inserting wait cycles between access cycles. Therefore, it cannot be immediately determined whether or not bus mastership has been released by looking at the $\overline{\text{CSn}}$ signal or other bus control signals. The states that do not allow bus mastership release are shown below.

- Between the read and write cycles of a TAS instruction, or 64-bit transfer cycle of an FMOV instruction
- 2. Multiple bus cycles generated when the data bus width is smaller than the access size (for example, between bus cycles when longword access is made to a memory with a data bus width of 8 bits)
- 3. 16-byte transfer by the DMAC
- 4. Setting the BLOCK bit in CMNCR to 1

Moreover, by using DPRTY bit in CMNCR, whether the bus mastership request is received or not can be selected during DMAC burst transfer.

The LSI has the bus mastership until a bus request is received from another device. Upon acknowledging the assertion (low level) of the external bus request signal \overline{BREQ} , the LSI releases the bus at the completion of the current bus cycle and asserts the \overline{BACK} signal. After the LSI acknowledges the negation (high level) of the \overline{BREQ} signal that indicates the external device has released the bus, it negates the \overline{BACK} signal and resumes the bus usage.

With the SDRAM interface, all bank pre-charge commands (PALLs) are issued when active banks exist and the bus is released after completion of a PALL command.

The bus sequence is as follows. The address bus and data bus are placed in a high-impedance state synchronized with the rising edge of CK. The bus mastership enable signal is asserted 0.5 cycles after the above timing, synchronized with the falling edge of CK. The bus control signals (\overline{BS} , \overline{CSn} , \overline{RASL} , \overline{CASL} , CKE, DQMxx, \overline{WRxx} , \overline{RD} , and $\overline{RD/WR}$) are placed in the high-impedance state at subsequent rising edges of CK. Bus request signals are sampled at the falling edge of CKIO. Note that CKE, \overline{RASL} , and \overline{CASL} can continue to be driven at the previous value even in the bus-released state by setting the HIZCNT bit in CMNCR.

The sequence for reclaiming the bus mastership from an external device is described below. 1.5 cycles after the negation of \overline{BREQ} is detected at the falling edge of CK, the bus control signals are driven high. The bus acknowledge signal is negated at the next falling edge of the clock. The fastest timing at which actual bus cycles can be resumed after bus control signal assertion is at the rising edge of the CK where address and data signals are driven. Figure 9.43 shows the bus arbitration timing.

When it is necessary to refresh SDRAM while releasing the bus mastership, the bus mastership should be returned using the $\overline{\text{REFOUT}}$ signal. For details on the selection of $\overline{\text{REFOUT}}$, see section 23, Pin Function Controller (PFC). The $\overline{\text{REFOUT}}$ signal is kept asserting at low level until the bus mastership is acquired. The $\overline{\text{BREQ}}$ signal is negated by asserting the $\overline{\text{REFOUT}}$ signal and the bus mastership is returned from the external device. If the bus mastership is not returned for a refreshing period or longer, the contents of SDRAM cannot be guaranteed because a refreshing cannot be executed.

While releasing the bus mastership, the SLEEP instruction (to enter sleep mode or standby mode), as well as a manual reset, cannot be executed until the LSI obtains the bus mastership.

The \overline{BREQ} input signal is ignored in standby mode and the \overline{BACK} output signal is placed in the high impedance state. If the bus mastership request is required in this state, the bus mastership must be released by pulling down the \overline{BACK} pin to enter standby mode.

The bus mastership release (\overline{BREQ} signal for high level negation) after the bus mastership request (\overline{BREQ} signal for low level assertion) must be performed after the bus usage permission (\overline{BACK} signal for low level assertion). If the \overline{BREQ} signal is negated before the \overline{BACK} signal is asserted, only one cycle of the \overline{BACK} signal is asserted depending on the timing of the \overline{BREQ} signal to be negated and this may cause a bus contention between the external device and the LSI.




Figure 9.43 Bus Arbitration Timing

9.5.12 Others

(1) Reset

The bus state controller (BSC) can be initialized completely only at power-on reset. At power-on reset, all signals are negated and data output buffers are turned off regardless of the bus cycle state after the internal reset is synchronized with the internal clock. All control registers are initialized. In standby, sleep, and manual reset, control registers of the bus state controller are not initialized. At manual reset, only the current bus cycle being executed is completed. Since the RTCNT continues counting up during manual reset signal assertion, a refresh request occurs to initiate the refresh cycle.

(2) Access from the Side of the LSI Internal Bus Master

Since the bus state controller (BSC) incorporates a one-stage write buffer, the BSC can execute an access via the internal bus before the previous external bus cycle is completed in a write cycle. If the on-chip module is read or written after the external low-speed memory is written, the on-chip module can be accessed before the completion of the external low-speed memory write cycle.

In read cycles, the CPU is placed in the wait state until read operation has been completed. To continue the process after the data write to the device has been completed, perform a dummy read to the same address to check for completion of the write before the next process to be executed.

The write buffer of the BSC functions in the same way for an access by a bus master other than the CPU such as the DMAC. Accordingly, to perform dual address DMA transfers, the next read cycle is initiated before the previous write cycle is completed. Note, however, that if both the DMA source and destination addresses exist in external memory space, the next write cycle will not be initiated until the previous write cycle is completed.

Changing the registers in the BSC while the write buffer is operating may disrupt correct write access. Therefore, do not change the registers in the BSC immediately after a write access. If this change becomes necessary, do it after executing a dummy read of the write data.

(3) On-Chip Peripheral Module Access

To access an on-chip module register, two or more peripheral module clock $(P\phi)$ cycles are required. Care must be taken in system design.

When the CPU writes data to the internal peripheral registers, the CPU performs the succeeding instructions without waiting for the completion of writing to registers.

For example, a case is described here in which the system is transferring to software standby mode for power savings. To make this transition, the SLEEP instruction must be performed after setting the STBY bit in the STBCR register to 1. However a dummy read of the STBCR register is required before executing the SLEEP instruction. If a dummy read is omitted, the CPU executes the SLEEP instruction before the STBY bit is set to 1, thus the system enters sleep mode not software standby mode. A dummy read of the STBCR register is indispensable to complete writing to the STBY bit.

To reflect the change by internal peripheral registers while performing the succeeding instructions, execute a dummy read of registers to which write instruction is given and then perform the succeeding instructions.

Table 9.25 shows the number of cycles required for access to the on-chip peripheral I/O registers by the CPU.

Table 9.25 Number of Cycles for Access to On-Chip Peripheral module registers

Number of Access Cycles

Write	$(2+n)\times I\varphi + (1+m)\times B\varphi + 2\times P\varphi$
Read	$(2+n)\times I\varphi + (1+m)\times B\varphi + 2\times P\varphi + (2+I)\times I\varphi$

Notes: The above indicates the number of access cycles of which executed when the instructions are by on-chip ROM or by on-chip RAM.

When $I_{\phi}:B_{\phi} = 1:1$, n = 0 and I = 0.

When $I_{\phi}:B_{\phi}=2:1$, n=1 to 0 and I=1.

When $I_0:B_0 = 4:1$, n = 3 to 0 and I = 2.

When $I_{\phi}:B_{\phi} = 8:1$, n = 7 to 0 and I = 2.

When $B\phi: P\phi = 1:1, m = 0.$

When $B\phi: P\phi = 2:1$, m = 1 to 0.

When $B\phi: P\phi = 4:1$, m = 3 to 0.

n and m depend on the internal execution state.

Synchronous logic and a layered bus structure have been adopted for this LSI. Data on each bus are input and output in synchronization with rising edges of the corresponding clock signal. The C

bus, the I bus, and the peripheral bus are synchronized with the I ϕ , B ϕ , and P ϕ clock, respectively. Figure 9.44 shows an example of the timing of write access to a peripheral bus when I ϕ :B ϕ :P ϕ = 4:4:1. C bus whose are connected to CPU outputs data in synchronization with I ϕ . A data transfer from C bus to I bus requires a period of 2I ϕ + B ϕ when I ϕ :B ϕ = 1:1. The transfer from the I bus to the peripheral bus, when B ϕ :P ϕ = 4:1, there are 4 clocks exist between P ϕ × 1. Thus maximum the period of 4 × B ϕ is required corresponds to the rising edge of P ϕ , which the timing of data output to the peripheral bus from the I bus. When I ϕ : B ϕ = 4:2, transfer of data from the I bus to the peripheral bus takes (3 + n) × I ϕ (4 × B ϕ is indicated in figure 9.44). The relation between the timing of data output to the I bus and the rising edge of P ϕ depends on the state of program execution. In the case shown in the figure, where n = 0 and m = 3, the time required for access is 2 × I ϕ + 4 × B ϕ + 2 × P ϕ .




Figure 9.44 Timing of Write Access to On-Chip Peripheral I/O Registers When I\(\phi\):P\(\phi=4:4:1\)

Figure 9.45 shows an example of timing of read access to the peripheral bus when $I\phi:B\phi:P\phi=4:2:1$. Transfer from the C bus to the peripheral bus is performed in the same way as for write access. In the case of reading, however, values output onto the peripheral bus must be transferred to the CPU. Although transfers from the peripheral bus to the I bus and from the I bus to the C bus are performed in synchronization with the rising edge of the respective bus clocks, a period of $(2 + 1) \times I\phi$ is actually required because $I\phi \ge B\phi \ge P\phi$. In the case shown in the figure 9.45, where n = 1, m = 1, and l = 1, the time required for access is $3 \times I\phi + 2 \times B\phi + 2 \times P\phi + 3 \times I\phi$.




Figure 9.45 Timing of Read Access to On-Chip Peripheral I/O Registers When $I\phi:B\phi:P\phi=4:2:1$

9.6 **Interrupt Source**

The BSC has the compare match interrupt (CMI) as an interrupt source.

Table 9.26 gives details on this interrupt source. The compare match interrupt enable bit (CMIE) in the refresh timer control/status register (RTCSR) can be used to enable or disable the interrupt source.

The compare match interrupt (CMI) is generated when the compare match flag (CMF) and compare match interrupt enable bit (CMIE) in RTCSR are set to 1.

Clearing the interrupt flag bit to 0 cancels the interrupt request.

Table 9.26 Interrupt Source

Abbreviation	Interrupt Source	Interrupt Enable Bit	Interrupt Flag
CMI	Compare match interrupt	CMIE	CMF

Section 10 Direct Memory Access Controller (DMAC)

The DMAC can be used in place of the CPU to perform high-speed transfers between external devices that have DACK (transfer request acknowledge signal), external memory, on-chip memory, memory-mapped external devices, and on-chip peripheral modules.

10.1 **Features**

- Number of channels selectable: Eight channels (channels 0 to 7) max. CH0 to CH2 channels (SH7285, SH7243) and CH0 to CH3 channels (SH7286) can receive external requests.
- 4-Gbyte physical address space
- Transfer data length is selectable: Byte, word (two bytes), longword (four bytes), and 16 bytes $(longword \times 4)$
- Maximum transfer count: 16,777,216 transfers (24 bits)
- Address mode: Dual address mode and single address mode are supported.
- Transfer requests
 - External request
 - On-chip peripheral module request
 - Auto request

The following modules can issue on-chip peripheral module requests.

- Two SCIF sources, two IIC3 sources, one A/D converter source, five MTU2 sources, two CMT sources, two USB sources, two SSU sources, and one RCAN source
- Selectable bus modes
 - Cycle steal mode (normal mode and intermittent mode)
 - Burst mode
- Selectable channel priority levels: The channel priority levels are selectable between fixed mode and round-robin mode.
- Interrupt request: An interrupt request can be sent to the CPU on completion of half- or fulldata transfer. Through the HE and HIE bits in CHCR, an interrupt is specified to be issued to the CPU when half of the initially specified DMA transfer is completed.
- External request detection: There are following four types of DREQ input detection.
 - Low level detection
 - High level detection
 - Rising edge detection
 - Falling edge detection

- Transfer request acknowledge and transfer end signals: Active levels for DACK and TEND
 can be set independently.
- Support of reload functions in DMA transfer information registers: DMA transfer using the
 same information as the current transfer can be repeated automatically without specifying the
 information again. Modifying the reload registers during DMA transfer enables next DMA
 transfer to be done using different transfer information. The reload function can be enabled or
 disabled independently in each channel.

Figure 10.1 shows the block diagram of the DMAC.




Figure 10.1 Block Diagram of DMAC

10.2 Input/Output Pins

The external pins for DMAC are described below. Table 10.1 lists the configuration of the pins that are connected to external bus. DMAC has pins for four channels (CH0 to CH3) for SH7286 and two channels (CH0 and CH1) for SH7243 and SH7285, as the external bus use.

Table 10.1 Pin Configuration

Channel	Name	Abbreviation	I/O	Function
0	DMA transfer request	DREQ0	I	DMA transfer request input from an external device to channel 0
	DMA transfer request acknowledge	DACK0	0	DMA transfer request acknowledge output from channel 0 to an external device
1	DMA transfer request	DREQ1	1	DMA transfer request input from an external device to channel 1
	DMA transfer request acknowledge	DACK1	0	DMA transfer request acknowledge output from channel 1 to an external device
2	DMA transfer request	DREQ2	I	DMA transfer request input from an external device to channel 2 (only in SH7286)
	DMA transfer request acknowledge	DACK2	0	DMA transfer request acknowledge output from channel 2 to an external device (only in SH7286)
3	DMA transfer request	DREQ3	I	DMA transfer request input from an external device to channel 3 (only in SH7286)
	DMA transfer request acknowledge	DACK3	0	DMA transfer request acknowledge output from channel 3 to an external device (only in SH7286)
0	DMA transfer end	TEND0	0	DMA transfer end output for channel 0
1	DMA transfer end	TEND1	0	DMA transfer end output for channel 1

10.3 Register Descriptions

The DMAC has the registers listed in table 10.2. There are four control registers and three reload registers for each channel, and one common control register is used by all channels. In addition, there is one extension resource selector per two channels. Each channel number is expressed in the register names, as in SAR_0 for SAR in channel 0.

Table 10.2 Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
0	DMA source address register_0	SAR_0	R/W	H'00000000	H'FFFE1000	16, 32
	DMA destination address register_0	DAR_0	R/W	H'00000000	H'FFFE1004	16, 32
	DMA transfer count register_0	DMATCR_0	R/W	H'00000000	H'FFFE1008	16, 32
	DMA channel control register_0	CHCR_0	R/W*1	H'00000000	H'FFFE100C	8, 16, 32
	DMA reload source address register_0	RSAR_0	R/W	H'00000000	H'FFFE1100	16, 32
	DMA reload destination address register_0	RDAR_0	R/W	H'00000000	H'FFFE1104	16, 32
	DMA reload transfer count register_0	RDMATCR_0	R/W	H'00000000	H'FFFE1108	16, 32
1	DMA source address register_1	SAR_1	R/W	H'00000000	H'FFFE1010	16, 32
	DMA destination address register_1	DAR_1	R/W	H'00000000	H'FFFE1014	16, 32
	DMA transfer count register_1	DMATCR_1	R/W	H'00000000	H'FFFE1018	16, 32
	DMA channel control register_1	CHCR_1	R/W*1	H'00000000	H'FFFE101C	8, 16, 32
	DMA reload source address register_1	RSAR_1	R/W	H'00000000	H'FFFE1110	16, 32
	DMA reload destination address register_1	RDAR_1	R/W	H'00000000	H'FFFE1114	16, 32
	DMA reload transfer count register_1	RDMATCR_1	R/W	H'00000000	H'FFFE1118	16, 32

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
2	DMA source address register_2	SAR_2	R/W	H'00000000	H'FFFE1020	16, 32
	DMA destination address register_2	DAR_2	R/W	H'00000000	H'FFFE1024	16, 32
	DMA transfer count register_2	DMATCR_2	R/W	H'00000000	H'FFFE1028	16, 32
	DMA channel control register_2	CHCR_2	R/W*1	H'00000000	H'FFFE102C	8, 16, 32
	DMA reload source address register_2	RSAR_2	R/W	H'00000000	H'FFFE1120	16, 32
	DMA reload destination address register_2	RDAR_2	R/W	H'00000000	H'FFFE1124	16, 32
	DMA reload transfer count register_2	RDMATCR_2	R/W	H'00000000	H'FFFE1128	16, 32
3	DMA source address register_3	SAR_3	R/W	H'00000000	H'FFFE1030	16, 32
	DMA destination address register_3	DAR_3	R/W	H'00000000	H'FFFE1034	16, 32
	DMA transfer count register_3	DMATCR_3	R/W	H'00000000	H'FFFE1038	16, 32
	DMA channel control register_3	CHCR_3	R/W*1	H'00000000	H'FFFE103C	8, 16, 32
	DMA reload source address register_3	RSAR_3	R/W	H'00000000	H'FFFE1130	16, 32
	DMA reload destination address register_3	RDAR_3	R/W	H'00000000	H'FFFE1134	16, 32
	DMA reload transfer count register_3	RDMATCR_3	R/W	H'00000000	H'FFFE1138	16, 32

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
4	DMA source address register_4	SAR_4	R/W	H'00000000	H'FFFE1040	16, 32
	DMA destination address register_4	DAR_4	R/W	H'00000000	H'FFFE1044	16, 32
	DMA transfer count register_4	DMATCR_4	R/W	H'00000000	H'FFFE1048	16, 32
	DMA channel control register_4	CHCR_4	R/W*1	H'00000000	H'FFFE104C	8, 16, 32
	DMA reload source address register_4	RSAR_4	R/W	H'00000000	H'FFFE1140	16, 32
	DMA reload destination address register_4	RDAR_4	R/W	H'00000000	H'FFFE1144	16, 32
	DMA reload transfer count register_4	RDMATCR_4	R/W	H'00000000	H'FFFE1148	16, 32
5	DMA source address register_5	SAR_5	R/W	H'00000000	H'FFFE1050	16, 32
	DMA destination address register_5	DAR_5	R/W	H'00000000	H'FFFE1054	16, 32
	DMA transfer count register_5	DMATCR_5	R/W	H'00000000	H'FFFE1058	16, 32
	DMA channel control register_5	CHCR_5	R/W*1	H'00000000	H'FFFE105C	8, 16, 32
	DMA reload source address register_5	RSAR_5	R/W	H'00000000	H'FFFE1150	16, 32
	DMA reload destination address register_5	RDAR_5	R/W	H'00000000	H'FFFE1154	16, 32
	DMA reload transfer count register_5	RDMATCR_5	R/W	H'00000000	H'FFFE1158	16, 32

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
6	DMA source address register_6	SAR_6	R/W	H'00000000	H'FFFE1060	16, 32
	DMA destination address register_6	DAR_6	R/W	H'00000000	H'FFFE1064	16, 32
	DMA transfer count register_6	DMATCR_6	R/W	H'00000000	H'FFFE1068	16, 32
	DMA channel control register_6	CHCR_6	R/W*1	H'00000000	H'FFFE106C	8, 16, 32
	DMA reload source address register_6	RSAR_6	R/W	H'00000000	H'FFFE1160	16, 32
	DMA reload destination address register_6	RDAR_6	R/W	H'00000000	H'FFFE1164	16, 32
	DMA reload transfer count register_6	RDMATCR_6	R/W	H'00000000	H'FFFE1168	16, 32
7	DMA source address register_7	SAR_7	R/W	H'00000000	H'FFFE1070	16, 32
	DMA destination address register_7	DAR_7	R/W	H'00000000	H'FFFE1074	16, 32
	DMA transfer count register_7	DMATCR_7	R/W	H'00000000	H'FFFE1078	16, 32
	DMA channel control register_7	CHCR_7	R/W*1	H'00000000	H'FFFE107C	8, 16, 32
	DMA reload source address register_7	RSAR_7	R/W	H'00000000	H'FFFE1170	16, 32
	DMA reload destination address register_7	RDAR_7	R/W	H'00000000	H'FFFE1174	16, 32
_	DMA reload transfer count register_7	RDMATCR_7	R/W	H'00000000	H'FFFE1178	16, 32

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Common	DMA operation register	DMAOR	R/W* ²	H'0000	H'FFFE1200	8, 16
0 and 1	DMA extension resource selector 0	DMARS0	R/W	H'0000	H'FFFE1300	16
2 and 3	DMA extension resource selector 1	DMARS1	R/W	H'0000	H'FFFE1304	16
4 and 5	DMA extension resource selector 2	DMARS2	R/W	H'0000	H'FFFE1308	16
6 and 7	DMA extension resource selector 3	DMARS3	R/W	H'0000	H'FFFE130C	16

- Notes: 1. For the HE and TE bits in CHCRn, only 0 can be written to clear the flags after 1 is read.
 - 2. For the AE and NMIF bits in DMAOR, only 0 can be written to clear the flags after 1 is read.

10.3.1 DMA Source Address Registers (SAR)

The DMA source address registers (SAR) are 32-bit readable/writable registers that specify the source address of a DMA transfer. During a DMA transfer, these registers indicate the next source address. When the data of an external device with DACK is transferred in single address mode, SAR is ignored.

To transfer data of 16-bit or 32-bit width, specify the address with 16-bit or 32-bit address boundary respectively. To transfer data in units of 16 bytes, set a value at a 16-byte boundary.

SAR is initialized to H'00000000 by a reset and retains the value in software standby mode and module standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	- 1	-	-	-	-	-	-	- 1	-	-	-	-
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value: R/W:	0 R/W															

10.3.2 DMA Destination Address Registers (DAR)

The DMA destination address registers (DAR) are 32-bit readable/writable registers that specify the destination address of a DMA transfer. During a DMA transfer, these registers indicate the next destination address. When the data of an external device with DACK is transferred in single address mode, DAR is ignored.

To transfer data of 16-bit or 32-bit width, specify the address with 16-bit or 32-bit address boundary respectively. To transfer data in units of 16 bytes, set a value at a 16-byte boundary.

DAR is initialized to H'00000000 by a reset and retains the value in software standby mode and module standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	1	-	1	-	-	-	-	-	-	-	-	1	-	-
Initial value: R/W:	0 R/W															

DMA Transfer Count Registers (DMATCR) 10.3.3

The DMA transfer count registers (DMATCR) are 32-bit readable/writable registers that specify the number of DMA transfers. The transfer count is 1 when the setting is H'00000001, 16,777,215 when H'00FFFFFF is set, and 16,777,216 (the maximum) when H'00000000 is set. During a DMA transfer, these registers indicate the remaining transfer count.

The upper eight bits of DMATCR are always read as 0, and the write value should always be 0. To transfer data in 16 bytes, one 16-byte transfer (128 bits) counts one.

DMATCR is initialized to H'00000000 by a reset and retains the value in software standby mode and module standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	1	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

10.3.4 DMA Channel Control Registers (CHCR)

The DMA channel control registers (CHCR) are 32-bit readable/writable registers that control DMA transfer mode.

The DO, AM, AL, DL, and DS bits which specify the DREQ and DACK external pin functions can be read and written to in channels 0 to 3, but they are reserved in channels 4 to 7. The TL bit which specifies the TEND external pin function can be read and written to in channels 0 and 1, but it is reserved in channels 2 to 7.

CHCR is initialized to H'00000000 by a reset and retains the value in software standby mode and module standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TC	-	-	RLD	-	-	-	-	DO	TL	-	-	HE	HIE	AM	AL
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R	R	R/W	R	R	R	R	R/W	R/W	R	R	R/(W)*	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DM	[1:0]	SM	[1:0]		RS[[3:0]		DL	DS	ТВ	TS	[1:0]	IE	TE	DE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/(W)*	R/W

Note: * Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Descriptions
31	TC	0	R/W	Transfer Count Mode
				Specifies whether to transmit data once or for the count specified in DMATCR by one transfer request. Note that when this bit is set to 0, the TB bit must not be set to 1 (burst mode). When the USB, RCAN, SSU, SCIF_3, or IIC3 is selected for the transfer request source, this bit (TC) must not be set to 1.
				0: Transmits data once by one transfer request
				Transmits data for the count specified in DMATCR by one transfer request
30, 29	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Descriptions
28	RLD	0	R/W	Reload Function Enable or Disable
				Enables or disables the reload function.
				0: Disables the reload function
				1: Enables the reload function
27 to 24	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
23	DO	0	R/W	DMA Overrun
				Selects whether DREQ is detected by overrun 0 or by overrun 1. This bit is valid only in CHCR_0 to CHCR_3. This bit is reserved in CHCR_4 and CHCR_7; it is always read as 0 and the write value should always be 0.
				0: Detects DREQ by overrun 0
				1: Detects DREQ by overrun 1
22	TL	0	R/W	Transfer End Level
				Specifies the TEND signal output is high active or low active. This bit is valid only in CHCR_0 and CHCR_1. This bit is reserved in CHCR_2 to CHCR_7; it is always read as 0 and the write value should always be 0.
				0: Low-active output from TEND
				1: High-active output from TEND
21, 20	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Descriptions
19	HE	0	R/(W)*	Half-End Flag
				This bit is set to 1 when the transfer count reaches half of the DMATCR value that was specified before transfer starts.
				If DMA transfer ends because of an NMI interrupt, a DMA address error, or clearing of the DE bit or the DME bit in DMAOR before the transfer count reaches half of the initial DMATCR value, the HE bit is not set to 1. If DMA transfer ends due to an NMI interrupt, a DMA address error, or clearing of the DE bit or the DME bit in DMAOR after the HE bit is set to 1, the bit remains set to 1.
				To clear the HE bit, write 0 to it after $HE = 1$ is read.
				DMATCR > (DMATCR set before transfer starts)/2 during DMA transfer or after DMA transfer is terminated
				[Clearing condition]
				• Writing 0 after reading HE = 1.
				1: DMATCR ≤ (DMATCR set before transfer starts)/2
18	HIE	0	R/W	Half-End Interrupt Enable
				Specifies whether to issue an interrupt request to the CPU when the transfer count reaches half of the DMATCR value that was specified before transfer starts.
				When the HIE bit is set to 1, the DMAC requests an interrupt to the CPU when the HE bit becomes 1.
				0: Disables an interrupt to be issued when DMATCR = (DMATCR set before transfer starts)/2
				1: Enables an interrupt to be issued when DMATCR = (DMATCR set before transfer starts)/2

Bit	Bit Name	Initial Value	R/W	Descriptions
17	AM	0	R/W	Acknowledge Mode
				Specifies whether DACK is output in data read cycle or in data write cycle in dual address mode.
				In single address mode, DACK is always output regardless of the specification by this bit.
				This bit is valid only in CHCR_0 to CHCR_3. This bit is reserved in CHCR_4 to CHCR_7; it is always read as 0 and the write value should always be 0.
				0: DACK output in read cycle (dual address mode)
				1: DACK output in write cycle (dual address mode)
16	AL	0	R/W	Acknowledge Level
				Specifies the DACK (acknowledge) signal output is high active or low active.
				This bit is valid only in CHCR_0 to CHCR_3. This bit is reserved in CHCR_4 to CHCR_7; it is always read as 0 and the write value should always be 0.
				0: Low-active output from DACK
				1: High-active output from DACK
				Note: To use the DACK pins as high-active output, pull them down and perform the following settings.
				 After the reset start, specify the high-active output by this bit in CHCR for the DACK pins.
				Then specify the DACK pins for the pin function controller setting.
				The DACK pin setting in CHCR should be retained hereafter.

Bit	Bit Name	Initial Value	R/W	Descriptions
15,14	DM[1:0]	00	R/W	Destination Address Mode
				These bits select whether the DMA destination address is incremented, decremented, or left fixed. (In single address mode, DM1 and DM0 bits are ignored when data is transferred to an external device with DACK.)
				00: Fixed destination address (Setting prohibited in 16-byte transfer)
				01: Destination address is incremented (+1 in 8-bit transfer, +2 in 16-bit transfer, +4 in 32-bit transfer, +16 in 16-byte transfer)
				10: Destination address is decremented (–1 in 8-bit transfer, –2 in 16-bit transfer, –4 in 32-bit transfer, setting prohibited in 16-byte transfer)
				11: Setting prohibited
13, 12	SM[1:0]	00	R/W	Source Address Mode
				These bits select whether the DMA source address is incremented, decremented, or left fixed. (In single address mode, SM1 and SM0 bits are ignored when data is transferred from an external device with DACK.)
				00: Fixed source address (Setting prohibited in 16-byte-unit transfer)
				01: Source address is incremented (+1 in byte-unit transfer, +2 in word-unit transfer, +4 in longword-unit transfer, +16 in 16-byte-unit transfer)
				 Source address is decremented (-1 in byte-unit transfer, -2 in word-unit transfer, -4 in longword- unit transfer, setting prohibited in 16-byte-unit transfer)
				11: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Descriptions
11 to 8	RS[3:0]	0000	R/W	Resource Select
				These bits specify which transfer requests will be sent to the DMAC. The changing of transfer request source should be done in the state when DMA enable bit (DE) is set to 0.
				0000: External request, dual address mode
				0001: Setting prohibited
				0010: External request/single address mode
				External address space \rightarrow External device with DACK
				0011: External request/single address mode
				External device with DACK \rightarrow External address
				space
				0100: Auto request
				0101: Setting prohibited
				0110: Setting prohibited
				0111: Setting prohibited
				1000: DMA extension resource selector
				1001: Setting prohibited
				1010: Setting prohibited
				1011: Setting prohibited
				1100: Setting prohibited
				1101: Setting prohibited
				1110: Setting prohibited
				1111: Setting prohibited
				Note: External request specification is valid only in CHCR_0 to CHCR_3. If a request source is selected in channels CHCR_4 to CHCR_7, no operation will be performed.

Bit	Bit Name	Initial Value	R/W	Descriptions
7	DL	0	R/W	DREQ Level
6	DS	0	R/W	DREQ Edge Select
O	D3	O	11/ V V	These bits specify the sampling method of the DREQ pin input and the sampling level.
				These bits are valid only in CHCR_0 to CHCR_3. These bits are reserved in CHCR_4 to CHCR_7; they are always read as 0 and the write value should always be 0.
				If the transfer request source is specified as an on-chip peripheral module or if an auto-request is specified, the specification by these bits is ignored.
				00: DREQ detected in low level
				01: DREQ detected at falling edge
				10: DREQ detected in high level
				11: DREQ detected at rising edge
5	TB	0	R/W	Transfer Bus Mode
				Specifies bus mode when DMA transfers data. Note that burst mode must not be selected when TC = 0.
				0: Cycle steal mode
				1: Burst mode
4, 3	TS[1:0]	00	R/W	Transfer Size
				These bits specify the size of data to be transferred.
				Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified.
				00: Byte unit
				01: Word unit (two bytes)
				10: Longword unit (four bytes)
				11: 16-byte unit (four longwords)
2	IE	0	R/W	Interrupt Enable
				Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1.
				0: Disables an interrupt request
				1: Enables an interrupt request

		Initial		
Bit	Bit Name	Value	R/W	Descriptions
1	TE	0	R/(W)*	Transfer End Flag
				This bit is set to 1 when DMATCR becomes 0 and DMA transfer ends.
				The TE bit is not set to 1 in the following cases.
				 DMA transfer ends due to an NMI interrupt or DMA address error before DMATCR becomes 0.
				 DMA transfer is ended by clearing the DE bit and DME bit in DMA operation register (DMAOR).
				To clear the TE bit, write 0 after reading TE = 1.
				Even if the DE bit is set to 1 while this bit is set to 1, transfer is not enabled.
				0: During the DMA transfer or DMA transfer has been terminated
				[Clearing condition]
				 Writing 0 after reading TE = 1
				1: DMA transfer ends by the specified count (DMATCR = 0)
0	DE	0	R/W	DMA Enable
				Enables or disables the DMA transfer. In auto-request mode, DMA transfer starts by setting the DE bit and DME bit in DMAOR to 1. In this case, all of the bits TE, NMIF in DMAOR, and AE must be 0. In an external request or peripheral module request, DMA transfer starts if DMA transfer request is generated by the devices or peripheral modules after setting the bits DE and DME to 1. In this case, however, all of the bits TE, NMIF, and AE must be 0 as in the case of auto-request mode. Clearing the DE bit to 0 can terminate the DMA transfer.
				0: DMA transfer disabled
				1: DMA transfer enabled

Note: * Only 0 can be written to clear the flag after 1 is read.

10.3.5 DMA Reload Source Address Registers (RSAR)

The DMA reload source address registers (RSAR) are 32-bit readable/writable registers.

When the reload function is enabled, the RSAR value is written to the source address register (SAR) at the end of the current DMA transfer. In this case, a new value for the next DMA transfer can be preset in RSAR during the current DMA transfer. When the reload function is disabled, RSAR is ignored.

To transfer data of 16-bit or 32-bit width, specify the address with 16-bit or 32-bit address boundary respectively. To transfer data in units of 16 bytes, set a value at a 16-byte boundary.

RSAR is initialized to H'00000000 by a reset and retains the value in software standby mode and module standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

10.3.6 DMA Reload Destination Address Registers (RDAR)

The DMA reload destination address registers (RDAR) are 32-bit readable/writable registers.

When the reload function is enabled, the RDAR value is written to the destination address register (DAR) at the end of the current DMA transfer. In this case, a new value for the next DMA transfer can be preset in RDAR during the current DMA transfer. When the reload function is disabled, RDAR is ignored.

To transfer data of 16-bit or 32-bit width, specify the address with 16-bit or 32-bit address boundary respectively. To transfer data in units of 16 bytes, set a value at a 16-byte boundary.

RDAR is initialized to H'00000000 by a reset and retains the value in software standby mode and module standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

10.3.7 DMA Reload Transfer Count Registers (RDMATCR)

The DMA reload transfer count registers (RDMATCR) are 32-bit readable/writable registers.

When the reload function is enabled, the RDMATCR value is written to the transfer count register (DMATCR) at the end of the current DMA transfer. In this case, a new value for the next DMA transfer can be preset in RDMATCR during the current DMA transfer. When the reload function is disabled, RDMATCR is ignored.

The upper eight bits of RDMATCR are always read as 0, and the write value should always be 0.

As in DMATCR, the transfer count is 1 when the setting is H'00000001, 16,777,215 when H'00FFFFFF is set, and 16,777,216 (the maximum) when H'00000000 is set. To transfer data in 16 bytes, one 16-byte transfer (128 bits) counts one.

RDMATCR is initialized to H'000000000 by a reset and retains the value in software standby mode and module standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	-1	-	1	-1	-	1	-1	-	-	-	-	-	-1	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

10.3.8 DMA Operation Register (DMAOR)

The DMA operation register (DMAOR) is a 16-bit readable/writable register that specifies the priority level of channels at the DMA transfer. This register also shows the DMA transfer status.

DMAOR is initialized to H'0000 by a reset and retains the value in software standby mode and module standby mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	CMS	S[1:0]	-	-	PR	[1:0]	-	-	1	-	-	AE	NMIF	DME
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R	R	R	R/(W)*	R/(W)*	R/W

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	CMS[1:0]	00	R/W	Cycle Steal Mode Select
				These bits select either normal mode or intermittent mode in cycle steal mode.
				It is necessary that the bus modes of all channels be set to cycle steal mode to make intermittent mode valid.
				00: Normal mode
				01: Setting prohibited
				10: Intermittent mode 16
				Executes one DMA transfer for every 16 cycles of $B\phi$ clock.
				11: Intermittent mode 64
				Executes one DMA transfer for every 64 cycles of B ϕ clock.
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
9, 8	PR[1:0]	00	R/W	Priority Mode
				These bits select the priority level between channels when there are transfer requests for multiple channels simultaneously.
				00: Fixed mode 1: CH0 > CH1 > CH2 > CH3 > CH4 > CH5 > CH6 > CH7
				01: Fixed mode 2: CH0 > CH4 > CH1 > CH5 > CH2 > CH6 > CH3 > CH7
				10: Setting prohibited
				11: Round-robin mode (only supported in CH0 to CH3)
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	AE	0	R/(W)*	Address Error Flag
				Indicates whether an address error has occurred by the DMAC. When this bit is set, even if the DE bit in CHCR and the DME bit in DMAOR are set to 1, DMA transfer is not enabled. This bit can only be cleared by writing 0 after reading 1.
				0: No DMAC address error
				1: DMAC address error occurred
				[Clearing condition]
				• Writing 0 after reading AE = 1
1	NMIF	0	R/(W)*	NMI Flag
				Indicates that an NMI interrupt occurred. When this bit is set, even if the DE bit in CHCR and the DME bit in DMAOR are set to 1, DMA transfer is not enabled. This bit can only be cleared by writing 0 after reading 1.
				When the NMI is input, the DMA transfer in progress can be done in one transfer unit. Even if the NMI interrupt is input while the DMAC is not in operation, the NMIF bit is set to 1.
				0: No NMI interrupt
				1: NMI interrupt occurred
				[Clearing condition]
				Writing 0 after reading NMIF = 1

Bit	Bit Name	Initial Value	R/W	Description
0	DME	0	R/W	DMA Master Enable
				Enables or disables DMA transfer on all channels. If the DME bit and DE bit in CHCR are set to 1, DMA transfer is enabled.
				However, transfer is enabled only when the TE bit in CHCR of the transfer corresponding channel, the NMIF bit in DMAOR, and the AE bit are all cleared to 0. Clearing the DME bit to 0 can terminate the DMA transfer on all channels.
				0: DMA transfer is disabled on all channels
				1: DMA transfer is enabled on all channels

Note: * To clear the flags, read the register and write 0 only to the bits that were read as 1.

Write 1 to the bits that were read as 0.

If the priority mode bits are modified after a DMA transfer, the channel priority is initialized. If fixed mode 2 is specified, the channel priority is specified as CH0 > CH4 > CH1 > CH5 > CH2 > CH6 > CH3 > CH7. If fixed mode 1 is specified, the channel priority is specified as CH0 > CH1 > CH2 > CH3 > CH4 > CH5 > CH6 > CH7. If round-robin mode is specified, the transfer end channel is reset.

Table 10.3 show the priority change in each mode (modes 0 to 2) specified by the priority mode bits. In each priority mode, the channel priority to accept the next transfer request may change in up to three ways according to the transfer end channel.

For example, when the transfer end channel is channel 1, the priority of the channel to accept the next transfer request is specified as CH2 > CH3 > CH0 > CH1 > CH4 > CH5 > CH6 > CH7. When the transfer end channel is any one of the channels 4 to 7, round-robin will not be applied and the priority level is not changed at the end of transfer in the channels 4 to 7.

The DMAC internal operation for an address error is as follows:

- No address error: Read (source to DMAC) → Write (DMAC to destination)
- Address error in source address: Nop \rightarrow Nop
- Address error in destination address: Read → Nop

Table 10.3 Combinations of Priority Mode Bits

	Transfer	Priori	ty Mode			Priority	Level at	the End	of Trans	fer	
	End	E	Bits	High	•						Low
Mode	CH No.	PR[1]	PR[0]	0	1	2	3	4	5	6	7
Mode 0 (fixed mode 1)	Any channel	0	0	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7
Mode 1 (fixed mode 2)	Any channel	0	1	CH0	CH4	CH1	CH5	CH2	CH6	СНЗ	CH7
Mode 2	CH0	1	1	CH1	CH2	СНЗ	CH0	CH4	CH5	CH6	CH7
(round-robin mode)	CH1	1	1	CH2	СНЗ	CH0	CH1	CH4	CH5	CH6	CH7
	CH2	1	1	СНЗ	CH0	CH1	CH2	CH4	CH5	CH6	CH7
	СНЗ	1	1	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7
	CH4	1	1	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7
	CH5	1	1	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7
	CH6	1	1	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7
	CH7	1	1	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7

10.3.9 DMA Extension Resource Selectors 0 to 3 (DMARS0 to DMARS3)

The DMA extension resource selectors (DMARS) are 16-bit readable/writable registers that specify the DMA transfer sources from peripheral modules in each channel. DMARS0 is for channels 0 and 1, DMARS1 is for channels 2 and 3, DMARS2 is for channels 4 and 5, and DMARS3 is for channels 6 and 7. Table 10.4 shows the specifiable combinations.

DMARS can specify transfer requests from two SCIF sources, two IIC3 sources, one A/D converter source, five MTU2 sources, two CMT sources, two USB sources, one RCAN_ET source, and two SSU sources.

DMARS is initialized to H'0000 by a reset and retains the value in software standby mode and module standby mode.

DMARS0

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			CH1 M	IID[5:0]			CH1 F	ID[1:0]			CH0 N	/IID[5:0]			CH0 F	RID[1:0]
Initial value:							0	0	0	0	0	0	0	0	0	0

DMARS1

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			CH3 N	1ID[5:0]			CH3 F	IID[1:0]			CH2 N	/IID[5:0]			CH2 F	RID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W·	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

DMARS2

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			CH5 M	IID[5:0]			CH5 R	IID[1:0]			CH4 N	/IID[5:0]			CH4 R	RID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

DMARS3

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			CH7 M	IID[5:0]			CH7 F	RID[1:0]			CH6 N	/IID[5:0]			CH6 F	RID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Transfer requests from the various modules specify MID and RID as shown in table 10.4.

Table 10.4 DMARS Settings

		Setting Value for One Channel			
Peripheral Module		({MID, RID})	MID	RID	Function
USB	USBRXI	H'81	B'100000	B'01	Receive
	USBTXI	H'82		B'10	Transmit
RCAN_ET	RM0_0	H'86	B'100001	B'10	Receive
SSU	SSTXI	H'89	B'100010	B'01	Transmit
	SSRXI	H'8A	_	B'10	Receive
SCIF_3	TXI3	H'8D	B'100011	B'01	Transmit
	RXI3	H'8E	_	B'10	Receive
IIC3	TXI	H'A1	B'101000	B'01	Transmit
	RXI	H'A2	_	B'10	Receive
A/D converter_0	ADI0	H'B3	B'101100	B'11	_
MTU2_0	TGIA_0	H'E3	B'111000	B'11	_
MTU2_1	TGIA_1	H'E7	B'111001	B'11	_
MTU2_2	TGIA_2	H'EB	B'111010	B'11	_
MTU2_3	TGIA_3	H'EF	B'111011	B'11	_
MTU2_4	TGIA_4	H'F3	B'111100	B'11	_
CMT_0	CMI0	H'FB	B'111110	B'11	_
CMT_1	CMI0	H'FF	B'111111	B'11	_

When MID or RID other than the values listed in table 10.4 is set, the operation of this LSI is not guaranteed. The transfer request from DMARS is valid only when the resource select bits (RS[3:0]) in CHCR0 to CHCR7 have been set to B'1000. Otherwise, even if DMARS has been set, the transfer request source is not accepted.

10.4 Operation

When there is a DMA transfer request, the DMAC starts the transfer according to the predetermined channel priority order; when the transfer end conditions are satisfied, it ends the transfer. Transfers can be requested in three modes: auto request, external request, and on-chip peripheral module request. In bus mode, burst mode or cycle steal mode can be selected.

10.4.1 Transfer Flow

After the DMA source address registers (SAR), DMA destination address registers (DAR), DMA transfer count registers (DMATCR), DMA channel control registers (CHCR), DMA operation register (DMAOR), and DMA extension resource selector (DMARS) are set for the target transfer conditions, the DMAC transfers data according to the following procedure:

- 1. Checks to see if transfer is enabled (DE = 1, DME = 1, TE = 0, AE = 0, NMIF = 0)
- 2. When a transfer request comes and transfer is enabled, the DMAC transfers one transfer unit of data (depending on the TS0 and TS1 settings). For an auto request, the transfer begins automatically when the DE bit and DME bit are set to 1. The DMATCR value will be decremented by 1 for each transfer. The actual transfer flows vary by address mode and bus mode.
- 3. When half of the specified transfer count is exceeded (when DMATCR reaches half of the initial value), an HEI interrupt is sent to the CPU if the HIE bit in CHCR is set to 1.
- 4. When transfer has been completed for the specified count (when DMATCR reaches 0), the transfer ends normally. If the IE bit in CHCR is set to 1 at this time, a DEI interrupt is sent to the CPU.
- 5. When an address error in the DMAC or an NMI interrupt is generated, the transfer is terminated. Transfers are also terminated when the DE bit in CHCR or the DME bit in DMAOR is cleared to 0.

Figure 10.2 is a flowchart of this procedure.




Figure 10.2 DMA Transfer Flowchart

10.4.2 DMA Transfer Requests

DMA transfer requests are basically generated in either the data transfer source or destination, but they can also be generated in external devices and on-chip peripheral modules that are neither the transfer source nor destination.

Transfers can be requested in three modes: auto request, external request, and on-chip peripheral module request. The request mode is selected by the RS[3:0] bits in CHCR_0 to CHCR_7 and DMARS0 to DMARS3.

(1) Auto-Request Mode

When there is no transfer request signal from an external source, as in a memory-to-memory transfer or a transfer between memory and an on-chip peripheral module unable to request a transfer, auto-request mode allows the DMAC to automatically generate a transfer request signal internally. When the DE bits in CHCR_0 to CHCR_7 and the DME bit in DMAOR are set to 1, the transfer begins so long as the TE bits in CHCR_0 to CHCR_7, and the AE and NMIF bits in DMAOR are 0.

(2) External Request Mode

In this mode a transfer is performed at the request signals (DREQ0 to DREQ3) of an external device. Choose one of the modes shown in table 10.5 according to the application system. When the DMA transfer is enabled (DE = 1, DME = 1, TE = 0, AE = 0, NMIF = 0), DMA transfer is performed upon a request at the DREQ input.

Table 10.5 Selecting External Request Modes with the RS Bits

RS[3]	RS[2]	RS[1]	RS[0]	Address Mode	Transfer Source	Transfer Destination
0	0	0	0	Dual address mode	Any	Any
0	0	1	0	Single address mode	External memory, memory-mapped external device	External device with DACK
			1	-	External device with DACK	External memory, memory-mapped external device

Choose to detect DREQ by either the edge or level of the signal input with the DL and DS bits in CHCR_0 to CHCR_3 as shown in table 10.6. The source of the transfer request does not have to be the data transfer source or destination.

Table 10.6 Selecting External Request Detection with DL and DS Bits

CHCR

DL bit	DS bit	Detection of External Request
0	0	Low level detection
	1	Falling edge detection
1	0	High level detection
	1	Rising edge detection

When DREQ is accepted, the DREQ pin enters the request accept disabled state (non-sensitive period). After issuing acknowledge DACK signal for the accepted DREQ, the DREQ pin again enters the request accept enabled state.

When DREQ is used by level detection, there are following two cases by the timing to detect the next DREQ after outputting DACK.

Overrun 0: Transfer is terminated after the same number of transfer has been performed as requests.

Overrun 1: Transfer is terminated after transfers have been performed for (the number of requests plus 1) times.

The DO bit in CHCR selects this overrun 0 or overrun 1.

Table 10.7 Selecting External Request Detection with DO Bit

CHCR

DO bit	External Request	
0	Overrun 0	
1	Overrun 1	

(3) On-Chip Peripheral Module Request

In this mode, the transfer is performed in response to the DMA transfer request signal from an onchip peripheral module.

DMA transfer request signals from on-chip peripheral modules to the DMAC include transmit data empty and receive data full requests from the SCIF, A/D conversion end transfer request from the A/D converter, compare match transfer request from the CMT, and data transfer requests from the IIC3, MTU2, RCAN_ET, SSU, and USB.

When a transfer request signal is sent in on-chip peripheral module request mode while DMA transfer is enabled (DE = 1, DME = 1, TE = 0, AE = 0, and NMIF = 0), DMA transfer is performed.

When the transmit data empty from the SCIF is selected, specify the transfer destination as the corresponding SCIF transmit data register. Likewise, when the receive data full from the SCIF is selected, specify the transfer source as the corresponding SCIF receive data register. When a transfer request is made by the A/D converter, the transfer source must be the A/D data register (ADDR). When the IIC3 transmit is selected as the transfer request, the transfer destination must be ICDRT; when the IIC3 reception is selected as the transfer request, the transfer source must be ICDRR. When the USB is selected as the transfer request, the transfer destination must be the USBEP2 data register (USBEPDR2). When the SSU is selected as the transfer request, the transfer destination must be an SS transmit data register (SSTDR0 to SSTDR3). Any address can be specified for data transfer source and destination when a transfer request is sent from the CMT or MTU2.

Table 10.8 Selecting On-Chip Peripheral Module Request Modes with RS3 to RS0 Bits

CHCR	DMARS		DMA Transfer				
RS[3:0]	MID	RID	Request Source	DMA Transfer Request Signal	Transfer Source	Transfer Destination	Bus Mode
1000	100000	01	USB receive	EP1 FIFO full transfer request (USBRXI)	USBEPDR1	Any	Cycle steal
		10	USB transmit	EP2 FIFO empty transfer request (USBTXI)	Any	USBEPDR2	•
	100001	10	RCAN	RM0 (RCAN receive interrupt)	MB0 to MB31	Any	Cycle steal
	100010	01	SSU transmit	SSTXI (transmit data empty)	Any	SSTDR0 to SSTDR3	Cycle steal
		10	SSU receive	SSRXI (receive data full)	SSRDR0 to SSRDR3	Any	•
	100011	01	SCIF_3 transmit	TXI3 (transmit FIFO data empty)	Any	SCFTDR3	Cycle
		10	SCIF_3 receive	RXI3 (receive FIFO data full)	SCFRDR3	Any	steal
	101000	01	IIC3 transmit	TXI (transmit data empty)	Any	ICDRT	Cycle
		10	IIC3 receive	RXI (receive data full)	ICDRR	Any	steal
	101100	11	A/D converter_0	ADI0 (A/D conversion end)	ADDR0 to ADDR3	Any	Cycle steal
	111000	11	MTU2_0	TGIA_0	Any	Any	Cycle
	111001	11	MTU2_1	TGIA_1	Any	Any	steal or burst
	111010	11	MTU2_2	TGIA_2	Any	Any	Duist
	111011 11 MTU2_3 111100 11 MTU2_4		MTU2_3	TGIA_3	Any	Any	-
			MTU2_4	TGIA_4	Any	Any	•
	111110	11	CMT_0	Compare match 0	Any	Any	Cycle
	111111	11	CMT_1	Compare match 1	Any	Any	steal or burst

10.4.3 **Channel Priority**

When the DMAC receives simultaneous transfer requests on two or more channels, it selects a channel according to a predetermined priority order. Three modes (fixed mode 1, fixed mode 2, and round-robin mode) are selected using the PR1 and PR0 bits in DMAOR.

(1) Fixed Mode

In fixed modes, the priority levels among the channels remain fixed. There are two kinds of fixed modes as follows:

Fixed mode 1: CH0 > CH1 > CH2 > CH3 > CH4 > CH5 > CH6 > CH7

Fixed mode 2: CH0 > CH4 > CH1 > CH5 > CH2 > CH6 > CH3 > CH7

These are selected by the PR1 and PR0 bits in the DMA operation register (DMAOR).

Round-Robin Mode **(2)**

Each time one unit of word, byte, longword, or 16 bytes is transferred on one channel, the priority order is rotated. The channel on which the transfer was just finished is rotated to the lowest of the priority order among the four round-robin channels (channels 0 to 4). The priority of the channels other than the round-robin channels (channels 0 to 4) does not change even in round-robin mode. The round-robin mode operation is shown in figure 10.3. The priority in round-robin mode is CH0 > CH1 > CH2 > CH3 > CH4 > CH5 > CH6 > CH7 immediately after a reset.

When round-robin mode has been specified, do not concurrently specify cycle steal mode and burst mode as the bus modes of any two or more channels.




Figure 10.3 Round-Robin Mode

Figure 10.4 shows how the priority order changes when channel 0 and channel 3 transfers are requested simultaneously and a channel 1 transfer is requested during the channel 0 transfer. The DMAC operates as follows:

- 1. Transfer requests are generated simultaneously to channels 0 and 3.
- 2. Channel 0 has a higher priority, so the channel 0 transfer begins first (channel 3 waits for transfer).
- 3. A channel 1 transfer request occurs during the channel 0 transfer (channels 1 and 3 are both waiting)
- 4. When the channel 0 transfer ends, channel 0 is given the lowest priority among the round-robin channels.
- 5. At this point, channel 1 has a higher priority than channel 3, so the channel 1 transfer begins (channel 3 waits for transfer).
- 6. When the channel 1 transfer ends, channel 1 is given the lowest priority among the round-robin channels.
- 7. The channel 3 transfer begins.
- 8. When the channel 3 transfer ends, channels 3 and 2 are lowered in priority so that channel 3 is given the lowest priority among the round-robin channels.




Figure 10.4 Changes in Channel Priority in Round-Robin Mode

10.4.4 DMA Transfer Types

DMA transfer has two types: single address mode transfer and dual address mode transfer. They depend on the number of bus cycles of access to the transfer source and destination. A data transfer timing depends on the bus mode, which is cycle steal mode or burst mode. The DMAC supports the transfers shown in table 10.9.

Table 10.9 Supported DMA Transfers

			Transfer Destination						
Transfer Source	External Device with DACK	External Memory	Memory-Mapped External Device	On-Chip Peripheral Module	On-Chip Memory				
External device with DACK	Not available	Dual, single	Dual, single	Not available	Not available				
External memory	Dual, single	Dual	Dual	Dual	Dual				
Memory-mapped external device	Dual, single	Dual	Dual	Dual	Dual				
On-chip peripheral module	Not available	Dual	Dual	Dual	Dual				
On-chip memory	Not available	Dual	Dual	Dual	Dual				

Notes: 1. Dual: Dual address mode

- 2. Single: Single address mode
- 16-byte transfer is available only for on-chip peripheral modules that support longword access.

Address Modes **(1)**

(a) **Dual Address Mode**

In dual address mode, both the transfer source and destination are accessed (selected) by an address. The transfer source and destination can be located externally or internally.

DMA transfer requires two bus cycles because data is read from the transfer source in a data read cycle and written to the transfer destination in a data write cycle. At this time, transfer data is temporarily stored in the DMAC. In the transfer between external memories as shown in figure 10.5, data is read to the DMAC from one external memory in a data read cycle, and then that data is written to the other external memory in a data write cycle.




Figure 10.5 Data Flow of Dual Address Mode

Auto request, external request, and on-chip peripheral module request are available for the transfer request. DACK can be output in read cycle or write cycle in dual address mode. The AM bit in the channel control register (CHCR) can specify whether the DACK is output in read cycle or write cycle.

Figure 10.6 shows an example of DMA transfer timing in dual address mode.




Figure 10.6 Example of DMA Transfer Timing in Dual Mode (Transfer Source: Normal Memory, Transfer Destination: Normal Memory)

(b) Single Address Mode

In single address mode, both the transfer source and destination are external devices, either of them is accessed (selected) by the DACK signal, and the other device is accessed by an address. In this mode, the DMAC performs one DMA transfer in one bus cycle, accessing one of the external devices by outputting the DACK transfer request acknowledge signal to it, and at the same time outputting an address to the other device involved in the transfer. For example, in the case of transfer between external memory and an external device with DACK shown in figure 10.7, when the external device outputs data to the data bus, that data is written to the external memory in the same bus cycle.




Figure 10.7 Data Flow in Single Address Mode

Two kinds of transfer are possible in single address mode: (1) transfer between an external device with DACK and a memory-mapped external device, and (2) transfer between an external device with DACK and external memory. In both cases, only the external request signal (DREQ) is used for transfer requests.

Figure 10.8 shows an example of DMA transfer timing in single address mode.




Figure 10.8 Example of DMA Transfer Timing in Single Address Mode

(2) Bus Modes

There are two bus modes; cycle steal and burst. Select the mode by the TB bits in the channel control registers (CHCR).

(a) Cycle Steal Mode

Normal mode

In normal mode of cycle steal, the bus mastership is given to another bus master after a one-transfer-unit (byte, word, longword, or 16-byte unit) DMA transfer. When another transfer request occurs, the bus mastership is obtained from another bus master and a transfer is performed for one transfer unit. When that transfer ends, the bus mastership is passed to another bus master. This is repeated until the transfer end conditions are satisfied.

The cycle-steal normal mode can be used for any transfer section; transfer request source, transfer source, and transfer destination.

Figure 10.9 shows an example of DMA transfer timing in cycle-steal normal mode. Transfer conditions shown in the figure are:

- Dual address mode
- DREQ low level detection




Figure 10.9 DMA Transfer Example in Cycle-Steal Normal Mode (Dual Address, DREQ Low Level Detection)

• Intermittent Mode 16 and Intermittent Mode 64

In intermittent mode of cycle steal, DMAC returns the bus mastership to other bus master whenever a unit of transfer (byte, word, longword, or 16 bytes) is completed. If the next transfer request occurs after that, DMAC obtains the bus mastership from other bus master after waiting for 16 or 64 cycles of B ϕ clock. DMAC then transfers data of one unit and returns the bus mastership to other bus master. These operations are repeated until the transfer end condition is satisfied. It is thus possible to make lower the ratio of bus occupation by DMA transfer than normal mode of cycle steal.

The cycle-steal intermittent mode can be used for any transfer section; transfer request source, transfer source, and transfer destination. The bus modes, however, must be cycle steal mode in all channels.

Figure 10.10 shows an example of DMA transfer timing in cycle-steal intermittent mode. Transfer conditions shown in the figure are:

- Dual address mode
- DREO low level detection




Figure 10.10 Example of DMA Transfer in Cycle-Steal Intermittent Mode (Dual Address, DREQ Low Level Detection)

(b) Burst Mode

In burst mode, once the DMAC obtains the bus mastership, it does not release the bus mastership and continues to perform transfer until the transfer end condition is satisfied. In external request mode with low level detection of the DREQ pin, however, when the DREQ pin is driven high, the bus mastership is passed to another bus master after the DMAC transfer request that has already been accepted ends, even if the transfer end conditions have not been satisfied.

Figure 10.11 shows DMA transfer timing in burst mode.




Figure 10.11 DMA Transfer Example in Burst Mode (Dual Address, DREQ Low Level Detection)

(3) Relationship between Request Modes and Bus Modes by DMA Transfer Category

Table 10.10 shows the relationship between request modes and bus modes by DMA transfer category.

Table 10.10 Relationship of Request Modes and Bus Modes by DMA Transfer Category

Address Mode	Transfer Category	Request Mode	Bus Mode	Transfer Size (Bits)	Usable Channels
Dual	External device with DACK and external memory	External	B/C	8/16/32/128	0 to 3
	External device with DACK and memory-mapped external device	External	B/C	8/16/32/128	0 to 3
	External memory and external memory	All* ⁴	B/C	8/16/32/128	0 to 7*3
	External memory and memory-mapped external device	All* ⁴	B/C	8/16/32/128	0 to 7*3
	Memory-mapped external device and memory-mapped external device	All* ⁴	B/C	8/16/32/128	0 to 7*3
	External memory and on-chip peripheral module	All*1	B/C*5	8/16/32/128*2	0 to 7*3
	Memory-mapped external device and on-chip peripheral module	All*1	B/C*5	8/16/32/128*2	0 to 7*3
	On-chip peripheral module and on-chip peripheral module	All*1	B/C*5	8/16/32/128*2	0 to 7*3
	On-chip memory and on-chip memory	All* ⁴	B/C	8/16/32/128	0 to 7*3
	On-chip memory and memory-mapped external device	All* ⁴	B/C	8/16/32/128	0 to 7*3
	On-chip memory and on-chip peripheral module	All*1	B/C*5	8/16/32/128*2	0 to 7*3
	On-chip memory and external memory	All* ⁴	B/C	8/16/32/128	0 to 7*3
Single	External device with DACK and external memory	External	B/C	8/16/32/128	0 to 3
	External device with DACK and memory-mapped external device	External	B/C	8/16/32/128	0 to 3
			_	-	

[Legend] B: Burst

C: Cycle steal

- Notes: 1. External requests, auto requests, and on-chip peripheral module requests are all available. However, along with the exception of CMT and MTU2 as the transfer request source, the requesting module must be designated as the transfer source or the transfer destination.
 - 2. Access size permitted for the on-chip peripheral module register functioning as the transfer source or transfer destination.
 - 3. If the transfer request is an external request, channels 0 to 3 are only available.
 - 4. External requests, auto requests, and on-chip peripheral module requests are all available. In the case of on-chip peripheral module requests, however, the CMT and MTU2 are only available.
 - 5. Only cycle steal except for the MTU2 and CMT as the transfer request source.

(4) Bus Mode and Channel Priority

In priority fixed mode (CH0 > CH1), when channel 1 is transferring data in burst mode and a request arrives for transfer on channel 0, which has higher-priority, the data transfer on channel 0 will begin immediately. In this case, if the transfer on channel 0 is also in burst mode, the transfer on channel 1 will only resume on completion of the transfer on channel 0.

When channel 0 is in cycle steal mode, one transfer-unit of data on this channel, which has the higher priority, is transferred. Data is then transferred continuously to channel 1 without releasing the bus. The bus mastership will then switch between the two in this order: channel 0, channel 1, channel 0, channel 1, etc. That is, the CPU cycle after the data transfer in cycle steal mode is replaced with a burst-mode transfer cycle (priority execution of burst-mode cycle). An example of this is shown in figure 10.12.

When multiple channels are in burst mode, data transfer on the channel that has the highest priority is given precedence. When DMA transfer is being performed on multiple channels, the bus mastership is not released to another bus-master device until all of the competing burst-mode transfers have been completed.




Figure 10.12 Bus State when Multiple Channels are Operating

In round-robin mode, the priority changes as shown in figure 10.3. Note that channels in cycle steal and burst modes must not be mixed.

10.4.5 Number of Bus Cycles and DREQ Pin Sampling Timing

(1) Number of Bus Cycles

When the DMAC is the bus master, the number of bus cycles is controlled by the bus state controller (BSC) in the same way as when the CPU is the bus master. For details, see section 9, Bus State Controller (BSC).

(2) DREQ Pin Sampling Timing

Figures 10.13 to 10.16 show the DREQ input sampling timings in each bus mode.




Figure 10.13 Example of DREQ Input Detection in Cycle Steal Mode Edge Detection




Figure 10.14 Example of DREQ Input Detection in Cycle Steal Mode Level Detection




Figure 10.15 Example of DREQ Input Detection in Burst Mode Edge Detection




Figure 10.16 Example of DREQ Input Detection in Burst Mode Level Detection

Figure 10.17 shows the TEND output timing.




Figure 10.17 Example of DMA Transfer End Signal Timing (Cycle Steal Mode Level Detection)

The unit of the DMA transfer is divided into multiple bus cycles when 16-byte transfer is performed for an 8-bit or 16-bit external device, when longword access is performed for an 8-bit or 16-bit external device, or when word access is performed for an 8-bit external device. When a setting is made so that the DMA transfer size is divided into multiple bus cycles and the CS signal is negated between bus cycles, note that DACK and TEND are divided like the \overline{CS} signal for data alignment. Also, if the DREQ detection is set to level-detection mode (DS bit in CHCR = 0), the DREQ sampling may not be detected correctly with divided DACK, and one extra overrun may occur at maximum.

Use a setting that does not divide DACK or specify a transfer size smaller than the external device bus width if DACK is divided. Figure 10.18 shows this example.




Figure 10.18 BSC Normal Memory Access (No Wait, Idle Cycle 1, Longword Access to 16-Bit Device)

10.5 **Interrupt Sources**

10.5.1 **Interrupt Sources and Priority Order**

The interrupt sources of the DMAC are the data transfer end interrupt (DEI) and data transfer halfend interrupt (HEI) for each channel.

Table 10.11 lists the interrupt sources and their priority. The IE and HIE bits in the DMA channel control registers (CHCRs) enable or disable the respective interrupt sources. Furthermore, the interrupt requests are independently conveyed to the interrupt controller.

A data-transfer end interrupt (DEI) is generated when, the transfer end flag and the transfer end interrupt enable (IE) bit in the DMA channel control register (CHCR) are set to 1.

A data-transfer half end interrupt (HEI) is generated when the half-end flag and half-end interrupt enable (HIE) bit in the DMA channel control register (CHCR) are set to 1.

Clearing the interrupt flag bit to 0 cancels the interrupt request.

Priority among the channels is adjustable by the interrupt controller. The order of priority for interrupts of a given channel is fixed. For details, refer to section 6, Interrupt Controller (INTC).

Table 10.11 Interrupt Sources

Channel	Interrupt Source	Interrupt Enable Bit	Interrupt Flag	Priority
0	Data transfer end interrupt (DEI0)	IE	TE	High
	Data transfer half-end interrupt (HEI0)	HIE	HE	
1	Data transfer end interrupt (DEI1)	IE	TE	_ [
	Data transfer half-end interrupt (HEI1)	HIE	HE	
2	Data transfer end interrupt (DEI2)	IE	TE	_
	Data transfer half-end interrupt (HEI2)	HIE	HE	_
3	Data transfer end interrupt (DEI3)	IE	TE	
	Data transfer half-end interrupt (HEI3)	HIE	HE	_
4	Data transfer end interrupt (DEI4)	IE	TE	_
	Data transfer half-end interrupt (HEI4)	HIE	HE	
5	Data transfer end interrupt (DEI5)	IE	TE	_
	Data transfer half-end interrupt (HEI5)	HIE	HE	
6	Data transfer end interrupt (DEI6)	IE	TE	
	Data transfer half-end interrupt (HEI6)	HIE	HE	_
7	Data transfer end interrupt (DEI7)	IE	TE	_ +
	Data transfer half-end interrupt (HEI7)	HIE	HE	Low

10.6 **Usage Notes**

10.6.1 Setting of the Half-End Flag and the Half-End Interrupt

Since the following points for caution apply in cases where reference to the state of the half-end flag in the CHCR register or the half-end interrupt is used in conjunction with the reload function, please take care on these points.

Ensure that the reloaded number of transfers (the value set in RDMATCR) is always the same as the number of transfers that was initially set (the value set in DMATCR). If the initial setting in DMATCR and the value for the second and later transfers in RDMATCR are different, the timing with which the half-end flag is set may be faster than half the number of transfers, or the half-end flag might not be set at all. The same considerations apply to the half-end interrupt.

10.6.2 **Timing of DACK and TEND Outputs**

When the external memory is MPX-I/O or burst MPX-I/O, assertion of the DACK output has the same timing as the data cycle. For details, see the respective figures under section 9.5.5, MPX-I/O Interface, in section 9, Bus State Controller (BSC).

When the memory is other than the MPX-I/O or burst MPX-I/O, the DACK output is asserted with the same timing as the corresponding CS signal.

The TEND output does not depend on the type of memory and is always asserted with the same timing as the corresponding CS signal.

10.6.3 CHCR Setting

When changing the CHCR setting, the DE bit of the relevant channel must be cleared before the change.

10.6.4 **Note on Activation of Multiple Channels**

The same internal request must not be set to more than one channel.

10.6.5 **Note on Transfer Request Input**

A transfer request should be input after the DMAC settings have been made.

10.6.6 Conflict between NMI Interrupt and DMAC Activation

When a conflict occurs between the generation of the NMI interrupt and the DMAC activation, the NMI interrupt has priority. Thus the NMIF bit is set to 1 and the DMAC is not activated.

It takes $2 \times B$ cyc or $3 \times P$ cyc for checking DMAC stop by the NMI, $4 \times B$ cyc for checking DMAC activation by the DREQ, and $1 \times B$ cyc + $1 \times P$ cyc for checking DMAC activation by a peripheral module (Bcyc indicates the cycle of the external bus clock, Pcyc indicates the cycle of the peripheral clock).

10.6.7 Number of On-Chip RAM Access Cycles from DMAC

The number of on-chip RAM access cycles from the DMAC becomes the number of cycles shown in table 10.12, depending on whether the operation is read or write and the clock ratio between I ϕ (internal clock) and B ϕ (external bus clock).

Table 10.12 Number of On-Chip RAM Access Cycles from DMAC

Setting of Iφ:Βφ	Read Operation	Write Operation
1:1	3 × Bcyc	2 × Bcyc
1:1/2	2 × Bcyc	2 × Bcyc
1:1/4	2 × Bcyc	2 × Bcyc
Smaller than 1:1/4	1 × Bcyc	1 × Bcyc

Note: Bcyc indicates the cycle of the external bus clock.

Section 11 Multi-Function Timer Pulse Unit 2 (MTU2)

This LSI has an on-chip multi-function timer pulse unit 2 (MTU2) that comprises six 16-bit timer channels.

11.1 **Features**

- Maximum 16 pulse input/output lines and three pulse input lines
- Selection of eight counter input clocks for each channel (four clocks for channel 5)
- The following operations can be set for channels 0 to 4:
 - Waveform output at compare match
 - Input capture function
 - Counter clear operation
 - Multiple timer counters (TCNT) can be written to simultaneously
 - Simultaneous clearing by compare match and input capture is possible
 - Register simultaneous input/output is possible by synchronous counter operation
 - A maximum 12-phase PWM output is possible in combination with synchronous operation.
- Buffer operation settable for channels 0, 3, and 4
- Phase counting mode settable independently for each of channels 1 and 2
- Cascade connection operation
- Fast access via internal 16-bit bus
- 28 interrupt sources
- Automatic transfer of register data
- A/D converter start trigger can be generated
- Module standby mode can be settable
- A total of six-phase waveform output, which includes complementary PWM output, and positive and negative phases of reset PWM output by interlocking operation of channels 3 and 4, is possible.
- AC synchronous motor (brushless DC motor) drive mode using complementary PWM output and reset PWM output is settable by interlocking operation of channels 0, 3, and 4, and the selection of two types of waveform outputs (chopping and level) is possible.
- Dead time compensation counter available in channel 5
- External pulse width measurement available in channel 5
- In complementary PWM mode, interrupts at the crest and trough of the counter value and A/D converter start triggers can be skipped.

Table 11.1 MTU2 Functions

Item		Channel 0	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5
Count cloc	ck	Pφ/1 Pφ/4 Pφ/16 Pφ/64 TCLKA TCLKB TCLKC	Pφ/1 Pφ/4 Pφ/16 Pφ/64 Pφ/256 TCLKA TCLKB	Pφ/1 Pφ/4 Pφ/16 Pφ/64 Pφ/1024 TCLKA TCLKB TCLKC	Pφ/1 Pφ/4 Pφ/16 Pφ/64 Pφ/256 Pφ/1024 TCLKA TCLKB	Pφ/1 Pφ/4 Pφ/16 Pφ/64 Pφ/256 Pφ/1024 TCLKA TCLKB	Pφ/1 Pφ/4 Pφ/16 Pφ/64
General re	egisters	TGRA_0 TGRB_0 TGRE_0	TGRA_1 TGRB_1	TGRA_2 TGRB_2	TGRA_3 TGRB_3	TGRA_4 TGRB_4	TGRU_5 TGRV_5 TGRW_5
General re buffer regi	-	TGRC_0 TGRD_0 TGRF_0	_	_	TGRC_3 TGRD_3	TGRC_4 TGRD_4	_
I/O pins		TIOCOA TIOCOB TIOCOC TIOCOD	TIOC1A TIOC1B	TIOC2A TIOC2B	TIOC3A TIOC3B TIOC3C TIOC3D	TIOC4A TIOC4B TIOC4C TIOC4D	Input pins TIC5U TIC5V TIC5W
Counter cl function	ear	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
Compare	0 output	√	√	√	√	V	_
match output	1 output	√	√	V	V	√	_
output	Toggle output	√	V	√	√	V	_
Input capte function	ure	√	√	√	√	V	√
Synchronous operation		V	V	V	V	V	_
PWM mod	le 1	√	√	√	√	√	_
PWM mod	le 2	$\sqrt{}$	√	√	_	_	_
Compleme PWM mod	-	_	_	_	V	V	_

Item	Channel 0	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5
Reset PWM mode	_	_	_	V	V	_
AC synchronous motor drive mode	√	_	_	$\sqrt{}$	√	_
Phase counting mode	_	√	√	_	_	_
Buffer operation	√	_	_	√	V	_
Dead time compensation counter function	_	_	_	_	_	V
External pulse width measurement	_	_	_	_	_	V
DMAC activation	TGRA_0 compare match or input capture	TGRA_1 compare match or input capture	TGRA_2 compare match or input capture	TGRA_3 compare match or input capture	TGRA_4 compare match or input capture and TCNT overflow or underflow	_
DTC activation	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture or TCNT overflow or underflow	TGR compare match or input capture
A/D converter start trigger	TGRA_0 compare match or input capture TGRE_0 compare match	TGRA_1 compare match or input capture	TGRA_2 compare match or input capture	TGRA_3 compare match or input capture	TGRA_4 compare match or input capture TCNT_4 underflow (trough) in complement ary PWM mode	_

Item	Channel 0	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5
Interrupt sources	7 sources	4 sources	4 sources	5 sources	5 sources	3 sources
	 Compare match or input capture 0A 	 Compare match or input capture 1A 	 Compare match or input capture 2A 	 Compare match or input capture 3A 	 Compare match or input capture 4A 	 Compare match or input capture 5U
	 Compare match or input capture 0B 	 Compare match or input capture 1B 	 Compare match or input capture 2B 	 Compare match or input capture 3B 	 Compare match or input capture 4B 	 Compare match or input capture 5V
	 Compare match or input capture OC 	OverflowUnderflow	OverflowUnderflow	 Compare match or input capture 3C 	 Compare match or input capture 4C 	Compare match or input capture 5W
	 Compare match or input capture OD 			 Compare match or input capture 3D 	 Compare match or input capture 4D 	
	Compare match 0E			 Overflow 	Overflow or	
	Compare match 0F				underflow	
	• Overflow					

Item	Channel 0	Channel 1	Channel 2	Char	nnel 3	Ch	annel 4	Channel 5
A/D converter start request delaying function				_		•	A/D converter start request at a match between TADCOR A_4 and TCNT_4 A/D converter start request at a match between TADCOR B_4 and TCNT_4	
Interrupt skipping function	_	_	_	T c n	Skips FGRA_3 compare match nterrupts	•	Skips TCIV_4 interrupts	_

√_: Possible

-: Not possible

Figure 11.1 shows a block diagram of the MTU2.




Figure 11.1 Block Diagram of MTU2

Input/Output Pins 11.2

Table 11.2 Pin Configuration

Channel	Pin Name	e I/O	Function
Common	TCLKA	Input	External clock A input pin (Channel 1 phase counting mode A phase input)
	TCLKB	Input	External clock B input pin (Channel 1 phase counting mode B phase input)
	TCLKC	Input	External clock C input pin (Channel 2 phase counting mode A phase input)
	TCLKD	Input	External clock D input pin (Channel 2 phase counting mode B phase input)
0	TIOC0A	I/O	TGRA_0 input capture input/output compare output/PWM output pin
	TIOC0B	I/O	TGRB_0 input capture input/output compare output/PWM output pin
	TIOC0C	I/O	TGRC_0 input capture input/output compare output/PWM output pin
	TIOC0D	I/O	TGRD_0 input capture input/output compare output/PWM output pin
1	TIOC1A	I/O	TGRA_1 input capture input/output compare output/PWM output pin
	TIOC1B	I/O	TGRB_1 input capture input/output compare output/PWM output pin
2	TIOC2A	I/O	TGRA_2 input capture input/output compare output/PWM output pin
	TIOC2B	I/O	TGRB_2 input capture input/output compare output/PWM output pin
3	TIOC3A	I/O	TGRA_3 input capture input/output compare output/PWM output pin
	TIOC3B	I/O	TGRB_3 input capture input/output compare output/PWM output pin
	TIOC3C	I/O	TGRC_3 input capture input/output compare output/PWM output pin
	TIOC3D	I/O	TGRD_3 input capture input/output compare output/PWM output pin
4	TIOC4A	I/O	TGRA_4 input capture input/output compare output/PWM output pin
	TIOC4B	I/O	TGRB_4 input capture input/output compare output/PWM output pin
	TIOC4C	I/O	TGRC_4 input capture input/output compare output/PWM output pin
	TIOC4D	I/O	TGRD_4 input capture input/output compare output/PWM output pin
5	TIC5U	Input	TGRU_5 input capture input/external pulse input pin
	TIC5V	Input	TGRV_5 input capture input/external pulse input pin
	TIC5W	Input	TGRW_5 input capture input/external pulse input pin

11.3 Register Descriptions

The MTU2 has the following registers. For details on register addresses and register states during each process, refer to section 30, List of Registers. To distinguish registers in each channel, an underscore and the channel number are added as a suffix to the register name; TCR for channel 0 is expressed as TCR_0.

Table 11.3 Register Descriptions

B. Charles	Abbrevia-	D 444	Initial	A.11	Access
Register Name	tion	R/W	value	Address	Size
Timer control register_3	TCR_3	R/W	H'00	H'FFFE4200	8, 16, 32
Timer control register_4	TCR_4	R/W	H'00	H'FFFE4201	8
Timer mode register_3	TMDR_3	R/W	H'00	H'FFFE4202	8, 16
Timer mode register_4	TMDR_4	R/W	H'00	H'FFFE4203	8
Timer I/O control register H_3	TIORH_3	R/W	H'00	H'FFFE4204	8, 16, 32
Timer I/O control register L_3	TIORL_3	R/W	H'00	H'FFFE4205	8
Timer I/O control register H_4	TIORH_4	R/W	H'00	H'FFFE4206	8, 16
Timer I/O control register L_4	TIORL_4	R/W	H'00	H'FFFE4207	8
Timer interrupt enable register_3	TIER_3	R/W	H'00	H'FFFE4208	8, 16
Timer interrupt enable register_4	TIER_4	R/W	H'00	H'FFFE4209	8
Timer output master enable register	TOER	R/W	H'C0	H'FFFE420A	8
Timer gate control register	TGCR	R/W	H'80	H'FFFE420D	8
Timer output control register 1	TOCR1	R/W	H'00	H'FFFE420E	8, 16
Timer output control register 2	TOCR2	R/W	H'00	H'FFFE420F	8
Timer counter_3	TCNT_3	R/W	H'0000	H'FFFE4210	16, 32
Timer counter_4	TCNT_4	R/W	H'0000	H'FFFE4212	16
Timer cycle control register	TCDR	R/W	H'FFFF	H'FFFE4214	16, 32
Timer dead time data register	TDDR	R/W	H'FFFF	H'FFFE4216	16
Timer general register A_3	TGRA_3	R/W	H'FFFF	H'FFFE4218	16, 32
Timer general register B_3	TGRB_3	R/W	H'FFFF	H'FFFE421A	16
Timer general register A_4	TGRA_4	R/W	H'FFFF	H'FFFE421C	16, 32

Register Name	Abbrevia- tion	R/W	Initial value	Address	Access Size
Timer general register B_4	TGRB_4	R/W	H'FFFF	H'FFFE421E	16
Timer subcounter	TCNTS	R	H'0000	H'FFFE4220	16, 32
Timer cycle buffer register	TCBR	R/W	H'FFFF	H'FFFE4222	16
Timer general register C_3	TGRC_3	R/W	H'FFFF	H'FFFE4224	16, 32
Timer general register D_3	TGRD_3	R/W	H'FFFF	H'FFFE4226	16
Timer general register C_4	TGRC_4	R/W	H'FFFF	H'FFFE4228	16, 32
Timer general register D_4	TGRD_4	R/W	H'FFFF	H'FFFE422A	16
Timer status register_3	TSR_3	R/W	H'C0	H'FFFE422C	8, 16
Timer status register_4	TSR_4	R/W	H'C0	H'FFFE422D	8
Timer interrupt skipping set register	TITCR	R/W	H'00	H'FFFE4230	8, 16
Timer interrupt skipping counter	TITCNT	R	H'00	H'FFFE4231	8
Timer buffer transfer set register	TBTER	R/W	H'00	H'FFFE4232	8
Timer dead time enable register	TDER	R/W	H'01	H'FFFE4234	8
Timer output level buffer register	TOLBR	R/W	H'00	H'FFFE4236	8
Timer buffer operation transfer mode register_3	TBTM_3	R/W	H'00	H'FFFE4238	8, 16
Timer buffer operation transfer mode register_4	TBTM_4	R/W	H'00	H'FFFE4239	8
Timer A/D converter start request control register	TADCR	R/W	H'0000	H'FFFE4240	16
Timer A/D converter start request cycle set register A_4	TADCORA_4	R/W	H'FFFF	H'FFFE4244	16, 32
Timer A/D converter start request cycle set register B_4	TADCORB_4	R/W	H'FFFF	H'FFFE4246	16
Timer A/D converter start request cycle set buffer register A_4	TADCOBRA_4	R/W	H'FFFF	H'FFFE4248	16, 32
Timer A/D converter start request cycle set buffer register B_4	TADCOBRB_4	R/W	H'FFFF	H'FFFE424A	16
Timer waveform control register	TWCR	R/W	H'00	H'FFFE4260	8
Timer start register	TSTR	R/W	H'00	H'FFFE4280	8, 16
Timer synchronous register	TSYR	R/W	H'00	H'FFFE4281	8
Timer counter synchronous start register	TCSYSTR	R/W	H'00	H'FFFE4282	8

Register Name	Abbrevia- tion	R/W	Initial value	Address	Access Size
Timer read/write enable register	TRWER	R/W	H'01	H'FFFE4284	8
Timer control register_0	TCR_0	R/W	H'00	H'FFFE4300	8, 16, 32
Timer mode register_0	TMDR_0	R/W	H'00	H'FFFE4301	8
Timer I/O control registerH_0	TIORH_0	R/W	H'00	H'FFFE4302	8, 16
Timer I/O control registerL_0	TIORL_0	R/W	H'00	H'FFFE4303	8
Timer interrupt enable register_0	TIER_0	R/W	H'00	H'FFFE4304	8, 16, 32
Timer status register_0	TSR_0	R/W	H'C0	H'FFFE4305	8
Timer counter_0	TCNT_0	R/W	H'0000	H'FFFE4306	16
Timer general register A_0	TGRA_0	R/W	H'FFFF	H'FFFE4308	16, 32
Timer general register B_0	TGRB_0	R/W	H'FFFF	H'FFFE430A	16
Timer general register C_0	TGRC_0	R/W	H'FFFF	H'FFFE430C	16, 32
Timer general register D_0	TGRD_0	R/W	H'FFFF	H'FFFE430E	16
Timer general register E_0	TGRE_0	R/W	H'FFFF	H'FFFE4320	16, 32
Timer general register F_0	TGRF_0	R/W	H'FFFF	H'FFFE4322	16
Timer interrupt enable register2_0	TIER2_0	R/W	H'00	H'FFFE4324	8, 16
Timer status register2_0	TSR2_0	R/W	H'C0	H'FFFE4325	8
Timer buffer operation transfer mode register_0	TBTM_0	R/W	H'00	H'FFFE4326	8
Timer control register_1	TCR_1	R/W	H'00	H'FFFE4380	8, 16
Timer mode register_1	TMDR_1	R/W	H'00	H'FFFE4381	8
Timer I/O control register_1	TIOR_1	R/W	H'00	H'FFFE4382	8
Timer interrupt enable register_1	TIER_1	R/W	H'00	H'FFFE4384	8, 16, 32
Timer status register_1	TSR_1	R/W	H'C0	H'FFFE4385	8
Timer counter_1	TCNT_1	R/W	H'0000	H'FFFE4386	16
Timer general register A_1	TGRA_1	R/W	H'FFFF	H'FFFE4388	16, 32

Register Name	Abbrevia- tion	R/W	Initial value	Address	Access Size
Timer general register B_1	TGRB_1	R/W	H'FFFF	H'FFFE438A	16
Timer input capture control register	TICCR	R/W	H'00	H'FFFE4390	8
Timer control register_2	TCR_2	R/W	H'00	H'FFFE4000	8, 16
Timer mode register_2	TMDR_2	R/W	H'00	H'FFFE4001	8
Timer I/O control register_2	TIOR_2	R/W	H'00	H'FFFE4002	8
Timer interrupt enable register_2	TIER_2	R/W	H'00	H'FFFE4004	8, 16, 32
Timer status register_2	TSR_2	R/W	H'C0	H'FFFE4005	8
Timer counter_2	TCNT_2	R/W	H'0000	H'FFFE4006	16
Timer general register A_2	TGRA_2	R/W	H'FFFF	H'FFFE4008	16, 32
Timer general register B_2	TGRB_2	R/W	H'FFFF	H'FFFE400A	16
Timer counter U_5	TCNTU_5	R/W	H'0000	H'FFFE4080	16, 32
Timer general register U_5	TGRU_5	R/W	H'FFFF	H'FFFE4082	16
Timer control register U_5	TCRU_5	R/W	H'00	H'FFFE4084	8
Timer I/O control register U_5	TIORU_5	R/W	H'00	H'FFFE4086	8
Timer counter V_5	TCNTV_5	R/W	H'0000	H'FFFE4090	16, 32
Timer general register V_5	TGRV_5	R/W	H'FFFF	H'FFFE4092	16
Timer control register V_5	TCRV_5	R/W	H'00	H'FFFE4094	8
Timer I/O control register V_5	TIORV_5	R/W	H'00	H'FFFE4096	8
Timer counter W_5	TCNTW_5	R/W	H'0000	H'FFFE40A0	16, 32
Timer general register W_5	TGRW_5	R/W	H'FFFF	H'FFFE40A2	16
Timer control register W_5	TCRW_5	R/W	H'00	H'FFFE40A4	8
Timer I/O control register W_5	TIORW_5	R/W	H'00	H'FFFE40A6	8
Timer status register_5	TSR_5	R/W	H'00	H'FFFE40B0	8
Timer interrupt enable register_5	TIER_5	R/W	H'00	H'FFFE40B2	8
Timer start register_5	TSTR_5	R/W	H'00	H'FFFE40B4	8
Timer compare match clear register	TCNTCMPCLR	R/W	H'00	H'FFFE40B6	8

11.3.1 Timer Control Register (TCR)

The TCR registers are 8-bit readable/writable registers that control the TCNT operation for each channel. The MTU2 has a total of eight TCR registers, one each for channels 0 to 4 and three (TCRU_5, TCRV_5, and TCRW_5) for channel 5. TCR register settings should be conducted only when TCNT operation is stopped.

Bit:	7	6	5	4	3	2	1	0
[(CCLR[2:0)]	CKE	G[1:0]	Т	PSC[2:0]
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

00: Count at rising edge 01: Count at falling edge 1x: Count at both edges 2 to 0 TPSC[2:0] 000 R/W Time Prescaler 0 to 2 These bits select the TCNT counter clock. The clock			Initial		
These bits select the TCNT counter clearing source. See tables 11.4 and 11.5 for details. 4, 3 CKEG[1:0] 00 R/W Clock Edge 0 and 1 These bits select the input clock edge. When the input clock is counted using both edges, the input clock period is halved (e.g. MP\(\phi \)/4 both edges = MP\(\phi \)/2 rising edge). If phase counting mode is used on channels 1 and 2, this setting is ignored and the phase counting mode setting has priority. Internal clock edge selection is valid when the input clock is MP\(\phi \)/4 or slower. When MP\(\phi \)/1 or the overflow/underflow of another channel is selected for the input clock, although values can be written, counter operation compiles with the initial value. 00: Count at rising edge 01: Count at falling edge 1x: Count at both edges 2 to 0 TPSC[2:0] 000 R/W Time Prescaler 0 to 2 These bits select the TCNT counter clock. The clock source can be selected independently for each channel.	Bit	Bit Name	Value	R/W	Description
See tables 11.4 and 11.5 for details. 4, 3 CKEG[1:0] 00 R/W Clock Edge 0 and 1 These bits select the input clock edge. When the input clock is counted using both edges, the input clock period is halved (e.g. MP\(\phi \)/4 both edges = MP\(\phi \)/2 rising edge). If phase counting mode is used on channels 1 and 2, this setting is ignored and the phase counting mode setting has priority. Internal clock edge selection is valid when the input clock is MP\(\phi \)/4 or slower. When MP\(\phi \)/1 or the overflow/underflow of another channel is selected for the input clock, although values can be written, counter operation compiles with the initial value. 00: Count at rising edge 01: Count at falling edge 1x: Count at both edges 2 to 0 TPSC[2:0] 000 R/W Time Prescaler 0 to 2 These bits select the TCNT counter clock. The clock source can be selected independently for each channel.	7 to 5	CCLR[2:0]	000	R/W	Counter Clear 0 to 2
These bits select the input clock edge. When the input clock is counted using both edges, the input clock period is halved (e.g. MP MP MP MP MP MP MP MP MP M					•
clock is counted using both edges, the input clock period is halved (e.g. MP\$/4 both edges = MP\$/2 rising edge). If phase counting mode is used on channels 1 and 2, this setting is ignored and the phase counting mode setting has priority. Internal clock edge selection is valid when the input clock is MP\$/4 or slower. When MP\$/1 or the overflow/underflow of another channel is selected for the input clock, although values can be written, counter operation compiles with the initial value. 00: Count at rising edge 01: Count at falling edge 1x: Count at both edges 2 to 0 TPSC[2:0] 000 R/W Time Prescaler 0 to 2 These bits select the TCNT counter clock. The clock source can be selected independently for each channel.	4, 3	CKEG[1:0]	00	R/W	Clock Edge 0 and 1
01: Count at falling edge 1x: Count at both edges 2 to 0 TPSC[2:0] 000 R/W Time Prescaler 0 to 2 These bits select the TCNT counter clock. The clock source can be selected independently for each channel.					clock is counted using both edges, the input clock period is halved (e.g. MP ϕ /4 both edges = MP ϕ /2 rising edge). If phase counting mode is used on channels 1 and 2, this setting is ignored and the phase counting mode setting has priority. Internal clock edge selection is valid when the input clock is MP ϕ /4 or slower. When MP ϕ /1 or the overflow/underflow of another channel is
1x: Count at both edges 2 to 0 TPSC[2:0] 000 R/W Time Prescaler 0 to 2 These bits select the TCNT counter clock. The clock source can be selected independently for each channel.					00: Count at rising edge
2 to 0 TPSC[2:0] 000 R/W Time Prescaler 0 to 2 These bits select the TCNT counter clock. The clock source can be selected independently for each channel.					01: Count at falling edge
These bits select the TCNT counter clock. The clock source can be selected independently for each channel.					1x: Count at both edges
source can be selected independently for each channel.	2 to 0	TPSC[2:0]	000	R/W	Time Prescaler 0 to 2
					source can be selected independently for each channel.

[Legend]

x: Don't care

Table 11.4 CCLR0 to CCLR2 (Channels 0, 3, and 4)

Channel	Bit 7 CCLR2	Bit 6 CCLR1	Bit 5 CCLR0 Description			
0, 3, 4	0	0	0	TCNT clearing disabled		
			1	TCNT cleared by TGRA compare match/input capture		
		1	0	TCNT cleared by TGRB compare match/input capture		
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation*1		
	1	0	0	TCNT clearing disabled		
			1	TCNT cleared by TGRC compare match/input capture*2		
		1	0	TCNT cleared by TGRD compare match/input capture*2		
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation* ¹		

Notes: 1. Synchronous operation is set by setting the SYNC bit in TSYR to 1.

2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.

Table 11.5 CCLR0 to CCLR2 (Channels 1 and 2)

Channel	Bit 7 Reserved* ²	Bit 6 CCLR1	Bit 5 CCLR0	Description
1, 2	0	0	0	TCNT clearing disabled
			1	TCNT cleared by TGRA compare match/input capture
				TCNT cleared by TGRB compare match/input capture
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation* ¹

Notes: 1. Synchronous operation is selected by setting the SYNC bit in TSYR to 1.

2. Bit 7 is reserved in channels 1 and 2. It is always read as 0 and cannot be modified.

Table 11.6 TPSC0 to TPSC2 (Channel 0)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description			
0	0	0	0	Internal clock: counts on P			
		1		Internal clock: counts on Pφ/4			
		1	0	Internal clock: counts on Po/16			
			1	Internal clock: counts on P			
	1	0	0	External clock: counts on TCLKA pin input			
			1	External clock: counts on TCLKB pin input			
		1	0	External clock: counts on TCLKC pin input			
			1	External clock: counts on TCLKD pin input			

Table 11.7 TPSC0 to TPSC2 (Channel 1)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
1	0	0	0	Internal clock: counts on Pφ/1
			1	Internal clock: counts on Pφ/4
	1 0		0	Internal clock: counts on P
			1	Internal clock: counts on Pφ/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	Internal clock: counts on Pφ/256
			1	Counts on TCNT_2 overflow/underflow

Note: This setting is ignored when channel 1 is in phase counting mode.

Table 11.8 TPSC0 to TPSC2 (Channel 2)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
2	0	0	0	Internal clock: counts on Pφ/1
			1	Internal clock: counts on Pφ/4
		1	0	Internal clock: counts on P
			1	Internal clock: counts on P
	1	0	0	External clock: counts on TCLKA pin input
	1		1	External clock: counts on TCLKB pin input
		1	0	External clock: counts on TCLKC pin input
			1	Internal clock: counts on P

Note: This setting is ignored when channel 2 is in phase counting mode.

Table 11.9 TPSC0 to TPSC2 (Channels 3 and 4)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
3, 4	0	0	0	Internal clock: counts on P
		1		Internal clock: counts on Pφ/4
		1	0	Internal clock: counts on Pφ/16
			1	Internal clock: counts on Pφ/64
	1	0	0	Internal clock: counts on P
			1	Internal clock: counts on Pφ/1024
		1	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input

Table 11.10 TPSC1 and TPSC0 (Channel 5)

Channel	Bit 1 TPSC1	Bit 0 TPSC0	Description
5	0	0	Internal clock: counts on Pφ/1
		1	Internal clock: counts on Pφ/4
	1	0	Internal clock: counts on P
		1	Internal clock: counts on P

Note: Bits 7 to 2 are reserved in channel 5. These bits are always read as 0. The write value should always be 0.

11.3.2 Timer Mode Register (TMDR)

The TMDR registers are 8-bit readable/writable registers that are used to set the operating mode of each channel. The MTU2 has five TMDR registers, one each for channels 0 to 4. TMDR register settings should be changed only when TCNT operation is stopped.

Bit:	7	6	5	4	3	2	1	0
	-	BFE	BFB	BFA	MD[3:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	BFE	0	R/W	Buffer Operation E
				Specifies whether TGRE_0 and TGRF_0 are to operate in the normal way or to be used together for buffer operation.
				TGRF compare match is generated when TGRF is used as the buffer register.
				In channels 1 to 4, this bit is reserved. It is always read as 0 and the write value should always be 0.
				0: TGRE_0 and TGRF_0 operate normally
				TGRE_0 and TGRF_0 used together for buffer operation

Bit	Bit Name	Initial Value	R/W	Description
5	BFB	0	R/W	Buffer Operation B
				Specifies whether TGRB is to operate in the normal way, or TGRB and TGRD are to be used together for buffer operation. When TGRD is used as a buffer register, TGRD input capture/output compare is not generated in a mode other than complementary PWM. TGRD compare match is generated in complementary PWM mode. When compare match occurs during the Tb period in complementary PWM mode, TGFD is set. Therefore, set the TGIED bit in the timer interrupt enable register 3/4 (TIER_3/4) to 0.
				In channels 1 and 2, which have no TGRD, bit 5 is reserved. It is always read as 0 and cannot be modified.
				0: TGRB and TGRD operate normally
				1: TGRB and TGRD used together for buffer operation
4	BFA	0	R/W	Buffer Operation A
				Specifies whether TGRA is to operate in the normal way, or TGRA and TGRC are to be used together for buffer operation. When TGRC is used as a buffer register, TGRC input capture/output compare is not generated in a mode other than complementary PWM. TGRC compare match is generated when in complementary PWM mode. When compare match for channel 4 occurs during the Tb period in complementary PWM mode, TGFC is set. Therefore, set the TGIEC bit in the timer interrupt enable register 4 (TIER_4) to 0.
				In channels 1 and 2, which have no TGRC, bit 4 is reserved. It is always read as 0 and cannot be modified.
				0: TGRA and TGRC operate normally
				1: TGRA and TGRC used together for buffer operation
3 to 0	MD[3:0]	0000	R/W	Modes 0 to 3
				These bits are used to set the timer operating mode.
				See table 11.11 for details.

Table 11.11 Setting of Operation Mode by Bits MD0 to MD3

Bit 3 MD3	Bit 2 MD2	Bit 1 MD1	Bit 0 MD0	Description
0	0	0	0	Normal operation
			1	Setting prohibited
		1	0	PWM mode 1
			1	PWM mode 2*1
	1	0	0	Phase counting mode 1*2
			1	Phase counting mode 2*2
		1	0	Phase counting mode 3*2
			1	Phase counting mode 4*2
1	0	0	0	Reset synchronous PWM mode*3
			1	Setting prohibited
		1	Х	Setting prohibited
	1	0	0	Setting prohibited
			1	Complementary PWM mode 1 (transmit at crest)*3
		1	0	Complementary PWM mode 2 (transmit at trough)*3
			1	Complementary PWM mode 2 (transmit at crest and trough)*3

X: Don't care

Notes: 1. PWM mode 2 cannot be set for channels 3 and 4.

- 2. Phase counting mode cannot be set for channels 0, 3, and 4.
- 3. Reset synchronous PWM mode, complementary PWM mode can only be set for channel 3. When channel 3 is set to reset synchronous PWM mode or complementary PWM mode, the channel 4 settings become ineffective and automatically conform to the channel 3 settings. However, do not set channel 4 to reset synchronous PWM mode or complementary PWM mode. Reset synchronous PWM mode and complementary PWM mode cannot be set for channels 0, 1, and 2.

11.3.3 Timer I/O Control Register (TIOR)

The TIOR registers are 8-bit readable/writable registers that control the TGR registers. The MTU2 has a total of eleven TIOR registers, two each for channels 0, 3, and 4, one each for channels 1 and 2, and three (TIORU_5, TIORV_5, and TIORW_5) for channel 5.

TIOR should be set while TMDR is set in normal operation, PWM mode, or phase counting mode.

The initial output specified by TIOR is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter is cleared to 0 is specified.

When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

• TIORH 0, TIOR 1, TIOR 2, TIORH 3, TIORH 4

Bit:	7	6	5	4	3	2	1	0	
		IOB	[3:0]		IOA[3:0]				
Initial value:	0	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	IOB[3:0]	0000	R/W	I/O Control B0 to B3
				Specify the function of TGRB.
				See the following tables.
				TIORH_0: Table 11.12 TIOR_1: Table 11.14 TIOR_2: Table 11.15 TIORH_3: Table 11.16 TIORH_4: Table 11.18
3 to 0	IOA[3:0]	0000	R/W	I/O Control A0 to A3
				Specify the function of TGRA.
				See the following tables.
				TIORH_0: Table 11.20 TIOR_1: Table 11.22 TIOR_2: Table 11.23 TIORH_3: Table 11.24 TIORH_4: Table 11.26

• TIORL_0, TIORL_3, TIORL_4

Bit:	7	6	5	4	3	2	1	0
[IOD	[3:0]			IOC	[3:0]	
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial			
Bit	Bit Name	Value	R/W	Description	
7 to 4	IOD[3:0]	0000	R/W	I/O Control D0 to D3	
				Specify the function of TGRD.	
				See the following tables.	
				TIORL_0: Table 11.13 TIORL_3: Table 11.17 TIORL_4: Table 11.19	
3 to 0	IOC[3:0]	0000	R/W	I/O Control C0 to C3	
				Specify the function of TGRC.	
				See the following tables.	
				TIORL_0: Table 11.21 TIORL_3: Table 11.25 TIORL_4: Table 11.27	

• TIORU_5, TIORV_5, TIORW_5

Bit:	7	6	5	4	3	2	1	0
	-	-	-			IOC[4:0]		
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4 to 0	IOC[4:0]	00000	R/W	I/O Control C0 to C4
				Specify the function of TGRU_5, TGRV_5, and TGRW_5.
				For details, see table 11.28.

Table 11.12 TIORH_0 (Channel 0)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_0 Function	TIOC0B Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	-	Initial output is 0
					1 output at compare match
			1	=	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output retained
		-	1	-	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	0	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Χ	_	Input capture at both edges
	1	Х	Х		Capture input source is channel 1/count clock Input capture at TCNT_1 count-up/count-down
					·

[Legend]

X: Don't care

Table 11.13 TIORL_0 (Channel 0)

					Description
Bit 7 IOD3	Bit 6 IOD2	Bit 5 IOD1	Bit 4 IOD0	TGRD_0 Function	TIOC0D Pin Function
0	0	0	0	Output	Output retained*1
			1	compare register*2	Initial output is 0
				register	0 output at compare match
		1	0	 	Initial output is 0
					1 output at compare match
			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0	-	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	0	0	0		Input capture at rising edge
			1	register*2	Input capture at falling edge
		1	Х	-	Input capture at both edges
	1	Х	Х	-	Capture input source is channel 1/count clock
					Input capture at TCNT_1 count-up/count-down
-		_	_		

[Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFB bit in TMDR_0 is set to 1 and TGRD_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 11.14 TIOR_1 (Channel 1)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_1 Function	TIOC1B Pin Function
0	0	0	0	Output compare	Output retained*
			1	register	Initial output is 0
					0 output at compare match
		1	0	=	Initial output is 0
					1 output at compare match
			1	 	Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0	=	Initial output is 1
					1 output at compare match
			1	-	Initial output is 1
					Toggle output at compare match
1	0	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Χ	_	Input capture at both edges
	1	Х	Х	_	Input capture at generation of TGRC_0 compare match/input capture

[Legend]

X: Don't care

Table 11.15 TIOR_2 (Channel 2)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_2 Function	TIOC2B Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	=	Initial output is 0
					1 output at compare match
			1	-	Initial output is 0
					Toggle output at compare match
	1	0	0	-	Output retained
			1	=	Initial output is 1
					0 output at compare match
		1	0	-	Initial output is 1
					1 output at compare match
			1	-	Initial output is 1
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Х	-	Input capture at both edges

[Legend]

X: Don't care

Table 11.16 TIORH_3 (Channel 3)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_3 Function	TIOC3B Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	- 	Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1	_	Initial output is 1
					0 output at compare match
		1	0	=	Initial output is 1
					1 output at compare match
			1	-	Initial output is 1
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
		1 registe	register	Input capture at falling edge	
		1	Х	-	Input capture at both edges

[Legend]

X: Don't care

Table 11.17 TIORL_3 (Channel 3)

					Description
Bit 7	Bit 6	Bit 5	Bit 4	TGRD_3	
IOD3	IOD2	IOD1	IOD0	Function	TIOC3D Pin Function
0	0	0	0	compare	Output retained*1
			1		Initial output is 0
				rogiotor	0 output at compare match
		1	0	 	Initial output is 0
					1 output at compare match
-			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1	-	Initial output is 1
					Toggle output at compare match
1	Х	0	0		Input capture at rising edge
			1	register*2	Input capture at falling edge
		1	Х	-	Input capture at both edges

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFB bit in TMDR_3 is set to 1 and TGRD_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 11.18 TIORH_4 (Channel 4)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_4 Function	TIOC4B Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
			1 output at compare match		
			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1	_	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	-	Initial output is 1
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Х	_	Input capture at both edges
[]	-17	-	,	1	

[Legend]

X: Don't care

Table 11.19 TIORL_4 (Channel 4)

				Description		
Bit 7 IOD3	Bit 6 IOD2	Bit 5 IOD1	Bit 4 IOD0	TGRD_4 Function	TIOC4D Pin Function	
0	0	0	0	Output compare register* ²	Output retained*1	
			1		Initial output is 0	
					0 output at compare match	
		1	0	_	Initial output is 0	
				-	1 output at compare match	
			1		Initial output is 0	
					Toggle output at compare match	
	1	0	0		Output retained	
			1		Initial output is 1	
					0 output at compare match	
		1	0	_	Initial output is 1	
					1 output at compare match	
			1	-	Initial output is 1	
					Toggle output at compare match	
1	Χ	X 0 <u>0</u>	0	Input capture register*2	Input capture at rising edge	
			1		Input capture at falling edge	
		1	Х	_	Input capture at both edges	
			_			

[Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFB bit in TMDR_4 is set to 1 and TGRD_4 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 11.20 TIORH_0 (Channel 0)

			Description		
Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_0 Function	TIOC0A Pin Function	
0	0	0	Output compare register	Output retained*	
		1		Initial output is 0	
				0 output at compare match	
	1	0	=	Initial output is 0	
			_	1 output at compare match	
		1		Initial output is 0	
				Toggle output at compare match	
1	0	0		Output retained	
		1		Initial output is 1	
				0 output at compare match	
	1	0		Initial output is 1	
				1 output at compare match	
		1	=	Initial output is 1	
				Toggle output at compare match	
0	0	0		Input capture at rising edge	
		1	register	Input capture at falling edge	
	1	Х	-	Input capture at both edges	
1	Χ	Х	-	Capture input source is channel 1/count clock	
				Input capture at TCNT_1 count-up/count-down	
	1 0 0	10A2 IOA1 0 0 1 1 0 1 1 0 1 1	IOA2 IOA1 IOA0 0 0 1 1 0 1 1 0 0 1 0 1 0 0 1 0 0 1 1 X 1	IOA2 IOA1 IOA0 Function 0 0 Output compare register 1 0 1 1 0 1 1 0 1 1 0 1 0 0 Input capture register 1 X	

X: Don't care

Table 11.21 TIORL_0 (Channel 0)

				Description		
Bit 3 IOC3	Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	TGRC_0 Function	TIOC0C Pin Function	
0	0	0	0	Output compare register* ²	Output retained*1	
			1		Initial output is 0	
					0 output at compare match	
		1	0	=	Initial output is 0	
				- - -	1 output at compare match	
			1		Initial output is 0	
					Toggle output at compare match	
	1	0	0		Output retained	
			1		Initial output is 1	
					0 output at compare match	
		1	0		Initial output is 1	
					1 output at compare match	
			1	-	Initial output is 1	
					Toggle output at compare match	
1	0	0	0	Input capture register*2	Input capture at rising edge	
			1		Input capture at falling edge	
		1	Х	=	Input capture at both edges	
	1	Χ	Χ	-	Capture input source is channel 1/count clock	
					Input capture at TCNT_1 count-up/count-down	
-	-			0		

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFA bit in TMDR_0 is set to 1 and TGRC_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 11.22 TIOR_1 (Channel 1)

				Description		
Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_1 Function	TIOC1A Pin Function	
0	0	0	0	Output compare register	Output retained*	
			1		Initial output is 0	
					0 output at compare match	
		1	0	-	Initial output is 0	
					1 output at compare match	
			1	-	Initial output is 0	
				- -	Toggle output at compare match	
	1	0	0		Output retained	
			1		Initial output is 1	
					0 output at compare match	
		1	0		Initial output is 1	
					1 output at compare match	
			1	-	Initial output is 1	
					Toggle output at compare match	
1	0	0	0	Input capture register	Input capture at rising edge	
			1		Input capture at falling edge	
		1	Χ	_	Input capture at both edges	
	1	Х	Х	-	Input capture at generation of channel 0/TGRA_0 compare match/input capture	

X: Don't care

Table 11.23 TIOR_2 (Channel 2)

				Description		
Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_2 Function	TIOC2A Pin Function	
0	0	0	0	Output compare register	Output retained*	
			1		Initial output is 0	
					0 output at compare match	
		1	0	-	Initial output is 0	
					1 output at compare match	
			1	-	Initial output is 0	
					Toggle output at compare match	
	1	0	0	-	Output retained	
			1	-	Initial output is 1	
					0 output at compare match	
		1	0	-	Initial output is 1	
					1 output at compare match	
			1	-	Initial output is 1	
					Toggle output at compare match	
1	Χ	0	0	•	Input capture at rising edge	
			1	register	Input capture at falling edge	
		1	Х	-	Input capture at both edges	

[Legend]

X: Don't care

Table 11.24 TIORH_3 (Channel 3)

				Description	
Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_3 Function	TIOC3A Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				rogister	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output retained
			1	-	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	-	Initial output is 1
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Χ	_	Input capture at both edges
[]	J1	,)		

[Legend]

X: Don't care

Table 11.25 TIORL_3 (Channel 3)

				Description	
Bit 3 IOC3	Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	TGRC_3 Function	TIOC3C Pin Function
0	0	0	0	Output compare register* ²	Output retained*1
			1		Initial output is 0
					0 output at compare match
		1	0	-	Initial output is 0
					1 output at compare match
			1	=	Initial output is 0
					Toggle output at compare match
	1	0	0	-	Output retained
			1	=	Initial output is 1
					0 output at compare match
		1	0	-	Initial output is 1
					1 output at compare match
			1	-	Initial output is 1
					Toggle output at compare match
1	Х	0	0	Input capture register*2	Input capture at rising edge
			1		Input capture at falling edge
		1	Χ	-	Input capture at both edges
				·	·

[Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFA bit in TMDR_3 is set to 1 and TGRC_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Description

Table 11.26 TIORH_4 (Channel 4)

					Description
Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_4 Function	TIOC4A Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output retained
			1	_	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	-	Initial output is 1
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Χ	_	Input capture at both edges
[]	JI	,)		

[Legend]

X: Don't care

Note: * After power-on reset, 0 is output until TIOR is set.

Description

Table 11.27 TIORL_4 (Channel 4)

					Description
Bit 3 IOC3	Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	TGRC_4 Function	TIOC4C Pin Function
0	0	0	0	Output	Output retained*1
			1	compare register*2	Initial output is 0
				register	0 output at compare match
		1	0	='	Initial output is 0
					1 output at compare match
			1	='	Initial output is 0
					Toggle output at compare match
	1	0	0	='	Output retained
			1	-	Initial output is 1
					0 output at compare match
		1	0	='	Initial output is 1
					1 output at compare match
			1	-	Initial output is 1
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
			1	register*2	Input capture at falling edge
		1	Χ	-	Input capture at both edges
				`	

[Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFA bit in TMDR_4 is set to 1 and TGRC_4 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 11.28 TIORU_5, TIORV_5, and TIORW_5 (Channel 5)

						Description
Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	TGRU_5, TGRV_5, and TGRW_5	
IOC4	IOC3	IOC2	IOC1	IOC0	Function	TIC5U, TIC5V, and TIC5W Pin Function
0	0	0	0	0	Compare	Compare match
				1	match register	Setting prohibited
			1	Χ	_	Setting prohibited
		1	Χ	Χ	_	Setting prohibited
	1	Χ	Χ	Χ		Setting prohibited
1	0	0	0	0	Input capture	Setting prohibited
				1	register	Input capture at rising edge
			1	0	_	Input capture at falling edge
				1	<u>-</u>	Input capture at both edges
		1	Χ	Χ		Setting prohibited
	1	0	0	0	_	Setting prohibited
				1	-	Measurement of low pulse width of external input signal
					_	Capture at trough in complementary PWM mode
			1	0	_	Measurement of low pulse width of external input signal
					_	Capture at crest in complementary PWM mode
				1		Measurement of low pulse width of external input signal
						Capture at crest and trough in complementary PWM mode
		1	0	0	_	Setting prohibited
				1	-	Measurement of high pulse width of external input signal
						Capture at trough in complementary PWM mode
			1	0	-	Measurement of high pulse width of external input signal
						Capture at crest in complementary PWM mode
				1	-	Measurement of high pulse width of external input signal
						Capture at crest and trough in complementary PWM mode

[Legend]

X: Don't care

11.3.4 Timer Compare Match Clear Register (TCNTCMPCLR)

TCNTCMPCLR is an 8-bit readable/writable register that specifies requests to clear TCNTU_5, TCNTV_5, and TCNTW_5. The MTU2 has one TCNTCMPCLR in channel 5.

Bit:	7	6	5	4	3	2	1	0
[-	-	-	-	-	CMP CLR5U	CMP CLR5V	CMP CLR5W
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	CMPCLR5U	0	R/W	TCNT Compare Clear 5U
				Enables or disables requests to clear TCNTU_5 at TGRU_5 compare match or input capture.
				0: Disables TCNTU_5 to be cleared to H'0000 at TCNTU_5 and TGRU_5 compare match or input capture
				1: Enables TCNTU_5 to be cleared to H'0000 at TCNTU_5 and TGRU_5 compare match or input capture
1	CMPCLR5V	0	R/W	TCNT Compare Clear 5V
				Enables or disables requests to clear TCNTV_5 at TGRV_5 compare match or input capture.
				0: Disables TCNTV_5 to be cleared to H'0000 at TCNTV_5 and TGRV_5 compare match or input capture
				1: Enables TCNTV_5 to be cleared to H'0000 at TCNTV_5 and TGRV_5 compare match or input capture

Bit	Bit Name	Initial Value	R/W	Description
0	CMPCLR5W	0	R/W	TCNT Compare Clear 5W
				Enables or disables requests to clear TCNTW_5 at TGRW_5 compare match or input capture.
				0: Disables TCNTW_5 to be cleared to H'0000 at TCNTW_5 and TGRW_5 compare match or input capture
				1: Enables TCNTW_5 to be cleared to H'0000 at TCNTW_5 and TGRW_5 compare match or input capture

11.3.5 Timer Interrupt Enable Register (TIER)

The TIER registers are 8-bit readable/writable registers that control enabling or disabling of interrupt requests for each channel. The MTU2 has seven TIER registers, two for channel 0 and one each for channels 1 to 5.

TIER_0, TIER_1, TIER_2, TIER_3, TIER_4



		Initial		
Bit	Bit Name	Value	R/W	Description
7	TTGE	0	R/W	A/D Converter Start Request Enable
				Enables or disables generation of A/D converter start requests by TGRA input capture/compare match.
				0: A/D converter start request generation disabled
				1: A/D converter start request generation enabled

Bit	Bit Name	Initial Value	R/W	Description
6	TTGE2	0	R/W	A/D Converter Start Request Enable 2
				Enables or disables generation of A/D converter start requests by TCNT_4 underflow (trough) in complementary PWM mode.
				In channels 0 to 3, bit 6 is reserved. It is always read as 0 and the write value should always be 0.
				A/D converter start request generation by TCNT_4 underflow (trough) disabled
				 A/D converter start request generation by TCNT_4 underflow (trough) enabled
5	TCIEU	0	R/W	Underflow Interrupt Enable
				Enables or disables interrupt requests (TCIU) by the TCFU flag when the TCFU flag in TSR is set to 1 in channels 1 and 2.
				In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0 and the write value should always be 0.
				0: Interrupt requests (TCIU) by TCFU disabled
				1: Interrupt requests (TCIU) by TCFU enabled
4	TCIEV	0	R/W	Overflow Interrupt Enable
				Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1.
				0: Interrupt requests (TCIV) by TCFV disabled
				1: Interrupt requests (TCIV) by TCFV enabled
3	TGIED	0	R/W	TGR Interrupt Enable D
				Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4.
				In channels 1 and 2, bit 3 is reserved. It is always read as 0 and the write value should always be 0.
				0: Interrupt requests (TGID) by TGFD bit disabled
				1: Interrupt requests (TGID) by TGFD bit enabled

		Initial		
Bit	Bit Name	Value	R/W	Description
2	TGIEC	0	R/W	TGR Interrupt Enable C
				Enables or disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channels 0, 3, and 4.
				In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0.
				0: Interrupt requests (TGIC) by TGFC bit disabled
				1: Interrupt requests (TGIC) by TGFC bit enabled
1	TGIEB	0	R/W	TGR Interrupt Enable B
				Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1.
				0: Interrupt requests (TGIB) by TGFB bit disabled
				1: Interrupt requests (TGIB) by TGFB bit enabled
0	TGIEA	0	R/W	TGR Interrupt Enable A
				Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1.
				0: Interrupt requests (TGIA) by TGFA bit disabled
1				1: Interrupt requests (TGIA) by TGFA bit enabled

TIER2_0

Bit:	7	6	5	4	3	2	1	0	
	TTGE2	-	-	-	-	-	TGIEF	TGIEE	l
Initial value:	0	0	0	0	0	0	0	0	
R/W:	R/W	R	R	R	R	R	R/W	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Description
7	TTGE2	0	R/W	A/D Converter Start Request Enable 2
				Enables or disables generation of A/D converter start requests by compare match between TCNT_0 and TGRE_0.
				 A/D converter start request generation by compare match between TCNT_0 and TGRE_0 disabled
				 A/D converter start request generation by compare match between TCNT_0 and TGRE_0 enabled
6 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	TGIEF	0	R/W	TGR Interrupt Enable F
				Enables or disables interrupt requests by compare match between TCNT_0 and TGRF_0.
				0: Interrupt requests (TGIF) by TGFE bit disabled
				1: Interrupt requests (TGIF) by TGFE bit enabled
0	TGIEE	0	R/W	TGR Interrupt Enable E
				Enables or disables interrupt requests by compare match between TCNT_0 and TGRE_0.
				0: Interrupt requests (TGIE) by TGEE bit disabled
				1: Interrupt requests (TGIE) by TGEE bit enabled

• TIER_5

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	TGIE5U	TGIE5V	TGIE5W
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	TGIE5U	0	R/W	TGR Interrupt Enable 5U
				Enables or disables interrupt requests (TGIU_5) by the CMFU5 bit when the CMFU5 bit in TSR_5 is set to 1.
				0: Interrupt requests (TGIU_5) disabled
				1: Interrupt requests (TGIU_5) enabled
1	TGIE5V	0	R/W	TGR Interrupt Enable 5V
				Enables or disables interrupt requests (TGIV_5) by the CMFV5 bit when the CMFV5 bit in TSR_5 is set to 1.
				0: Interrupt requests (TGIV_5) disabled
				1: Interrupt requests (TGIV_5) enabled
0	TGIE5W	0	R/W	TGR Interrupt Enable 5W
				Enables or disables interrupt requests (TGIW_5) by the CMFW5 bit when the CMFW5 bit in TSR_5 is set to 1.
				0: Interrupt requests (TGIW_5) disabled
				1: Interrupt requests (TGIW_5) enabled

11.3.6 Timer Status Register (TSR)

The TSR registers are 8-bit readable/writable registers that indicate the status of each channel. The MTU2 has seven TSR registers, two for channel 0 and one each for channels 1 to 5.

TSR_0, TSR_1, TSR_2, TSR_3, TSR_4

Bit:	7	6	5	4	3	2	1	0	
	TCFD	-	TCFU	TCFV	TGFD	TGFC	TGFB	TGFA	
Initial value:	1	1	0	0	0	0	0	0	
R/W:	R	R	R/(W)*1	R/(W)*	R/(W)*	1R/(W)	1R/(W)	*1R/(W)	*1

Note: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

Bit	Bit Name	Initial Value	R/W	Description
7	TCFD	1	R	Count Direction Flag
				Status flag that shows the direction in which TCNT counts in channels 1 to 4.
				In channel 0, bit 7 is reserved. It is always read as 1 and the write value should always be 1.
				0: TCNT counts down
				1: TCNT counts up
6	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
5	TCFU	0	R/(W)*1	Underflow Flag
				Status flag that indicates that TCNT underflow has occurred when channels 1 and 2 are set to phase counting mode. Only 0 can be written, for flag clearing.
				In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0 and the write value should always be 0.
				[Clearing condition]
				• When 0 is written to TCFU after reading TCFU = 1*2
				[Setting condition]
				 When the TCNT value underflows (changes from H'0000 to H'FFFF)

Bit	Bit Name	Initial Value	R/W	Description
4	TCFV	0	R/(W)*1	Overflow Flag
				Status flag that indicates that TCNT overflow has occurred. Only 0 can be written, for flag clearing.
				[Clearing condition]
				 When 0 is written to TCFV after reading TCFV = 1*²
				[Setting condition]
				 When the TCNT value overflows (changes from H'FFFF to H'0000)
				In channel 4, when the TCNT_4 value underflows
				(changes from H'0001 to H'0000) in complementary PWM mode, this flag is also set.
3	TGFD	0	R/(W)*1	Input Capture/Output Compare Flag D
				Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0, 3, and 4. Only 0 can be written, for flag clearing. In channels 1 and 2, bit 3 is reserved. It is always read as 0 and the write value should always be 0.
				[Clearing condition]
				 When 0 is written to TGFD after reading TGFD = 1*²
				 When DTC is activated by TGID interrupt, and the DISEL bit of MRB in DTC is cleared to 0.
				[Setting conditions]
				 When TCNT = TGRD and TGRD is functioning as output compare register
				When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register

Bit	Bit Name	Initial Value	R/W	Description		
2	TGFC	0	R/(W)*1	Input Capture/Output Compare Flag C		
				Status flag that indicates the occurrence of TGRC input capture or compare match in channels 0, 3, and 4. Only 0 can be written, for flag clearing. In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0.		
				[Clearing condition]		
				 When DTC is activated by TGIC interrupt, and the DISEL bit of MRB in DTC is cleared to 0. 		
				 When 0 is written to TGFC after reading TGFC = 1*² 		
				[Setting conditions]		
				• When TCNT = TGRC and TGRC is functioning as		
				output compare register		
				 When TCNT value is transferred to TGRC by input capture signal and TGRC is functioning as input capture register 		
1	TGFB	0	R/(W)*1	Input Capture/Output Compare Flag B		
				Status flag that indicates the occurrence of TGRB input capture or compare match. Only 0 can be written, for flag clearing.		
				[Clearing condition]		
				 When DTC is activated by TGIB interrupt, and the DISEL bit of MRB in DTC is cleared to 0. 		
				 When 0 is written to TGFB after reading TGFB = 1*² 		
				[Setting conditions]		
				 When TCNT = TGRB and TGRB is functioning as output compare register 		
				When TCNT value is transferred to TGRB by input capture signal and TGRB is functioning as input capture register		

Bit	Bit Name	Initial Value	R/W	Description
0	TGFA	0	R/(W)*1	Input Capture/Output Compare Flag A
				Status flag that indicates the occurrence of TGRA input capture or compare match. Only 0 can be written, for flag clearing.
				[Clearing conditions]
				When DMAC is activated by TGIA interrupt.
				 When DTC is activated by TGIA interrupt, and the DISEL bit of MRB in DTC is cleared to 0.
				 When 0 is written to TGFA after reading TGFA = 1*2
				[Setting conditions]
				 When TCNT = TGRA and TGRA is functioning as output compare register
				 When TCNT value is transferred to TGRA by input capture signal and TGRA is functioning as input capture register

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

2. After reading 1, when the next flag set is generated before writing 0, the flag will not be cleared by writing 0. Read 1 again and write 0 in this case.

TSR2_0



Note: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	TGFF	0	R/(W)*1	Compare Match Flag F
				Status flag that indicates the occurrence of compare match between TCNT_0 and TGRF_0.
				[Clearing condition]
				 When 0 is written to TGFF after reading TGFF = 1*²
				[Setting condition]
				When TCNT_0 = TGRF_0 and TGRF_0 is
				functioning as compare register
0	TGFE	0	R/(W)*1	Compare Match Flag E
				Status flag that indicates the occurrence of compare match between TCNT_0 and TGRE_0.
				[Clearing condition]
				 When 0 is written to TGFE after reading TGFE = 1*²
				[Setting condition]
				• When TCNT_0 = TGRE_0 and TGRE_0 is
				functioning as compare register

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

2. After reading 1 when the next flag set is generated before writing 0, the flag will not be cleared by writing 0. Read 1 again and write 0 in this case.

TSR_5

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	CMFU5	CMFV5	CMFW5
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/(W)*	1 R/(W)*	1R/(W)*1

Note: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	CMFU5	0	R/(W)*1	Compare Match/Input Capture Flag U5
				Status flag that indicates the occurrence of TGRU_5 input capture or compare match.
				[Clearing condition]
				 When DTC is activated by TGIU_5 interrupt, and the DISEL bit of MRB in DTC is cleared to 0.
				• When 0 is written to CMFU5 after reading CMFU5 = 1
				[Setting conditions]
				• When TCNTU_5 = TGRU_5 and TGRU_5 is
				functioning as output compare register
				 When TCNTU_5 value is transferred to TGRU_5 by input capture signal and TGRU_5 is functioning as input capture register
				 When TCNTU_5 value is transferred to TGRU_5 and TGRU_5 is functioning as a register for measuring the pulse width of the external input signal. The transfer timing is specified by the IOC bits in timer I/O control registers U_5, V_5, and W_5 (TIORU_5, TIORV_5, and TIORW_5).*2

Bit	Bit Name	Initial Value	R/W	Description
1	CMFV5	0	R/(W)*1	Compare Match/Input Capture Flag V5
				Status flag that indicates the occurrence of TGRV_5 input capture or compare match.
				[Clearing condition]
				 When DTC is activated by TGIV_5 interrupt, and the DISEL bit of MRB in DTC is cleared to 0.
				• When 0 is written to CMFV5 after reading CMFV5 = 1
				[Setting conditions]
				 When TCNTV_5 = TGRV_5 and TGRV_5 is functioning as output compare register
				 When TCNTV_5 value is transferred to TGRV_5 by input capture signal and TGRV_5 is functioning as input capture register
				 When TCNTV_5 value is transferred to TGRV_5 and TGRV_5 is functioning as a register for measuring the pulse width of the external input signal. The transfer timing is specified by the IOC bits in timer I/O control registers U_5, V_5, and W_5 (TIORU_5, TIORV_5, and TIORW_5).*2

		Initial		
Bit	Bit Name	Value	R/W	Description
0	CMFW5	0	R/(W)*1	Compare Match/Input Capture Flag W5
				Status flag that indicates the occurrence of TGRW_5 input capture or compare match. Only 0 can be written to clear this flag.
				[Clearing condition]
				 When DTC is activated by TGIW_5 interrupt, and the DISEL bit of MRB in DTC is cleared to 0.
				• When 0 is written to CMFW5 after reading CMFW5 = 1
				[Setting conditions]
				 When TCNTW_5 = TGRW_5 and TGRW_5 is functioning as output compare register
				 When TCNTW_5 value is transferred to TGRW_5 by input capture signal and TGRW_5 is functioning as input capture register
				• When TCNTW_5 value is transferred to TGRW_5 and
				TGRW_5 is functioning as a register for measuring the pulse width of the external input signal. *2
Neter	4 \\\/\times 0 to	thia hit a	. 4	ing it as 1 clears the flag and is the only allowed way

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

2. Timing for transfer is set by the IOC bit in the timer I/O control register U_5/V_5/W_5 (TIORU_5/V_5/W_5).

Timer Buffer Operation Transfer Mode Register (TBTM) 11.3.7


The TBTM registers are 8-bit readable/writable registers that specify the timing for transferring data from the buffer register to the timer general register in PWM mode. The MTU2 has three TBTM registers, one each for channels 0, 3, and 4.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	TTSE	TTSB	TTSA
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	TTSE	0	R/W	Timing Select E
				Specifies the timing for transferring data from TGRF_0 to TGRE_0 when they are used together for buffer operation.
				In channels 3 and 4, bit 2 is reserved. It is always read as 0 and the write value should always be 0. When channel 0 is used in a mode other than PWM mode, do not set this bit to 1.
				0: When compare match E occurs in channel 0
				1: When TCNT_0 is cleared
1	TTSB	0	R/W	Timing Select B
				Specifies the timing for transferring data from TGRD to TGRB in each channel when they are used together for buffer operation. When the channel is used in a mode other than PWM mode, do not set this bit to 1.
				0: When compare match B occurs in each channel
				1: When TCNT is cleared in each channel
0	TTSA	0	R/W	Timing Select A
				Specifies the timing for transferring data from TGRC to TGRA in each channel when they are used together for buffer operation. When the channel is used in a mode other than PWM mode, do not set this bit to 1.
				0: When compare match A occurs in each channel
				1: When TCNT is cleared in each channel

11.3.8 Timer Input Capture Control Register (TICCR)

TICCR is an 8-bit readable/writable register that specifies input capture conditions when TCNT_1 and TCNT_2 are cascaded. The MTU2 has one TICCR in channel 1.



Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	I2BE	0	R/W	Input Capture Enable
				Specifies whether to include the TIOC2B pin in the TGRB_1 input capture conditions.
				Does not include the TIOC2B pin in the TGRB_1 input capture conditions
				1: Includes the TIOC2B pin in the TGRB_1 input capture conditions
2	I2AE	0	R/W	Input Capture Enable
				Specifies whether to include the TIOC2A pin in the TGRA_1 input capture conditions.
				Does not include the TIOC2A pin in the TGRA_1 input capture conditions
				1: Includes the TIOC2A pin in the TGRA_1 input capture conditions
1	I1BE	0	R/W	Input Capture Enable
				Specifies whether to include the TIOC1B pin in the TGRB_2 input capture conditions.
				0: Does not include the TIOC1B pin in the TGRB_2 input capture conditions
				1: Includes the TIOC1B pin in the TGRB_2 input capture conditions

		Initial		
Bit	Bit Name	Value	R/W	Description
0	I1AE	0	R/W	Input Capture Enable
				Specifies whether to include the TIOC1A pin in the TGRA_2 input capture conditions.
				Does not include the TIOC1A pin in the TGRA_2 input capture conditions
				1: Includes the TIOC1A pin in the TGRA_2 input capture conditions

Timer Synchronous Clear Register S (TSYCRS) 11.3.9

TSYCRS is an 8-bit readable/writable register that specifies conditions for clearing TCNT_3 and TCNT_4 in the MTU2S in synchronization with the MTU2. The MTU2S has one TSYCRS in channel 3 but the MTU2 has no TSYCRS.

Bit:	7	6	5	4	3	2	1	0
	CE0A	CE0B	CE0C	CE0D	CE1A	CE1B	CE2A	CE2B
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W							

Bit	Bit Name	Initial Value	R/W	Description
7	CE0A	0	R/W	Clear Enable 0A
				Enables or disables counter clearing when the TGFA flag of TSR_0 in the MTU2 is set.
				0: Disables counter clearing by the TGFA flag in TSR_0
				1: Enables counter clearing by the TGFA flag in TSR_0
6	CE0B	0	R/W	Clear Enable 0B
				Enables or disables counter clearing when the TGFB flag of TSR_0 in the MTU2 is set.
				0: Disables counter clearing by the TGFB flag in TSR_0
				1: Enables counter clearing by the TGFB flag in TSR_0

Bit	Bit Name	Initial Value	R/W	Description
				Description
5	CE0C	0	R/W	Clear Enable 0C
				Enables or disables counter clearing when the TGFC flag of TSR_0 in the MTU2 is set.
				0: Disables counter clearing by the TGFC flag in TSR_0
				1: Enables counter clearing by the TGFC flag in TSR_0
4	CE0D	0	R/W	Clear Enable 0D
				Enables or disables counter clearing when the TGFD flag of TSR_0 in the MTU2 is set.
				0: Disables counter clearing by the TGFD flag in TSR_0
				1: Enables counter clearing by the TGFD flag in TSR_0
3	CE1A	0	R/W	Clear Enable 1A
				Enables or disables counter clearing when the TGFA flag of TSR_1 in the MTU2 is set.
				0: Disables counter clearing by the TGFA flag in TSR_1
				1: Enables counter clearing by the TGFA flag in TSR_1
2	CE1B	0	R/W	Clear Enable 1B
				Enables or disables counter clearing when the TGFB flag of TSR_1 in the MTU2 is set.
				0: Disables counter clearing by the TGFB flag in TSR_1
				1: Enables counter clearing by the TGFB flag in TSR_1
1	CE2A	0	R/W	Clear Enable 2A
				Enables or disables counter clearing when the TGFA flag of TSR_2 in the MTU2 is set.
				0: Disables counter clearing by the TGFA flag in TSR_2
				1: Enables counter clearing by the TGFA flag in TSR_2
0	CE2B	0	R/W	Clear Enable 2B
				Enables or disables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set.
				0: Disables counter clearing by the TGFB flag in TSR_2
				1: Enables counter clearing by the TGFB flag in TSR_2

11.3.10 Timer A/D Converter Start Request Control Register (TADCR)

TADCR is a 16-bit readable/writable register that enables or disables A/D converter start requests and specifies whether to link A/D converter start requests with interrupt skipping operation. The MTU2 has one TADCR in channel 4.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[BF[1:0]	-	-	-	-	-	-	UT4AE	DT4AE	UT4BE	DT4BE	ITA3AE	ITA4VE	ITB3AE	ITB4VE
Initial value	: 0	0	0	0	0	0	0	0	0	0*	0	0*	0*	0*	0*	0*
R/W	: R/W	R/W	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Do not set to 1 when complementary PWM mode is not selected.

		Initial		
Bit	Bit Name	Value	R/W	Description
15, 14	BF[1:0]	00	R/W	TADCOBRA_4/TADCOBRB_4 Transfer Timing Select
				Select the timing for transferring data from TADCOBRA_4 and TADCOBRB_4 to TADCORA_4 and TADCORB_4.
				For details, see table 11.29.
13 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	UT4AE	0	R/W	Up-Count TRG4AN Enable
				Enables or disables A/D converter start requests (TRG4AN) during TCNT_4 up-count operation.
				A/D converter start requests (TRG4AN) disabled during TCNT_4 up-count operation
				 A/D converter start requests (TRG4AN) enabled during TCNT_4 up-count operation
6	DT4AE	0*	R/W	Down-Count TRG4AN Enable
				Enables or disables A/D converter start requests (TRG4AN) during TCNT_4 down-count operation.
				A/D converter start requests (TRG4AN) disabled during TCNT_4 down-count operation
				 A/D converter start requests (TRG4AN) enabled during TCNT_4 down-count operation

Bit	Bit Name	Initial Value	R/W	Description
5	UT4BE	0	R/W	Up-Count TRG4BN Enable
				Enables or disables A/D converter start requests (TRG4BN) during TCNT_4 up-count operation.
				A/D converter start requests (TRG4BN) disabled during TCNT_4 up-count operation
				 A/D converter start requests (TRG4BN) enabled during TCNT_4 up-count operation
4	DT4BE	0*	R/W	Down-Count TRG4BN Enable
				Enables or disables A/D converter start requests (TRG4BN) during TCNT_4 down-count operation.
				A/D converter start requests (TRG4BN) disabled during TCNT_4 down-count operation
				 A/D converter start requests (TRG4BN) enabled during TCNT_4 down-count operation
3	ITA3AE	0*	R/W	TGIA_3 Interrupt Skipping Link Enable
				Select whether to link A/D converter start requests (TRG4AN) with TGIA_3 interrupt skipping operation.
				0: Does not link with TGIA_3 interrupt skipping
				1: Links with TGIA_3 interrupt skipping
2	ITA4VE	0*	R/W	TCIV_4 Interrupt Skipping Link Enable
				Select whether to link A/D converter start requests (TRG4AN) with TCIV_4 interrupt skipping operation.
				0: Does not link with TCIV_4 interrupt skipping
				1: Links with TCIV_4 interrupt skipping
1	ITB3AE	0*	R/W	TGIA_3 Interrupt Skipping Link Enable
				Select whether to link A/D converter start requests (TRG4BN) with TGIA_3 interrupt skipping operation.
				0: Does not link with TGIA_3 interrupt skipping
				1: Links with TGIA_3 interrupt skipping

		Initial		
Bit	Bit Name	Value	R/W	Description
0	ITB4VE	0*	R/W	TCIV_4 Interrupt Skipping Link Enable
				Select whether to link A/D converter start requests (TRG4BN) with TCIV_4 interrupt skipping operation.
				0: Does not link with TCIV_4 interrupt skipping
				1: Links with TCIV_4 interrupt skipping

Notes: 1. TADCR must not be accessed in eight bits; it should always be accessed in 16 bits.

- 2. When interrupt skipping is disabled (the T3AEN and T4VEN bits in the timer interrupt skipping set register (TITCR) are cleared to 0 or the skipping count set bits (3ACOR and 4VCOR) in TITCR are cleared to 0), do not link A/D converter start requests with interrupt skipping operation (clear the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in the timer A/D converter start request control register (TADCR) to 0).
- If link with interrupt skipping is enabled while interrupt skipping is disabled, A/D converter start requests will not be issued.
- * Do not set to 1 when complementary PWM mode is not selected.

Table 11.29 Setting of Transfer Timing by Bits BF1 and BF0

Bit 7	Bit 6	
BF1	BF0	Description
0	0	Does not transfer data from the cycle set buffer register to the cycle set register.
0	1	Transfers data from the cycle set buffer register to the cycle set register at the crest of the TCNT_4 count.*1
1	0	Transfers data from the cycle set buffer register to the cycle set register at the trough of the TCNT_4 count.*2
1	1	Transfers data from the cycle set buffer register to the cycle set register at the crest and trough of the TCNT_4 count.*2


Notes: 1. Data is transferred from the cycle set buffer register to the cycle set register when the crest of the TCNT_4 count is reached in complementary PWM mode, when compare match occurs between TCNT_3 and TGRA_3 in reset-synchronized PWM mode, or when compare match occurs between TCNT_4 and TGRA_4 in PWM mode 1 or normal operation mode.

2. These settings are prohibited when complementary PWM mode is not selected.

11.3.11 Timer A/D Converter Start Request Cycle Set Registers (TADCORA_4 and TADCORB_4)

TADCORA_4 and TADCORB_4 are 16-bit readable/writable registers. When the TCNT_4 count reaches the value in TADCORA_4 or TADCORB_4, a corresponding A/D converter start request will be issued.

TADCORA 4 and TADCORB 4 are initialized to H'FFFF.




Note: TADCORA_4 and TADCORB_4 must not be accessed in eight bits; they should always be accessed in 16 bits.

11.3.12 Timer A/D Converter Start Request Cycle Set Buffer Registers (TADCOBRA_4 and TADCOBRB 4)

TADCOBRA_4 and TADCOBRB_4 are 16-bit readable/writable registers. When the crest or trough of the TCNT_4 count is reached, these register values are transferred to TADCORA_4 and TADCORB_4, respectively.

TADCOBRA 4 and TADCOBRB 4 are initialized to H'FFFF.




Note: TADCOBRA_4 and TADCOBRB_4 must not be accessed in eight bits; they should always be accessed in 16 bits.

11.3.13 Timer Counter (TCNT)

The TCNT counters are 16-bit readable/writable counters. The MTU2 has eight TCNT counters, one each for channels 0 to 4 and three (TCNTU_5, TCNTV_5, and TCNTW_5) for channel 5.

The TCNT counters are initialized to H'0000 by a reset.



Note: The TCNT counters must not be accessed in eight bits; they should always be accessed in 16 bits.

11.3.14 Timer General Register (TGR)


Page 500 of 1778

The TGR registers are 16-bit readable/writable registers. The MTU2 has 21 TGR registers, six for channel 0, two each for channels 1 and 2, four each for channels 3 and 4, and three for channel 5.

TGRA, TGRB, TGRC, and TGRD function as either output compare or input capture registers. TGRC and TGRD for channels 0, 3, and 4 can also be designated for operation as buffer registers. TGR buffer register combinations are TGRA and TGRC, and TGRB and TGRD.

TGRE_0 and TGRF_0 function as compare registers. When the TCNT_0 count matches the TGRE_0 value, an A/D converter start request can be issued. TGRF can also be designated for operation as a buffer register. TGR buffer register combination is TGRE and TGRF.

TGRU_5, TGRV_5, and TGRW_5 function as compare match, input capture, or external pulse width measurement registers.



Note: The TGR registers must not be accessed in eight bits; they should always be accessed in 16 bits. TGR registers are initialized to H'FFFF.

11.3.15 Timer Start Register (TSTR)

TSTR is an 8-bit readable/writable register that selects operation/stoppage of TCNT for channels 0 to 4.

TSTR_5 is an 8-bit readable/writable register that selects operation/stoppage of TCNTU_5, TCNTV_5, and TCNTW_5 for channel 5.

When setting the operating mode in TMDR or setting the count clock in TCR, first stop the TCNT counter.

TSTR

Bit:	7	6	5	4	3	2	1	0
	CST4	CST3	-	-	-	CST2	CST1	CST0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	CST4	0	R/W	Counter Start 4 and 3
6	CST3	0	R/W	These bits select operation or stoppage for TCNT.
				If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.
				0: TCNT_4 and TCNT_3 count operation is stopped
				1: TCNT_4 and TCNT_3 performs count operation
5 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description			
2	CST2	0	R/W	Counter Start 2 to 0			
1	CST1	0	R/W	These bits select operation or stoppage for TCNT.			
0	CST0	0	R/W	If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.			
				0: TCNT_2 to TCNT_0 count operation is stopped			
				1: TCNT_2 to TCNT_0 performs count operation			

TSTR_5

Bit :	7	6	5	4	3	2	1	0
	-	-	-	-	-	CSTU5	CSTV5	CSTW5
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	CSTU5	0	R/W	Counter Start U5
				Selects operation or stoppage for TCNTU_5.
				0: TCNTU_5 count operation is stopped
				1: TCNTU_5 performs count operation
1	CSTV5	0	R/W	Counter Start V5
				Selects operation or stoppage for TCNTV_5.
				0: TCNTV_5 count operation is stopped
				1: TCNTV_5 performs count operation
0	CSTW5	0	R/W	Counter Start W5
				Selects operation or stoppage for TCNTW_5.
				0: TCNTW_5 count operation is stopped
				1: TCNTW_5 performs count operation

Timer Synchronous Register (TSYR)

TSYR is an 8-bit readable/writable register that selects independent operation or synchronous operation for the channel 0 to 4 TCNT counters. A channel performs synchronous operation when the corresponding bit in TSYR is set to 1.


Bit:	7	6	5	4	3	2	1	0
	SYNC4	SYNC3	-	-	-	SYNC2	SYNC1	SYNC0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R	R	R/W	R/W	R/W

Bit Name	Initial Value	R/W	Description
SYNC4	0	R/W	Timer Synchronous operation 4 and 3
SYNC3	0	R/W	These bits are used to select whether operation is independent of or synchronized with other channels.
			When synchronous operation is selected, the TCNT synchronous presetting of multiple channels, and synchronous clearing by counter clearing on another channel, are possible.
			To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits CCLR0 to CCLR2 in TCR.
			 TCNT_4 and TCNT_3 operate independently (TCNT presetting/clearing is unrelated to other channels)
			TCNT_4 and TCNT_3 performs synchronous operation TCNT synchronous presetting/synchronous clearing is possible
_	All 0	R	Reserved
			These bits are always read as 0. The write value should always be 0.
	SYNC4	Bit Name Value SYNC4 0 SYNC3 0	Bit Name Value R/W SYNC4 0 R/W SYNC3 0 R/W

Bit	Bit Name	Initial Value	R/W	Description
2	SYNC2	0	R/W	Timer Synchronous operation 2 to 0
1	SYNC1	0	R/W	These bits are used to select whether operation is
0	SYNC0	0	R/W	independent of or synchronized with other channels.
				When synchronous operation is selected, the TCNT synchronous presetting of multiple channels, and synchronous clearing by counter clearing on another channel, are possible.
				To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits CCLR0 to CCLR2 in TCR.
				0: TCNT_2 to TCNT_0 operates independently (TCNT presetting /clearing is unrelated to other channels)
				TCNT_2 to TCNT_0 performs synchronous operation TCNT synchronous presetting/synchronous clearing is possible

Timer Counter Synchronous Start Register (TCSYSTR)

TCSYSTR is an 8-bit readable/writable register that specifies synchronous start of the MTU2 and MTU2S counters. Note that the MTU2S does not have TCSYSTR.



Note: * Only 1 can be written to set the register.

Bit	Bit Name	Initial Value	R/W	Description
7	SCH0	0	R/(W)*	Synchronous Start
				Controls synchronous start of TCNT_0 in the MTU2.
				0: Does not specify synchronous start for TCNT_0 in the MTU2
				1: Specifies synchronous start for TCNT_0 in the MTU2
				[Clearing condition]
				When 1 is set to the CST0 bit of TSTR in MTU2
				while SCH0 = 1
6	SCH1	0	R/(W)*	Synchronous Start
				Controls synchronous start of TCNT_1 in the MTU2.
				0: Does not specify synchronous start for TCNT_1 in the MTU2
				1: Specifies synchronous start for TCNT_1 in the MTU2
				[Clearing condition]
				 When 1 is set to the CST1 bit of TSTR in MTU2 while SCH1 = 1

Bit	Bit Name	Initial Value	R/W	Description
5	SCH2	0	R/(W)*	Synchronous Start
				Controls synchronous start of TCNT_2 in the MTU2.
				Does not specify synchronous start for TCNT_2 in the MTU2
				1: Specifies synchronous start for TCNT_2 in the MTU2
				[Clearing condition]
				 When 1 is set to the CST2 bit of TSTR in MTU2 while SCH2 = 1
4	SCH3	0	R/(W)*	Synchronous Start
				Controls synchronous start of TCNT_3 in the MTU2.
				Does not specify synchronous start for TCNT_3 in the MTU2
				1: Specifies synchronous start for TCNT_3 in the MTU2
				[Clearing condition]
				 When 1 is set to the CST3 bit of TSTR in MTU2 while SCH3 = 1
3	SCH4	0	R/(W)*	Synchronous Start
				Controls synchronous start of TCNT_4 in the MTU2.
				Does not specify synchronous start for TCNT_4 in the MTU2
				1: Specifies synchronous start for TCNT_4 in the MTU2
				[Clearing condition]
				 When 1 is set to the CST4 bit of TSTR in MTU2 while SCH4 = 1
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
1	SCH3S	0	R/(W)*	•
				Controls synchronous start of TCNT_3S in the MTU2S.
				Does not specify synchronous start for TCNT_3S in the MTU2S
				 Specifies synchronous start for TCNT_3S in the MTU2S
				[Clearing condition]
				When 1 is set to the CST3 bit of TSTRS in MTU2S
				while SCH3S = 1
0	SCH4S	0	R/(W)*	Synchronous Start
				Controls synchronous start of TCNT_4S in the MTU2S.
				0: Does not specify synchronous start for TCNT_4S in the MTU2S
				1: Specifies synchronous start for TCNT_4S in the MTU2S
				[Clearing condition]
				 When 1 is set to the CST4 bit of TSTRS in MTU2S while SCH4S = 1

Note: Only 1 can be written to set the register.

11.3.18 Timer Read/Write Enable Register (TRWER)

TRWER is an 8-bit readable/writable register that enables or disables access to the registers and counters which have write-protection capability against accidental modification in channels 3 and 4.

Bit:	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	RWE
Initial value:	0	0	0	0	0	0	0	1
R/W:	R	R	R	R	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	RWE	1	R/W	Read/Write Enable
				Enables or disables access to the registers which have write-protection capability against accidental modification.
				0: Disables read/write access to the registers
				1: Enables read/write access to the registers
				[Clearing condition]
				 When 0 is written to the RWE bit after reading RWE = 1

• Registers and counters having write-protection capability against accidental modification 22 registers: TCR_3, TCR_4, TMDR_3, TMDR_4, TIORH_3, TIORH_4, TIORL_3, TIORL_4, TIER_3, TIER_4, TGRA_3, TGRA_4, TGRB_3, TGRB_4, TOER, TOCR1, TOCR2, TGCR, TCDR, TDDR, TCNT 3, and TCNT4.

11.3.19 Timer Output Master Enable Register (TOER)

TOER is an 8-bit readable/writable register that enables/disables output settings for output pins TIOC4D, TIOC4C, TIOC3D, TIOC4B, TIOC4A, and TIOC3B. These pins do not output correctly if the TOER bits have not been set. Set TOER of CH3 and CH4 prior to setting TIOR of CH3 and CH4.

Bit:	7	6	5	4	3	2	1	0
	-	-	OE4D	OE4C	OE3D	OE4B	OE4A	OE3B
Initial value:	1	1	0	0	0	0	0	0
B/W·	R	R	R/M	D/M	D/M	D/M	P/M	D/M

		Initial		
Bit	Bit Name	Value	R/W	Description
7, 6	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
5	OE4D	0	R/W	Master Enable TIOC4D
				This bit enables/disables the TIOC4D pin MTU2 output.
				0: MTU2 output is disabled (inactive level)*
				1: MTU2 output is enabled
4	OE4C	0	R/W	Master Enable TIOC4C
				This bit enables/disables the TIOC4C pin MTU2 output.
				0: MTU2 output is disabled (inactive level)*
				1: MTU2 output is enabled
3	OE3D	0	R/W	Master Enable TIOC3D
				This bit enables/disables the TIOC3D pin MTU2 output.
				0: MTU2 output is disabled (inactive level)*
				1: MTU2 output is enabled
2	OE4B	0	R/W	Master Enable TIOC4B
				This bit enables/disables the TIOC4B pin MTU2 output.
				0: MTU2 output is disabled (inactive level)*
				1: MTU2 output is enabled
1	OE4A	0	R/W	Master Enable TIOC4A
				This bit enables/disables the TIOC4A pin MTU2 output.
				0: MTU2 output is disabled (inactive level)*
				1: MTU2 output is enabled

		Initial		
Bit	Bit Name	Value	R/W	Description
0	OE3B	0	R/W	Master Enable TIOC3B
				This bit enables/disables the TIOC3B pin MTU2 output.
				0: MTU2 output is disabled (inactive level)*
				1: MTU2 output is enabled

Note: * The inactive level is determined by the settings in timer output control registers 1 and 2 (TOCR1 and TOCR2). For details, refer to section 11.3.20, Timer Output Control Register 1 (TOCR1), and section 11.3.21, Timer Output Control Register 2 (TOCR2). Set these bits to 1 to enable MTU2 output in other than complementary PWM or reset-synchronized PWM mode. When these bits are set to 0, low level is output.

11.3.20 Timer Output Control Register 1 (TOCR1)

TOCR1 is an 8-bit readable/writable register that enables/disables PWM synchronized toggle output in complementary PWM mode/reset synchronized PWM mode, and controls output level inversion of PWM output.

Bit:	7	6	5	4	3	2	1	0
	-	PSYE	-	-	TOCL	TOCS	OLSN	OLSP
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R/W	R	R	R/(W)*	R/W	R/W	R/W

Note: * This bit can be set to 1 only once after a power-on reset. After 1 is written, 0 cannot be written to the bit.

	D	Initial		
Bit	Bit Name	value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	PSYE	0	R/W	PWM Synchronous Output Enable
				This bit selects the enable/disable of toggle output synchronized with the PWM period.
				0: Toggle output is disabled
				1: Toggle output is enabled
5, 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
	·			· · · · · · · · · · · · · · · · · · ·

Bit	Bit Name	Initial value	R/W	Description
3	TOCL	0	R/(W)*	TOC Register Write Protection*1
				This bit selects the enable/disable of write access to the TOCS, OLSN, and OLSP bits in TOCR1.
				0: Write access to the TOCS, OLSN, and OLSP bits is enabled
				1: Write access to the TOCS, OLSN, and OLSP bits is disabled
2	TOCS	0	R/W	TOC Select
				This bit selects either the TOCR1 or TOCR2 setting to be used for the output level in complementary PWM mode and reset-synchronized PWM mode.
				0: TOCR1 setting is selected
				1: TOCR2 setting is selected
1	OLSN	0	R/W	Output Level Select N*2
				This bit selects the reverse phase output level in reset- synchronized PWM mode/complementary PWM mode. See table 11.30.
0	OLSP	0	R/W	Output Level Select P*2
				This bit selects the positive phase output level in reset- synchronized PWM mode/complementary PWM mode. See table 11.31.

Notes: 1. Setting the TOCL bit to 1 prevents accidental modification when the CPU goes out of control.

2. Clearing the TOCS0 bit to 0 makes this bit setting valid.

Table 11.30 Output Level Select Function

Bit 1	Function					
			Compare Match Output			
OLSN	Initial Output	Active Level	Up Count	Down Count		
0	High level	Low level	High level	Low level		
1	Low level	High level	Low level	High level		

Note: The reverse phase waveform initial output value changes to active level after elapse of the dead time after count start.

Table 11.31 Output Level Select Function

Bit 0	Function						
			Compare Match Output				
OLSP	Initial Output	Active Level	Up Count	Down Count			
0	High level	Low level	Low level	High level			
1	Low level	High level	High level	Low level			

Figure 11.2 shows an example of complementary PWM mode output (1 phase) when OLSN = 1, OLSP = 1.




Figure 11.2 Complementary PWM Mode Output Level Example

Timer Output Control Register 2 (TOCR2)

TOCR2 is an 8-bit readable/writable register that controls output level inversion of PWM output in complementary PWM mode and reset-synchronized PWM mode.

Bit:	7	6	5	4	3	2	1	0
	BF[1:0]	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
7, 6	BF[1:0]	00	R/W	TOLBR Buffer Transfer Timing Select
				These bits select the timing for transferring data from TOLBR to TOCR2.
				For details, see table 11.32.
5	OLS3N	0	R/W	Output Level Select 3N*
				This bit selects the output level on TIOC4D in reset- synchronized PWM mode/complementary PWM mode. See table 11.33.
4	OLS3P	0	R/W	Output Level Select 3P*
				This bit selects the output level on TIOC4B in reset- synchronized PWM mode/complementary PWM mode. See table 11.34.
3	OLS2N	0	R/W	Output Level Select 2N*
				This bit selects the output level on TIOC4C in reset- synchronized PWM mode/complementary PWM mode. See table 11.35.
2	OLS2P	0	R/W	Output Level Select 2P*
				This bit selects the output level on TIOC4A in reset- synchronized PWM mode/complementary PWM mode. See table 11.36.
1	OLS1N	0	R/W	Output Level Select 1N*
				This bit selects the output level on TIOC3D in reset- synchronized PWM mode/complementary PWM mode. See table 11.37.

Bit	Bit Name	Initial value	R/W	Description
0	OLS1P	0	R/W	Output Level Select 1P*
				This bit selects the output level on TIOC3B in reset- synchronized PWM mode/complementary PWM mode. See table 11.38.

Note: * Setting the TOCS bit in TOCR1 to 1 makes this bit setting valid.

Table 11.32 Setting of Bits BF1 and BF0

Bit 7	Bit 6	Desc	ription
BF1	BF0	Complementary PWM Mode	Reset-Synchronized PWM Mode
0	0	Does not transfer data from the buffer register (TOLBR) to TOCR2.	Does not transfer data from the buffer register (TOLBR) to TOCR2.
0	1	Transfers data from the buffer register (TOLBR) to TOCR2 at the crest of the TCNT_4 count.	Transfers data from the buffer register (TOLBR) to TOCR2 when TCNT_3/TCNT_4 is cleared
1	0	Transfers data from the buffer register (TOLBR) to TOCR2 at the trough of the TCNT_4 count.	Setting prohibited
1	1	Transfers data from the buffer register (TOLBR) to TOCR2 at the crest and trough of the TCNT_4 count.	Setting prohibited

Table 11.33 TIOC4D Output Level Select Function

Bit 5	Function							
		Compare Match Output						
OLS3N	Initial Output	Active Level	Up Count	Down Count	_			
0	High level	Low level	High level	Low level				
1	Low level	High level	Low level	High level				

Note: The reverse phase waveform initial output value changes to the active level after elapse of the dead time after count start.

1

High level

Low level

Table 11.34 TIOC4B Output Level Select Function

Bit 4	Function

			Con	npare Match Output
OLS3P	Initial Output	Active Level	Up Count	Down Count
0	High level	Low level	Low level	High level
1	Low level	High level	High level	Low level

Table 11.35 TIOC4C Output Level Select Function

Bit 3	Function					
	-		Compare Match Output			
OLS2N	Initial Output	Active Level	Up Count	Down Count		
0	High level	Low level	High level	Low level		

Note: The reverse phase waveform initial output value changes to the active level after elapse of the dead time after count start.

Low level

Table 11.36 TIOC4A Output Level Select Function

High level

High level

Low level

Low level

 Function

 Compare Match Output

 OLS2P
 Initial Output
 Active Level
 Up Count
 Down Count

 0
 High level
 Low level
 High level

High level

Table 11.37 TIOC3D Output Level Select Function

Bit 1		Function						
	-		Compare Match Output					
OLS1N	Initial Output	Active Level	Up Count	Down Count				
0	High level	Low level	High level	Low level				
1	Low level	High level	Low level	High level				

Note: The reverse phase waveform initial output value changes to the active level after elapse of the dead time after count start.

Table 11.38 TIOC3B Output Level Select Function

Bit 0	Function								
			Compare Match Output						
OLS1P	Initial Output	Active Level	Up Count	Down Count					
0	High level	Low level	Low level	High level					
1	Low level	High level	High level	Low level					

Timer Output Level Buffer Register (TOLBR) 11.3.22

TOLBR is an 8-bit readable/writable register that functions as a buffer for TOCR2 and specifies the PWM output level in complementary PWM mode and reset-synchronized PWM mode.

Bit:	7	6	5	4	3	2	1	0
[-	-	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5	OLS3N	0	R/W	Specifies the buffer value to be transferred to the OLS3N bit in TOCR2.
4	OLS3P	0	R/W	Specifies the buffer value to be transferred to the OLS3P bit in TOCR2.
3	OLS2N	0	R/W	Specifies the buffer value to be transferred to the OLS2N bit in TOCR2.
2	OLS2P	0	R/W	Specifies the buffer value to be transferred to the OLS2P bit in TOCR2.
1	OLS1N	0	R/W	Specifies the buffer value to be transferred to the OLS1N bit in TOCR2.
0	OLS1P	0	R/W	Specifies the buffer value to be transferred to the OLS1P bit in TOCR2.

Figure 11.3 shows an example of the PWM output level setting procedure in buffer operation.





Figure 11.3 PWM Output Level Setting Procedure in Buffer Operation

11.3.23 Timer Gate Control Register (TGCR)

TGCR is an 8-bit readable/writable register that controls the waveform output necessary for brushless DC motor control in reset-synchronized PWM mode/complementary PWM mode. These register settings are ineffective for anything other than complementary PWM mode/reset-synchronized PWM mode.



Bit	Bit Name	Initial value	R/W	Description
7	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
6	BDC	0	R/W	Brushless DC Motor
				This bit selects whether to make the functions of this register (TGCR) effective or ineffective.
				0: Ordinary output
				1: Functions of this register are made effective

N	0	R/W	Reverse Phase Output (N) Control This bit selects whether the level output or the reset- synchronized PWM/complementary PWM output while
			synchronized PWM/complementary PWM output while
			the reverse pins (TIOC3D, TIOC4C, and TIOC4D) are output.
			0: Level output
			 Reset synchronized PWM/complementary PWM output
Р	0	R/W	Positive Phase Output (P) Control
			This bit selects whether the level output or the reset- synchronized PWM/complementary PWM output while the positive pin (TIOC3B, TIOC4A, and TIOC4B) are output.
			0: Level output
			Reset synchronized PWM/complementary PWM output
FB	0	R/W	External Feedback Signal Enable
			This bit selects whether the switching of the output of the positive/reverse phase is carried out automatically with the MTU2/channel 0 TGRA, TGRB, TGRC input capture signals or by writing 0 or 1 to bits 2 to 0 in TGCR.
			0: Output switching is external input (Input sources are channel 0 TGRA, TGRB, TGRC input capture signal)
			 Output switching is carried out by software (setting values of UF, VF, and WF in TGCR).
WF	0	R/W	Output Phase Switch 2 to 0
VF	0	R/W	These bits set the positive phase/negative phase output
UF	0	R/W	- phase on or off state. The setting of these bits is valid only when the FB bit in this register is set to 1. In this case, the setting of bits 2 to 0 is a substitute for external input. See table 11.39.
1	-B WF VF	FB 0 WF 0 VF 0	FB 0 R/W WF 0 R/W VF 0 R/W

Note: When the BDC bit is set to 1 in the MTU2S, do not set the FB bit to 0.

F......


Table 11.39 Output level Select Function

			Function						
Bit 2	Bit 1	Bit 0	TIOC3B	TIOC4A	TIOC4B	TIOC3D	TIOC4C	TIOC4D	
WF	VF	UF	U Phase	V Phase	W Phase	U Phase	V Phase	W Phase	
0	0	0	OFF	OFF	OFF	OFF	OFF	OFF	
		1	ON	OFF	OFF	OFF	OFF	ON	
	1	0	OFF	ON	OFF	ON	OFF	OFF	
		1	OFF	ON	OFF	OFF	OFF	ON	
1	0	0	OFF	OFF	ON	OFF	ON	OFF	
		1	ON	OFF	OFF	OFF	ON	OFF	
	1	0	OFF	OFF	ON	ON	OFF	OFF	
		1	OFF	OFF	OFF	OFF	OFF	OFF	

11.3.24 Timer Subcounter (TCNTS)

TCNTS is a 16-bit read-only counter that is used only in complementary PWM mode.

The initial value of TCNTS is H'0000.




Note: Accessing the TCNTS in 8-bit units is prohibited. Always access in 16-bit units.

11.3.25 Timer Dead Time Data Register (TDDR)

TDDR is a 16-bit register, used only in complementary PWM mode that specifies the TCNT_3 and TCNT_4 counter offset values. In complementary PWM mode, when the TCNT_3 and TCNT_4 counters are cleared and then restarted, the TDDR register value is loaded into the TCNT_3 counter and the count operation starts.

The initial value of TDDR is H'FFFF.




Note: Accessing the TDDR in 8-bit units is prohibited. Always access in 16-bit units.

11.3.26 Timer Cycle Data Register (TCDR)

TCDR is a 16-bit register used only in complementary PWM mode. Set half the PWM carrier sync value as the TCDR register value. This register is constantly compared with the TCNTS counter in complementary PWM mode, and when a match occurs, the TCNTS counter switches direction (decrement to increment).


The initial value of TCDR is H'FFFF.



Note: Accessing the TCDR in 8-bit units is prohibited. Always access in 16-bit units.

11.3.27 Timer Cycle Buffer Register (TCBR)

TCBR is a 16-bit register used only in complementary PWM mode. It functions as a buffer register for the TCDR register. The TCBR register values are transferred to the TCDR register with the transfer timing set in the TMDR register.



Note: Accessing the TCBR in 8-bit units is prohibited. Always access in 16-bit units.

11.3.28 Timer Interrupt Skipping Set Register (TITCR)

TITCR is an 8-bit readable/writable register that enables or disables interrupt skipping and specifies the interrupt skipping count. The MTU2 has one TITCR.

Bit:	7	6	5	4	3	2	1	0	
	T3AEN	3,	3ACOR[2:0]			4VCOR[2:0]			
Initial value:	0	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Bit Name	Initial value	R/W	Description
7	T3AEN	0	R/W	T3AEN
				Enables or disables TGIA_3 interrupt skipping.
				0: TGIA_3 interrupt skipping disabled
				1: TGIA_3 interrupt skipping enabled
6 to 4	3ACOR[2:0]	000	R/W	These bits specify the TGIA_3 interrupt skipping count within the range from 0 to 7.*
				For details, see table 11.40.
3	T4VEN	0	R/W	T4VEN
				Enables or disables TCIV_4 interrupt skipping.
				0: TCIV_4 interrupt skipping disabled
				1: TCIV_4 interrupt skipping enabled

Bit	Bit Name	Initial value	R/W	Description
2 to 0	4VCOR[2:0]	000	R/W	These bits specify the TCIV_4 interrupt skipping count within the range from 0 to 7.*
				For details, see table 11.41.

Note: * When 0 is specified for the interrupt skipping count, no interrupt skipping will be performed. Before changing the interrupt skipping count, be sure to clear the T3AEN and T4VEN bits to 0 to clear the skipping counter (TICNT).

Table 11.40 Setting of Interrupt Skipping Count by Bits 3ACOR2 to 3ACOR0

Bit 6	Bit 5	Bit 4	
3ACOR2	3ACOR1	3ACOR0	Description
0	0	0	Does not skip TGIA_3 interrupts.
0	0	1	Sets the TGIA_3 interrupt skipping count to 1.
0	1	0	Sets the TGIA_3 interrupt skipping count to 2.
0	1	1	Sets the TGIA_3 interrupt skipping count to 3.
1	0	0	Sets the TGIA_3 interrupt skipping count to 4.
1	0	1	Sets the TGIA_3 interrupt skipping count to 5.
1	1	0	Sets the TGIA_3 interrupt skipping count to 6.
1	1	1	Sets the TGIA_3 interrupt skipping count to 7.

Table 11.41 Setting of Interrupt Skipping Count by Bits 4VCOR2 to 4VCOR0

Bit 2	Bit 1	Bit 0	
4VCOR2	4VCOR1	4VCOR0	Description
0	0	0	Does not skip TCIV_4 interrupts.
0	0	1	Sets the TCIV_4 interrupt skipping count to 1.
0	1	0	Sets the TCIV_4 interrupt skipping count to 2.
0	1	1	Sets the TCIV_4 interrupt skipping count to 3.
1	0	0	Sets the TCIV_4 interrupt skipping count to 4.
1	0	1	Sets the TCIV_4 interrupt skipping count to 5.
1	1	0	Sets the TCIV_4 interrupt skipping count to 6.
1	1	1	Sets the TCIV_4 interrupt skipping count to 7.

11.3.29 Timer Interrupt Skipping Counter (TITCNT)

TITCNT is an 8-bit readable/writable counter. The MTU2 has one TITCNT. TITCNT retains its value even after stopping the count operation of TCNT_3 and TCNT_4.

Bit:	7	6	5	4	3	2	1	0
	-	3.	ACNT[2:0	0]	-	4'	VCNT[2:	0]
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0.
6 to 4	3ACNT[2:0]	000	R	TGIA_3 Interrupt Counter
				While the T3AEN bit in TITCR is set to 1, the count in these bits is incremented every time a TGIA_3 interrupt occurs.
				[Clearing conditions]
				 When the 3ACNT2 to 3ACNT0 value in TITCNT matches the 3ACOR2 to 3ACOR0 value in TITCR
				• When the T3AEN bit in TITCR is cleared to 0
				When the 3ACOR2 to 3ACOR0 bits in TITCR are
				cleared to 0
3	_	0	R	Reserved
				This bit is always read as 0.
2 to 0	4VCNT[2:0]	000	R	TCIV_4 Interrupt Counter
				While the T4VEN bit in TITCR is set to 1, the count in these bits is incremented every time a TCIV_4 interrupt occurs.
				[Clearing conditions]
				 When the 4VCNT2 to 4VCNT0 value in TITCNT matches the 4VCOR2 to 4VCOR2 value in TITCR
				• When the T4VEN bit in TITCR is cleared to 0
				 When the 4VCOR2 to 4VCOR2 bits in TITCR are cleared to 0

Note: To clear the TITCNT, clear the bits T3AEN and T4VEN in TITCR to 0.

11.3.30 Timer Buffer Transfer Set Register (TBTER)

TBTER is an 8-bit readable/writable register that enables or disables transfer from the buffer registers* used in complementary PWM mode to the temporary registers and specifies whether to link the transfer with interrupt skipping operation. The MTU2 has one TBTER.

Bit:	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	ВТЕ	[1:0]
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	BTE[1:0]	00	R/W	These bits enable or disable transfer from the buffer registers* used in complementary PWM mode to the temporary registers and specify whether to link the transfer with interrupt skipping operation.
				For details, see table 11.42.

Note: * Applicable buffer registers:

TGRC_3, TGRD_3, TGRC_4, TGRD_4, and TCBR

Table 11.42 Setting of Bits BTE1 and BTE0

Bit 1	Bit 0	
BTE1	BTE0	Description
0	0	Enables transfer from the buffer registers to the temporary registers* ¹ and does not link the transfer with interrupt skipping operation.
0	1	Disables transfer from the buffer registers to the temporary registers.
1	0	Links transfer from the buffer registers to the temporary registers with interrupt skipping operation.* ²
1	1	Setting prohibited

Note: 1. Data is transferred according to the MD3 to MD0 bit setting in TMDR. For details, refer to section 11.4.8, Complementary PWM Mode.

2. When interrupt skipping is disabled (the T3AEN and T4VEN bits are cleared to 0 in the timer interrupt skipping set register (TITCR) or the skipping count set bits (3ACOR and 4VCOR) in TITCR are cleared to 0)), be sure to disable link of buffer transfer with interrupt skipping (clear the BTE1 bit in the timer buffer transfer set register (TBTER) to 0). If link with interrupt skipping is enabled while interrupt skipping is disabled, buffer transfer will not be performed.

11.3.31 Timer Dead Time Enable Register (TDER)

TDER is an 8-bit readable/writable register that controls dead time generation in complementary PWM mode. The MTU2 has one TDER in channel 3. TDER must be modified only while TCNT stops.

Bit:	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	TDER
Initial value:	0	0	0	0	0	0	0	1
R/W:	R	R	R	R	R	R	R	R/(W)

Bit	Bit Name	Initial Value	R/W	Description
	211 1141110			·
7 to 1		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	TDER	1	R/(W)	Dead Time Enable
				Specifies whether to generate dead time.
				0: Does not generate dead time
				1: Generates dead time*
				[Clearing condition]
				• When 0 is written to TDER after reading TDER = 1

Note: * TDDR must be set to 1 or a larger value.

11.3.32 Timer Waveform Control Register (TWCR)

TWCR is an 8-bit readable/writable register that controls the waveform when synchronous counter clearing occurs in TCNT_3 and TCNT_4 in complementary PWM mode and specifies whether to clear the counters at TGRA_3 compare match. The CCE bit and WRE bit in TWCR must be modified only while TCNT stops.



Note: * Do not set to 1 when complementary PWM mode is not selected.

Bit	Bit Name	Initial Value	R/W	Description
7	CCE	0*	R/(W)	Compare Match Clear Enable
				Specifies whether to clear counters at TGRA_3 compare match in complementary PWM mode.
				0: Does not clear counters at TGRA_3 compare match
				1: Clears counters at TGRA_3 compare match
				[Setting condition]
				 When 1 is written to CCE after reading CCE = 0
6 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
1	SCC	0	R/(W)	Synchronous Clearing Control
				Specifies whether to clear TCNT_3 and TCNT_4 in the MTU2S when synchronous counter clearing between the MTU2 and MTU2S occurs in complementary PWM mode.
				When using this control, place the MTU2S in complementary PWM mode.
				When modifying the SCC bit while the counters are operating, do not modify the CCE or WRE bits.
				Counter clearing synchronized with the MTU2 is disabled by the SCC bit setting only when synchronous clearing occurs outside the Tb interval at the trough. When synchronous clearing occurs in the Tb interval at the trough including the period immediately after TCNT_3 and TCNT_4 start operation, TCNT_3 and TCNT_4 in the MTU2S are cleared.
				For the Tb interval at the trough in complementary PWM mode, see figure 11.40.
				In the MTU2, this bit is reserved. It is always read as 0 and the write value should always be 0.
				 Enables clearing of TCNT_3 and TCNT_4 in the MTU2S by MTU2-MTU2S synchronous clearing operation
				 Disables clearing of TCNT_3 and TCNT_4 in the MTU2S by MTU2-MTU2S synchronous clearing operation
				[Setting condition]
				• When 1 is written to SCC after reading SCC = 0

Bit	Bit Name	Initial Value	R/W	Description
0	WRE	0	R/(W)	Initial Output Suppression Enable
				Selects the waveform output when synchronous counter clearing occurs in complementary PWM mode.
				The initial output is suppressed only when synchronous clearing occurs within the Tb interval at the trough in complementary PWM mode. When synchronous clearing occurs outside this interval, the initial value specified in TOCR is output regardless of the WRE bit setting. The initial value is also output when synchronous clearing occurs in the Tb interval at the trough immediately after TCNT_3 and TCNT_4 start operation.
				For the Tb interval at the trough in complementary PWM mode, see figure 11.40.
				0: Outputs the initial value specified in TOCR
				1: Suppresses initial output
				[Setting condition]
				• When 1 is written to WRE after reading WRE = 0

Note: * Do not set to 1 when complementary PWM mode is not selected.

11.3.33 Bus Master Interface

The timer counters (TCNT), general registers (TGR), timer subcounter (TCNTS), timer cycle buffer register (TCBR), timer dead time data register (TDDR), timer cycle data register (TCDR), timer A/D converter start request control register (TADCR), timer A/D converter start request cycle set registers (TADCOR), and timer A/D converter start request cycle set buffer registers (TADCOBR) are 16-bit registers. A 16-bit data bus to the bus master enables 16-bit read/writes. 8-bit read/write is not possible. Always access in 16-bit units.

All registers other than the above registers are 8-bit registers. These are connected to the CPU by a 16-bit data bus, so 16-bit read/writes and 8-bit read/writes are both possible.

11.4 Operation

11.4.1 Basic Functions

Each channel has a TCNT and TGR register. TCNT performs up-counting, and is also capable of free-running operation, cycle counting, and external event counting.

Each TGR can be used as an input capture register or output compare register.

Always select MTU2 external pins set function using the pin function controller (PFC).

(1) Counter Operation

When one of bits CST0 to CST4 in TSTR or bits CSTU5, CSTV5, and CSTW5 in TSTR_5 is set to 1, the TCNT counter for the corresponding channel begins counting. TCNT can operate as a free-running counter, periodic counter, for example.

(a) Example of Count Operation Setting Procedure

Figure 11.4 shows an example of the count operation setting procedure.




Figure 11.4 Example of Counter Operation Setting Procedure

(b) Free-Running Count Operation and Periodic Count Operation:

Immediately after a reset, the MTU2's TCNT counters are all designated as free-running counters. When the relevant bit in TSTR is set to 1 the corresponding TCNT counter starts up-count operation as a free-running counter. When TCNT overflows (from H'FFFF to H'0000), the TCFV bit in TSR is set to 1. If the value of the corresponding TCIEV bit in TIER is 1 at this point, the MTU2 requests an interrupt. After overflow, TCNT starts counting up again from H'0000.

Figure 11.5 illustrates free-running counter operation.




Figure 11.5 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter for the relevant channel performs periodic count operation. The TGR register for setting the period is designated as an output compare register, and counter clearing by compare match is selected by means of bits CCLR0 to CCLR2 in TCR. After the settings have been made, TCNT starts up-count operation as a periodic counter when the corresponding bit in TSTR is set to 1. When the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the MTU2 requests an interrupt. After a compare match, TCNT starts counting up again from H'0000.

Figure 11.6 illustrates periodic counter operation.




Figure 11.6 Periodic Counter Operation

(2) Waveform Output by Compare Match

The MTU2 can perform 0, 1, or toggle output from the corresponding output pin using compare match.

(a) Example of Setting Procedure for Waveform Output by Compare Match

Figure 11.7 shows an example of the setting procedure for waveform output by compare match.




Figure 11.7 Example of Setting Procedure for Waveform Output by Compare Match

Page 533 of 1778

(b) Examples of Waveform Output Operation:

Figure 11.8 shows an example of 0 output/1 output.

In this example TCNT has been designated as a free-running counter, and settings have been made such that 1 is output by compare match A, and 0 is output by compare match B. When the set level and the pin level coincide, the pin level does not change.




Figure 11.8 Example of 0 Output/1 Output Operation

Figure 11.9 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing on compare match B), and settings have been made such that the output is toggled by both compare match A and compare match B.




Figure 11.9 Example of Toggle Output Operation

(3) Input Capture Function

The TCNT value can be transferred to TGR on detection of the TIOC pin input edge.

Rising edge, falling edge, or both edges can be selected as the detected edge. For channels 0 and 1, it is also possible to specify another channel's counter input clock or compare match signal as the input capture source.

Note: When another channel's counter input clock is used as the input capture input for channels 0 and 1, $P\phi/1$ should not be selected as the counter input clock used for input capture input. Input capture will not be generated if $P\phi/1$ is selected.

(a) Example of Input Capture Operation Setting Procedure

Figure 11.10 shows an example of the input capture operation setting procedure.




Figure 11.10 Example of Input Capture Operation Setting Procedure

(b) Example of Input Capture Operation

Figure 11.11 shows an example of input capture operation.

In this example both rising and falling edges have been selected as the TIOCA pin input capture input edge, the falling edge has been selected as the TIOCB pin input capture input edge, and counter clearing by TGRB input capture has been designated for TCNT.




Figure 11.11 Example of Input Capture Operation

11.4.2 Synchronous Operation

In synchronous operation, the values in a number of TCNT counters can be rewritten simultaneously (synchronous presetting). Also, a number of TCNT counters can be cleared simultaneously by making the appropriate setting in TCR (synchronous clearing).

Synchronous operation enables TGR to be incremented with respect to a single time base.

Channels 0 to 4 can all be designated for synchronous operation. Channel 5 cannot be used for synchronous operation.

(1) Example of Synchronous Operation Setting Procedure

Figure 11.12 shows an example of the synchronous operation setting procedure.




Figure 11.12 Example of Synchronous Operation Setting Procedure

Example of Synchronous Operation (2)

Figure 11.13 shows an example of synchronous operation.

In this example, synchronous operation and PWM mode 1 have been designated for channels 0 to 2, TGRB 0 compare match has been set as the channel 0 counter clearing source, and synchronous clearing has been set for the channel 1 and 2 counter clearing source.

Three-phase PWM waveforms are output from pins TIOC0A, TIOC1A, and TIOC2A. At this time, synchronous presetting, and synchronous clearing by TGRB_0 compare match, are performed for channel 0 to 2 TCNT counters, and the data set in TGRB_0 is used as the PWM cycle.

For details of PWM modes, see section 11.4.5, PWM Modes.




Figure 11.13 Example of Synchronous Operation

11.4.3 Buffer Operation

Buffer operation, provided for channels 0, 3, and 4 enables TGRC and TGRD to be used as buffer registers. In channel 0, TGRF can also be used as a buffer register.

Buffer operation differs depending on whether TGR has been designated as an input capture register or as a compare match register.

Note: TGRE_0 cannot be designated as an input capture register and can only operate as a compare match register.

Table 11.43 shows the register combinations used in buffer operation.

Channel	Timer General Register	Buffer Register
0	TGRA_0	TGRC_0
	TGRB_0	TGRD_0
	TGRE_0	TGRF_0
3	TGRA_3	TGRC_3
	TGRB_3	TGRD_3
4	TGRA_4	TGRC_4
	TGRB_4	TGRD_4

• When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the timer general register.

This operation is illustrated in figure 11.14.




Figure 11.14 Compare Match Buffer Operation

When TGR is an input capture register

When input capture occurs, the value in TCNT is transferred to TGR and the value previously held in the timer general register is transferred to the buffer register.

This operation is illustrated in figure 11.15.




Figure 11.15 Input Capture Buffer Operation

(1) Example of Buffer Operation Setting Procedure

Figure 11.16 shows an example of the buffer operation setting procedure.




Figure 11.16 Example of Buffer Operation Setting Procedure

(2) Examples of Buffer Operation

(a) When TGR is an output compare register

Figure 11.17 shows an operation example in which PWM mode 1 has been designated for channel 0, and buffer operation has been designated for TGRA and TGRC. The settings used in this example are TCNT clearing by compare match B, 1 output at compare match A, and 0 output at compare match B. In this example, the TTSA bit in TBTM is cleared to 0.

As buffer operation has been set, when compare match A occurs the output changes and the value in buffer register TGRC is simultaneously transferred to timer general register TGRA. This operation is repeated each time that compare match A occurs.

For details of PWM modes, see section 11.4.5, PWM Modes.




Figure 11.17 Example of Buffer Operation (1)

(b) When TGR is an input capture register

Figure 11.18 shows an operation example in which TGRA has been designated as an input capture register, and buffer operation has been designated for TGRA and TGRC.

Counter clearing by TGRA input capture has been set for TCNT, and both rising and falling edges have been selected as the TIOCA pin input capture input edge.

As buffer operation has been set, when the TCNT value is stored in TGRA upon the occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC.




Figure 11.18 Example of Buffer Operation (2)

(3) Selecting Timing for Transfer from Buffer Registers to Timer General Registers in Buffer Operation

The timing for transfer from buffer registers to timer general registers can be selected in PWM mode 1 or 2 for channel 0 or in PWM mode 1 for channels 3 and 4 by setting the buffer operation transfer mode registers (TBTM_0, TBTM_3, and TBTM_4). Either compare match (initial setting) or TCNT clearing can be selected for the transfer timing. TCNT clearing as transfer timing is one of the following cases.

- When TCNT overflows (H'FFFF to H'0000)
- When H'0000 is written to TCNT during counting
- When TCNT is cleared to H'0000 under the condition specified in the CCLR2 to CCLR0 bits in TCR

Note: TBTM must be modified only while TCNT stops.

Figure 11.19 shows an operation example in which PWM mode 1 is designated for channel 0 and buffer operation is designated for TGRA_0 and TGRC_0. The settings used in this example are TCNT_0 clearing by compare match B, 1 output at compare match A, and 0 output at compare match B. The TTSA bit in TBTM_0 is set to 1.




Figure 11.19 Example of Buffer Operation When TCNT_0 Clearing is Selected for TGRC 0 to TGRA 0 Transfer Timing

11.4.4 Cascaded Operation

In cascaded operation, two 16-bit counters for different channels are used together as a 32-bit counter.

This function works by counting the channel 1 counter clock upon overflow/underflow of TCNT 2 as set in bits TPSC0 to TPSC2 in TCR.

Underflow occurs only when the lower 16-bit TCNT is in phase counting mode.

Table 11.44 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for channel 1, the counter clock setting is invalid and the counters operates independently in phase counting mode.

Table 11.44 Cascaded Combinations

Page 542 of 1778

Combination	Upper 16 Bits	Lower 16 Bits
Channels 1 and 2	TCNT_1	TCNT_2

For simultaneous input capture of TCNT_1 and TCNT_2 during cascaded operation, additional input capture input pins can be specified by the input capture control register (TICCR). For input capture in cascade connection, refer to section 11.7.22, Simultaneous Capture of TCNT_1 and TCNT_2 in Cascade Connection.

Table 11.45 show the TICCR setting and input capture input pins.

Table 11.45 TICCR Setting and Input Capture Input Pins

Target Input Capture	TICCR Setting	Input Capture Input Pins
Input capture from TCNT_1 to TGRA_1	I2AE bit = 0 (initial value)	TIOC1A
	I2AE bit = 1	TIOC1A, TIOC2A
Input capture from TCNT_1 to TGRB_1	I2BE bit = 0 (initial value)	TIOC1B
	I2BE bit = 1	TIOC1B, TIOC2B
Input capture from TCNT_2 to TGRA_2	I1AE bit = 0 (initial value)	TIOC2A
	I1AE bit = 1	TIOC2A, TIOC1A
Input capture from TCNT_2 to TGRB_2	I1BE bit = 0 (initial value)	TIOC2B
	I1BE bit = 1	TIOC2B, TIOC1B

(1) Example of Cascaded Operation Setting Procedure

Figure 11.20 shows an example of the setting procedure for cascaded operation.




Figure 11.20 Cascaded Operation Setting Procedure

(2) Cascaded Operation Example (a)

Figure 11.21 illustrates the operation when TCNT_2 overflow/underflow counting has been set for TCNT_1 and phase counting mode has been designated for channel 2.

TCNT_1 is incremented by TCNT_2 overflow and decremented by TCNT_2 underflow.




Figure 11.21 Cascaded Operation Example (a)

(3) Cascaded Operation Example (b)

Figure 11.22 illustrates the operation when TCNT_1 and TCNT_2 have been cascaded and the I2AE bit in TICCR has been set to 1 to include the TIOC2A pin in the TGRA_1 input capture conditions. In this example, the IOA0 to IOA3 bits in TIOR_1 have selected the TIOC1A rising edge for the input capture timing while the IOA0 to IOA3 bits in TIOR_2 have selected the TIOC2A rising edge for the input capture timing.

Under these conditions, the rising edge of both TIOC1A and TIOC2A is used for the TGRA_1 input capture condition. For the TGRA_2 input capture condition, the TIOC2A rising edge is used.




Figure 11.22 Cascaded Operation Example (b)

(4) Cascaded Operation Example (c)

Figure 11.23 illustrates the operation when TCNT_1 and TCNT_2 have been cascaded and the I2AE and I1AE bits in TICCR have been set to 1 to include the TIOC2A and TIOC1A pins in the TGRA_1 and TGRA_2 input capture conditions, respectively. In this example, the IOA0 to IOA3 bits in both TIOR_1 and TIOR_2 have selected both the rising and falling edges for the input capture timing. Under these conditions, the ORed result of TIOC1A and TIOC2A input is used for the TGRA_1 and TGRA_2 input capture conditions.




Figure 11.23 Cascaded Operation Example (c)

(5) Cascaded Operation Example (d)

Figure 11.24 illustrates the operation when TCNT_1 and TCNT_2 have been cascaded and the I2AE bit in TICCR has been set to 1 to include the TIOC2A pin in the TGRA_1 input capture conditions. In this example, the IOA0 to IOA3 bits in TIOR_1 have selected TGRA_0 compare match or input capture occurrence for the input capture timing while the IOA0 to IOA3 bits in TIOR_2 have selected the TIOC2A rising edge for the input capture timing.

Under these conditions, as TIOR_1 has selected TGRA_0 compare match or input capture occurrence for the input capture timing, the TIOC2A edge is not used for TGRA_1 input capture condition although the I2AE bit in TICCR has been set to 1.




Figure 11.24 Cascaded Operation Example (d)

PWM Modes 11.4.5

In PWM mode, PWM waveforms are output from the output pins. The output level can be selected as 0, 1, or toggle output in response to a compare match of each TGR.

TGR registers settings can be used to output a PWM waveform in the range of 0% to 100% duty.

Designating TGR compare match as the counter clearing source enables the period to be set in that register. All channels can be designated for PWM mode independently. Synchronous operation is also possible.

There are two PWM modes, as described below.

PWM mode 1

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with TGRB and TGRC with TGRD. The output specified by bits IOA0 to IOA3 and IOC0 to IOC3 in TIOR is output from the TIOCA and TIOCC pins at compare matches A and C, and the output specified by bits IOB0 to IOB3 and IOD0 to IOD3 in TIOR is output at compare matches B and D. The initial output value is the value set in TGRA or TGRC. If the set values of paired TGRs are identical, the output value does not change when a compare match occurs. In PWM mode 1, a maximum 8-phase PWM output is possible.

PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty registers. The output specified in TIOR is performed by means of compare matches. Upon counter clearing by a synchronization register compare match, the output value of each pin is the initial value set in TIOR. If the set values of the cycle and duty registers are identical, the output value does not change when a compare match occurs.

In PWM mode 2, a maximum 8-phase PWM output is possible in combination use with synchronous operation.

The correspondence between PWM output pins and registers is shown in table 11.46.

Table 11.46 PWM Output Registers and Output Pins

TGRD 4

		Output Pins	
Channel	Registers	PWM Mode 1	PWM Mode 2
0	TGRA_0	TIOC0A	TIOC0A
	TGRB_0		TIOC0B
	TGRC_0	TIOC0C	TIOC0C
	TGRD_0		TIOC0D
1	TGRA_1	TIOC1A	TIOC1A
	TGRB_1		TIOC1B
2	TGRA_2	TIOC2A	TIOC2A
	TGRB_2		TIOC2B
3	TGRA_3	TIOC3A	Cannot be set
	TGRB_3		Cannot be set
	TGRC_3	TIOC3C	Cannot be set
	TGRD_3		Cannot be set
4	TGRA_4	TIOC4A	Cannot be set
	TGRB_4		Cannot be set
	TGRC_4	TIOC4C	Cannot be set

Note: In PWM mode 2, PWM output is not possible for the TGR register in which the period is set.

Cannot be set

(1) Example of PWM Mode Setting Procedure

Figure 11.25 shows an example of the PWM mode setting procedure.




Figure 11.25 Example of PWM Mode Setting Procedure

(2) Examples of PWM Mode Operation

Figure 11.26 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the TGRA initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the period, and the values set in the TGRB registers are used as the duty levels.




Figure 11.26 Example of PWM Mode Operation (1)

Figure 11.27 shows an example of PWM mode 2 operation.

In this example, synchronous operation is designated for channels 0 and 1, TGRB_1 compare match is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the output value of the other TGR registers (TGRA_0 to TGRD_0, TGRA_1), outputting a 5-phase PWM waveform.

In this case, the value set in TGRB_1 is used as the cycle, and the values set in the other TGRs are used as the duty levels.




Figure 11.27 Example of PWM Mode Operation (2)

Figure 11.28 shows examples of PWM waveform output with 0% duty and 100% duty in PWM mode.




Figure 11.28 Example of PWM Mode Operation (3)

11.4.6 Phase Counting Mode

In phase counting mode, the phase difference between two external clock inputs is detected and TCNT is incremented/decremented accordingly. This mode can be set for channels 1 and 2.

When phase counting mode is set, an external clock is selected as the counter input clock and TCNT operates as an up/down-counter regardless of the setting of bits TPSC0 to TPSC2 and bits CKEG0 and CKEG1 in TCR. However, the functions of bits CCLR0 and CCLR1 in TCR, and of TIOR, TIER, and TGR, are valid, and input capture/compare match and interrupt functions can be used.

This can be used for two-phase encoder pulse input.

If overflow occurs when TCNT is counting up, the TCFV flag in TSR is set; if underflow occurs when TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag reveals whether TCNT is counting up or down.

Table 11.47 shows the correspondence between external clock pins and channels.

Table 11.47 Phase Counting Mode Clock Input Pins

	External Clock Pins		
Channels	A-Phase	B-Phase	
When channel 1 is set to phase counting mode	TCLKA	TCLKB	
When channel 2 is set to phase counting mode	TCLKC	TCLKD	

(1) Example of Phase Counting Mode Setting Procedure

Figure 11.29 shows an example of the phase counting mode setting procedure.




Figure 11.29 Example of Phase Counting Mode Setting Procedure

Examples of Phase Counting Mode Operation (2)

In phase counting mode, TCNT counts up or down according to the phase difference between two external clocks. There are four modes according to the count conditions.

Phase counting mode 1 (a)

Figure 11.30 shows an example of phase counting mode 1 operation, and table 11.48 summarizes the TCNT up/down-count conditions.




Figure 11.30 Example of Phase Counting Mode 1 Operation

Table 11.48 Up/Down-Count Conditions in Phase Counting Mode 1

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level	_	Up-count
Low level	T.	
	Low level	
<u></u>	High level	
High level	T.	Down-count
Low level		
	High level	
T.	Low level	

[Legend]

Rising edge

Falling edge

(b) Phase counting mode 2

Figure 11.31 shows an example of phase counting mode 2 operation, and table 11.49 summarizes the TCNT up/down-count conditions.




Figure 11.31 Example of Phase Counting Mode 2 Operation

Table 11.49 Up/Down-Count Conditions in Phase Counting Mode 2

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Don't care
Low level	₹_	Don't care
	Low level	Don't care
7_	High level	Up-count
High level	7 _	Don't care
Low level	_	Don't care
<u>_</u>	High level	Don't care
<u></u>	Low level	Down-count

[Legend]

_**√**: Rising edge

L: Falling edge

(c) Phase counting mode 3

Figure 11.32 shows an example of phase counting mode 3 operation, and table 11.50 summarizes the TCNT up/down-count conditions.




Figure 11.32 Example of Phase Counting Mode 3 Operation

Table 11.50 Up/Down-Count Conditions in Phase Counting Mode 3

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Don't care
Low level	T.	Don't care
<u>_</u>	Low level	Don't care
<u> </u>	High level	Up-count
High level	T_	Down-count
Low level		Don't care
<u>_</u>	High level	Don't care
<u></u>	Low level	Don't care

[Legend]

: Rising edge

L: Falling edge

(d) Phase counting mode 4

Figure 11.33 shows an example of phase counting mode 4 operation, and table 11.51 summarizes the TCNT up/down-count conditions.




Figure 11.33 Example of Phase Counting Mode 4 Operation

Table 11.51 Up/Down-Count Conditions in Phase Counting Mode 4

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Up-count
Low level	¬ t _	
	Low level	Don't care
<u></u>	High level	
High level	T	Down-count
Low level	_	
<u>_</u>	High level	Don't care
7_	Low level	

[Legend]

F: Rising edge

t: Falling edge

(3)**Phase Counting Mode Application Example**

Figure 11.34 shows an example in which channel 1 is in phase counting mode, and channel 1 is coupled with channel 0 to input servo motor 2-phase encoder pulses in order to detect position or speed.

Channel 1 is set to phase counting mode 1, and the encoder pulse A-phase and B-phase are input to TCLKA and TCLKB.

Channel 0 operates with TCNT counter clearing by TGRC_0 compare match; TGRA_0 and TGRC_0 are used for the compare match function and are set with the speed control period and position control period. TGRB 0 is used for input capture, with TGRB 0 and TGRD 0 operating in buffer mode. The channel 1 counter input clock is designated as the TGRB 0 input capture source, and the pulse widths of 2-phase encoder 4-multiplication pulses are detected.

TGRA_1 and TGRB_1 for channel 1 are designated for input capture, and channel 0 TGRA_0 and TGRC 0 compare matches are selected as the input capture source and store the up/down-counter values for the control periods.

This procedure enables the accurate detection of position and speed.




Figure 11.34 Phase Counting Mode Application Example

11.4.7 Reset-Synchronized PWM Mode

In reset-synchronized PWM mode, three-phase output of positive and negative PWM waveforms that share a common wave transition point can be obtained by combining channels 3 and 4.

When set for reset-synchronized PWM mode, the TIOC3B, TIOC3D, TIOC4A, TIOC4C, TIOC4B, and TIOC4D pins function as PWM output pins and TCNT3 functions as an upcounter.

Table 11.52 shows the PWM output pins used. Table 11.53 shows the settings of the registers.

Table 11.52 Output Pins for Reset-Synchronized PWM Mode

Channel	Output Pin	Description
3	TIOC3B	PWM output pin 1
	TIOC3D	PWM output pin 1' (negative-phase waveform of PWM output 1)
4	TIOC4A	PWM output pin 2
	TIOC4C	PWM output pin 2' (negative-phase waveform of PWM output 2)
	TIOC4B	PWM output pin 3
	TIOC4D	PWM output pin 3' (negative-phase waveform of PWM output 3)

Table 11.53 Register Settings for Reset-Synchronized PWM Mode

Register	Description of Setting
TCNT_3	Initial setting of H'0000
TCNT_4	Initial setting of H'0000
TGRA_3	Set count cycle for TCNT_3
TGRB_3	Sets the turning point for PWM waveform output by the TIOC3B and TIOC3D pins
TGRA_4	Sets the turning point for PWM waveform output by the TIOC4A and TIOC4C pins
TGRB_4	Sets the turning point for PWM waveform output by the TIOC4B and TIOC4D pins

(1) Procedure for Selecting the Reset-Synchronized PWM Mode

Figure 11.35 shows an example of procedure for selecting reset-synchronized PWM mode.




Figure 11.35 Procedure for Selecting Reset-Synchronized PWM Mode

(2) Reset-Synchronized PWM Mode Operation

Figure 11.36 shows an example of operation in reset-synchronized PWM mode. TCNT_3 and TCNT_4 operate as upcounters. The counter is cleared when a TCNT_3 and TGRA_3 comparematch occurs, and then begins incrementing from H'0000. The PWM output pin output toggles with each occurrence of a TGRB 3, TGRA 4, TGRB 4 compare-match, and upon counter clears.




Figure 11.36 Reset-Synchronized PWM Mode Operation Example (When TOCR's OLSN = 1 and OLSP = 1)

11.4.8 Complementary PWM Mode

In complementary PWM mode, three-phase output of non-overlapping positive and negative PWM waveforms can be obtained by combining channels 3 and 4. PWM waveforms without non-overlapping interval are also available.

In complementary PWM mode, TIOC3B, TIOC3D, TIOC4A, TIOC4B, TIOC4C, and TIOC4D pins function as PWM output pins, the TIOC3A pin can be set for toggle output synchronized with the PWM period. TCNT_3 and TCNT_4 function as up/down counters.

Table 11.54 shows the PWM output pins used. Table 11.55 shows the settings of the registers used.

A function to directly cut off the PWM output by using an external signal is supported as a port function.

Table 11.54 Output Pins for Complementary PWM Mode

Channel	Output Pin	Description
3	TIOC3A	Toggle output synchronized with PWM period (or I/O port)
	TIOC3B	PWM output pin 1
	TIOC3C	I/O port*
	TIOC3D	PWM output pin 1' (non-overlapping negative-phase waveform of PWM output 1; PWM output without non-overlapping interval is also available)
4	TIOC4A	PWM output pin 2
	TIOC4B	PWM output pin 3
	TIOC4C	PWM output pin 2' (non-overlapping negative-phase waveform of PWM output 2; PWM output without non-overlapping interval is also available)
	TIOC4D	PWM output pin 3' (non-overlapping negative-phase waveform of PWM output 3; PWM output without non-overlapping interval is also available)

Note: * Avoid setting the TIOC3C pin as a timer I/O pin in complementary PWM mode.

Table 11.55 Register Settings for Complementary PWM Mode

Channel	Counter/Register	Description	Read/Write from CPU
3	TCNT_3	Start of up-count from value set in dead time register	Maskable by TRWER setting*
	TGRA_3	Set TCNT_3 upper limit value (1/2 carrier cycle + dead time)	Maskable by TRWER setting*
	TGRB_3	PWM output 1 compare register	Maskable by TRWER setting*
	TGRC_3	TGRA_3 buffer register	Always readable/writable
	TGRD_3	PWM output 1/TGRB_3 buffer register	Always readable/writable
4	TCNT_4	Up-count start, initialized to H'0000	Maskable by TRWER setting*
	TGRA_4	PWM output 2 compare register	Maskable by TRWER setting*
	TGRB_4	PWM output 3 compare register	Maskable by TRWER setting*
	TGRC_4	PWM output 2/TGRA_4 buffer register	Always readable/writable
	TGRD_4	PWM output 3/TGRB_4 buffer register	Always readable/writable
Timer dea (TDDR)	d time data register	Set TCNT_4 and TCNT_3 offset value (dead time value)	Maskable by TRWER setting*
Timer cycle data register (TCDR)		Set TCNT_4 upper limit value (1/2 carrier cycle)	Maskable by TRWER setting*
Timer cycle buffer register (TCBR)		TCDR buffer register	Always readable/writable
Subcounter (TCNTS)		Subcounter for dead time generation	Read-only
Temporary register 1 (TEMP1)		PWM output 1/TGRB_3 temporary register	Not readable/writable
Temporary register 2 (TEMP2)		PWM output 2/TGRA_4 temporary register	Not readable/writable
Temporary register 3 (TEMP3)		PWM output 3/TGRB_4 temporary register	Not readable/writable

Note: * Access can be enabled or disabled according to the setting of bit 0 (RWE) in TRWER (timer read/write enable register).




Figure 11.37 Block Diagram of Channels 3 and 4 in Complementary PWM Mode

(1) Example of Complementary PWM Mode Setting Procedure

An example of the complementary PWM mode setting procedure is shown in figure 11.38.




Figure 11.38 Example of Complementary PWM Mode Setting Procedure

(2) Outline of Complementary PWM Mode Operation

In complementary PWM mode, 6-phase PWM output is possible. Figure 11.39 illustrates counter operation in complementary PWM mode, and figure 11.40 shows an example of complementary PWM mode operation.

(a) Counter Operation

In complementary PWM mode, three counters—TCNT_3, TCNT_4, and TCNTS—perform up/down-count operations.

TCNT_3 is automatically initialized to the value set in TDDR when complementary PWM mode is selected and the CST bit in TSTR is 0.

When the CST bit is set to 1, TCNT_3 counts up to the value set in TGRA_3, then switches to down-counting when it matches TGRA_3. When the TCNT3 value matches TDDR, the counter switches to up-counting, and the operation is repeated in this way.

TCNT 4 is initialized to H'0000.

When the CST bit is set to 1, TCNT4 counts up in synchronization with TCNT_3, and switches to down-counting when it matches TCDR. On reaching H'0000, TCNT4 switches to up-counting, and the operation is repeated in this way.

TCNTS is a read-only counter. It need not be initialized.

When TCNT_3 matches TCDR during TCNT_3 and TCNT_4 up/down-counting, down-counting is started, and when TCNTS matches TCDR, the operation switches to up-counting. When TCNTS matches TGRA_3, it is cleared to H'0000.

When TCNT_4 matches TDDR during TCNT_3 and TCNT_4 down-counting, up-counting is started, and when TCNTS matches TDDR, the operation switches to down-counting. When TCNTS reaches H'0000, it is set with the value in TGRA_3.

TCNTS is compared with the compare register and temporary register in which the PWM duty is set during the count operation only.




Figure 11.39 Complementary PWM Mode Counter Operation

(b) Register Operation

In complementary PWM mode, nine registers are used, comprising compare registers, buffer registers, and temporary registers. Figure 11.40 shows an example of complementary PWM mode operation.

The registers which are constantly compared with the counters to perform PWM output are TGRB_3, TGRA_4, and TGRB_4. When these registers match the counter, the value set in bits OLSN and OLSP in the timer output control register (TOCR) is output.

The buffer registers for these compare registers are TGRD_3, TGRC_4, and TGRD_4.

Between a buffer register and compare register there is a temporary register. The temporary registers cannot be accessed by the CPU.

Data in a compare register is changed by writing the new data to the corresponding buffer register. The buffer registers can be read or written at any time.

The data written to a buffer register is constantly transferred to the temporary register in the Ta interval. Data is not transferred to the temporary register in the Tb interval. Data written to a buffer register in this interval is transferred to the temporary register at the end of the Tb interval.

The value transferred to a temporary register is transferred to the compare register when TCNTS for which the Tb interval ends matches TGRA_3 when counting up, or H'0000 when counting down. The timing for transfer from the temporary register to the compare register can be selected with bits MD3 to MD0 in the timer mode register (TMDR). Figure 11.40 shows an example in which the mode is selected in which the change is made in the trough.

In the Tb interval (tb1 in figure 11.40) in which data transfer to the temporary register is not performed, the temporary register has the same function as the compare register, and is compared with the counter. In this interval, therefore, there are two compare match registers for one-phase output, with the compare register containing the pre-change data, and the temporary register containing the new data. In this interval, the three counters—TCNT_3, TCNT_4, and TCNTS—and two registers—compare register and temporary register—are compared, and PWM output controlled accordingly.




Figure 11.40 Example of Complementary PWM Mode Operation

(c) Initialization

In complementary PWM mode, there are six registers that must be initialized. In addition, there is a register that specifies whether to generate dead time (it should be used only when dead time generation should be disabled).

Before setting complementary PWM mode with bits MD3 to MD0 in the timer mode register (TMDR), the following initial register values must be set.

TGRC_3 operates as the buffer register for TGRA_3, and should be set with 1/2 the PWM carrier cycle + dead time Td. The timer cycle buffer register (TCBR) operates as the buffer register for the timer cycle data register (TCDR), and should be set with 1/2 the PWM carrier cycle. Set dead time Td in the timer dead time data register (TDDR).

When dead time is not needed, the TDER bit in the timer dead time enable register (TDER) should be cleared to 0, TGRC_3 and TGRA_3 should be set to 1/2 the PWM carrier cycle + 1, and TDDR should be set to 1.

Set the respective initial PWM duty values in buffer registers TGRD_3, TGRC_4, and TGRD_4.

The values set in the five buffer registers excluding TDDR are transferred simultaneously to the corresponding compare registers when complementary PWM mode is set.

Set TCNT_4 to H'0000 before setting complementary PWM mode.

Table 11.56 Registers and Counters Requiring Initialization

Register/Counter	Set Value		
TGRC_3	1/2 PWM carrier cycle + dead time Td		
	(1/2 PWM carrier cycle + 1 when dead time generation is disabled by TDER)		
TDDR	Dead time Td (1 when dead time generation is disabled by TDER)		
TCBR	1/2 PWM carrier cycle		
TGRD_3, TGRC_4, TGRD_4	Initial PWM duty value for each phase		
TCNT_4	H'0000		

Note: The TGRC_3 set value must be the sum of 1/2 the PWM carrier cycle set in TCBR and dead time Td set in TDDR. When dead time generation is disabled by TDER, TGRC_3 must be set to 1/2 the PWM carrier cycle + 1.

(d) PWM Output Level Setting

In complementary PWM mode, the PWM pulse output level is set with bits OLSN and OLSP in timer output control register 1 (TOCR1) or bits OLS1P to OLS3P and OLS1N to OLS3N in timer output control register 2 (TOCR2).

The output level can be set for each of the three positive phases and three negative phases of 6-phase output.

Complementary PWM mode should be cleared before setting or changing output levels.

(e) Dead Time Setting

In complementary PWM mode, PWM pulses are output with a non-overlapping relationship between the positive and negative phases. This non-overlap time is called the dead time.

The non-overlap time is set in the timer dead time data register (TDDR). The value set in TDDR is used as the TCNT_3 counter start value, and creates non-overlap between TCNT_3 and TCNT_4. Complementary PWM mode should be cleared before changing the contents of TDDR.

(f) Dead Time Suppressing

Dead time generation is suppressed by clearing the TDER bit in the timer dead time enable register (TDER) to 0. TDER can be cleared to 0 only when 0 is written to it after reading TDER = 1.

TGRA_3 and TGRC_3 should be set to 1/2 PWM carrier cycle + 1 and the timer dead time data register (TDDR) should be set to 1.

By the above settings, PWM waveforms without dead time can be obtained. Figure 11.41 shows an example of operation without dead time.




Figure 11.41 Example of Operation without Dead Time

(g) PWM Cycle Setting

In complementary PWM mode, the PWM pulse cycle is set in two registers—TGRA_3, in which the TCNT_3 upper limit value is set, and TCDR, in which the TCNT_4 upper limit value is set. The settings should be made so as to achieve the following relationship between these two registers:

With dead time: TGRA_3 set value = TCDR set value + TDDR set value Without dead time: TGRA_3 set value = TCDR set value + 1

The TGRA_3 and TCDR settings are made by setting the values in buffer registers TGRC_3 and TCBR. The values set in TGRC_3 and TCBR are transferred simultaneously to TGRA_3 and TCDR in accordance with the transfer timing selected with bits MD3 to MD0 in the timer mode register (TMDR).

The updated PWM cycle is reflected from the next cycle when the data update is performed at the crest, and from the current cycle when performed in the trough. Figure 11.42 illustrates the operation when the PWM cycle is updated at the crest.

See the following section, Register Data Updating, for the method of updating the data in each buffer register.




Figure 11.42 Example of PWM Cycle Updating

(h) Register Data Updating

In complementary PWM mode, the buffer register is used to update the data in a compare register. The update data can be written to the buffer register at any time. There are five PWM duty and carrier cycle registers that have buffer registers and can be updated during operation.

There is a temporary register between each of these registers and its buffer register. When subcounter TCNTS is not counting, if buffer register data is updated, the temporary register value is also rewritten. Transfer is not performed from buffer registers to temporary registers when TCNTS is counting; in this case, the value written to a buffer register is transferred after TCNTS halts.

The temporary register value is transferred to the compare register at the data update timing set with bits MD3 to MD0 in the timer mode register (TMDR). Figure 11.43 shows an example of data updating in complementary PWM mode. This example shows the mode in which data updating is performed at both the counter crest and trough.

When rewriting buffer register data, a write to TGRD_4 must be performed at the end of the update. Data transfer from the buffer registers to the temporary registers is performed simultaneously for all five registers after the write to TGRD_4.

A write to TGRD_4 must be performed after writing data to the registers to be updated, even when not updating all five registers, or when updating the TGRD_4 data. In this case, the data written to TGRD_4 should be the same as the data prior to the write operation.




Figure 11.43 Example of Data Update in Complementary PWM Mode

(i) Initial Output in Complementary PWM Mode

In complementary PWM mode, the initial output is determined by the setting of bits OLSN and OLSP in timer output control register 1 (TOCR1) or bits OLS1N to OLS3N and OLS1P to OLS3P in timer output control register 2 (TOCR2).

This initial output is the PWM pulse non-active level, and is output from when complementary PWM mode is set with the timer mode register (TMDR) until TCNT_4 exceeds the value set in the dead time register (TDDR). Figure 11.44 shows an example of the initial output in complementary PWM mode.

An example of the waveform when the initial PWM duty value is smaller than the TDDR value is shown in figure 11.45.




Figure 11.44 Example of Initial Output in Complementary PWM Mode (1)




Figure 11.45 Example of Initial Output in Complementary PWM Mode (2)

(j) Complementary PWM Mode PWM Output Generation Method

In complementary PWM mode, 3-phase output is performed of PWM waveforms with a non-overlap time between the positive and negative phases. This non-overlap time is called the dead time.

A PWM waveform is generated by output of the output level selected in the timer output control register in the event of a compare-match between a counter and data register. While TCNTS is counting, data register and temporary register values are simultaneously compared to create consecutive PWM pulses from 0 to 100%. The relative timing of on and off compare-match occurrence may vary, but the compare-match that turns off each phase takes precedence to secure the dead time and ensure that the positive phase and negative phase on times do not overlap. Figures 11.46 to 11.48 show examples of waveform generation in complementary PWM mode.

The positive phase/negative phase off timing is generated by a compare-match with the solid-line counter, and the on timing by a compare-match with the dotted-line counter operating with a delay of the dead time behind the solid-line counter. In the T1 period, compare-match **a** that turns off the negative phase has the highest priority, and compare-matches occurring prior to **a** are ignored. In the T2 period, compare-match **c** that turns off the positive phase has the highest priority, and compare-matches occurring prior to **c** are ignored.

In normal cases, compare-matches occur in the order $\mathbf{a} \to \mathbf{b} \to \mathbf{c} \to \mathbf{d}$ (or $\mathbf{c} \to \mathbf{d} \to \mathbf{a'} \to \mathbf{b'}$), as shown in figure 11.46.

If compare-matches deviate from the $\mathbf{a} \to \mathbf{b} \to \mathbf{c} \to \mathbf{d}$ order, since the time for which the negative phase is off is less than twice the dead time, the figure shows the positive phase is not being turned on. If compare-matches deviate from the $\mathbf{c} \to \mathbf{d} \to \mathbf{a'} \to \mathbf{b'}$ order, since the time for which the positive phase is off is less than twice the dead time, the figure shows the negative phase is not being turned on.

If compare-match \mathbf{c} occurs first following compare-match \mathbf{a} , as shown in figure 11.47, compare-match \mathbf{b} is ignored, and the negative phase is turned off by compare-match \mathbf{d} . This is because turning off of the positive phase has priority due to the occurrence of compare-match \mathbf{c} (positive phase off timing) before compare-match \mathbf{b} (positive phase on timing) (consequently, the waveform does not change since the positive phase goes from off to off).

Similarly, in the example in figure 11.48, compare-match \mathbf{a}' with the new data in the temporary register occurs before compare-match \mathbf{c} , but other compare-matches occurring up to \mathbf{c} , which turns off the positive phase, are ignored. As a result, the negative phase is not turned on.

Thus, in complementary PWM mode, compare-matches at turn-off timings take precedence, and turn-on timing compare-matches that occur before a turn-off timing compare-match are ignored.




Figure 11.46 Example of Complementary PWM Mode Waveform Output (1)




Figure 11.47 Example of Complementary PWM Mode Waveform Output (2)




Figure 11.48 Example of Complementary PWM Mode Waveform Output (3)

(k) Complementary PWM Mode 0% and 100% Duty Output

In complementary PWM mode, 0% and 100% duty cycles can be output as required. Figures 11.49 to 11.53 show output examples.

100% duty output is performed when the data register value is set to H'0000. The waveform in this case has a positive phase with a 100% on-state. 0% duty output is performed when the data register value is set to the same value as TGRA_3. The waveform in this case has a positive phase with a 100% off-state.

On and off compare-matches occur simultaneously, but if a turn-on compare-match and turn-off compare-match for the same phase occur simultaneously, both compare-matches are ignored and the waveform does not change.




Figure 11.49 Example of Complementary PWM Mode 0% and 100% Waveform Output (1)




Figure 11.50 Example of Complementary PWM Mode 0% and 100% Waveform Output (2)




Figure 11.51 Example of Complementary PWM Mode 0% and 100% Waveform Output (3)




Figure 11.52 Example of Complementary PWM Mode 0% and 100% Waveform Output (4)




Figure 11.53 Example of Complementary PWM Mode 0% and 100% Waveform Output (5)

(I) Toggle Output Synchronized with PWM Cycle

In complementary PWM mode, toggle output can be performed in synchronization with the PWM carrier cycle by setting the PSYE bit to 1 in the timer output control register (TOCR). An example of a toggle output waveform is shown in figure 11.54.

This output is toggled by a compare-match between TCNT_3 and TGRA_3 and a compare-match between TCNT4 and H'0000.

The output pin for this toggle output is the TIOC3A pin. The initial output is 1.




Figure 11.54 Example of Toggle Output Waveform Synchronized with PWM Output

(m) Counter Clearing by Another Channel

In complementary PWM mode, by setting a mode for synchronization with another channel by means of the timer synchronous register (TSYR), and selecting synchronous clearing with bits CCLR2 to CCLR0 in the timer control register (TCR), it is possible to have TCNT_3, TCNT_4, and TCNTS cleared by another channel.

Figure 11.55 illustrates the operation.

Use of this function enables counter clearing and restarting to be performed by means of an external signal.




Figure 11.55 Counter Clearing Synchronized with Another Channel

(n) Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

Setting the WRE bit in TWCR to 1 suppresses initial output when synchronous counter clearing occurs in the Tb interval at the trough in complementary PWM mode and controls abrupt change in duty cycle at synchronous counter clearing.

Initial output suppression is applicable only when synchronous clearing occurs in the Tb interval at the trough as indicated by (10) or (11) in figure 11.56. When synchronous clearing occurs outside that interval, the initial value specified by the OLS bits in TOCR is output. Even in the Tb interval at the trough, if synchronous clearing occurs in the initial value output period (indicated by (1) in figure 11.56) immediately after the counters start operation, initial value output is not suppressed.

This function can be used in both the MTU2 and MTU2S. In the MTU2, synchronous clearing generated in channels 0 to 2 in the MTU2 can cause counter clearing in complementary PWM mode; in the MTU2S, compare match or input capture flag setting in channels 0 to 2 in the MTU2 can cause counter clearing.




Figure 11.56 Timing for Synchronous Counter Clearing

 Example of Procedure for Setting Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

An example of the procedure for setting output waveform control at synchronous counter clearing in complementary PWM mode is shown in figure 11.57.




Figure 11.57 Example of Procedure for Setting Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

 Examples of Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

Figures 11.58 to 11.61 show examples of output waveform control in which the MTU2 operates in complementary PWM mode and synchronous counter clearing is generated while the WRE bit in TWCR is set to 1. In the examples shown in figures 11.58 to 11.61, synchronous counter clearing occurs at timing (3), (6), (8), and (11) shown in figure 11.56, respectively.

In the MTU2S, these examples are equivalent to the cases when the MTU2S operates in complementary PWM mode and synchronous counter clearing is generated while the SCC bit is cleared to 0 and the WRE bit is set to 1 in TWCR.




Figure 11.58 Example of Synchronous Clearing in Dead Time during Up-Counting (Timing (3) in Figure 11.56; Bit WRE of TWCR in MTU2 is 1)




Figure 11.59 Example of Synchronous Clearing in Interval Tb at Crest (Timing (6) in Figure 11.56; Bit WRE of TWCR in MTU2 is 1)




Figure 11.60 Example of Synchronous Clearing in Dead Time during Down-Counting (Timing (8) in Figure 11.56; Bit WRE of TWCR is 1)




Figure 11.61 Example of Synchronous Clearing in Interval Tb at Trough (Timing (11) in Figure 11.56; Bit WRE of TWCR is 1)

(o) Suppressing MTU2-MTU2S Synchronous Counter Clearing

In the MTU2S, setting the SCC bit in TWCR to 1 suppresses synchronous counter clearing caused by the MTU2.

Synchronous counter clearing is suppressed only within the interval shown in figure 11.62. When using this function, the MTU2S should be set to complementary PWM mode.

For details of synchronous clearing caused by the MTU2, refer to the description about MTU2S counter clearing caused by MTU2 flag setting source (MTU2-MTU2S synchronous counter clearing) in section 11.4.10, MTU2-MTU2S Synchronous Operation.




Figure 11.62 MTU2-MTU2S Synchronous Clearing-Suppressed Interval Specified by SCC Bit in TWCR

Page 593 of 1778

Example of Procedure for Suppressing MTU2-MTU2S Synchronous Counter Clearing
An example of the procedure for suppressing MTU2-MTU2S synchronous counter clearing is
shown in figure 11.63.




Figure 11.63 Example of Procedure for Suppressing MTU2-MTU2S Synchronous Counter Clearing

• Examples of Suppression of MTU2-MTU2S Synchronous Counter Clearing Figures 11.64 to 11.67 show examples of operation in which the MTU2S operates in complementary PWM mode and MTU2-MTU2S synchronous counter clearing is suppressed by setting the SCC bit in TWCR in the MTU2S to 1. In the examples shown in figures 11.64 to 11.67, synchronous counter clearing occurs at timing (3), (6), (8), and (11) shown in figure 11.56, respectively.

In these examples, the WRE bit in TWCR of the MTU2S is set to 1.




Figure 11.64 Example of Synchronous Clearing in Dead Time during Up-Counting (Timing (3) in Figure 11.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU2S)




Figure 11.65 Example of Synchronous Clearing in Interval Tb at Crest (Timing (6) in Figure 11.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU2S)




Figure 11.66 Example of Synchronous Clearing in Dead Time during Down-Counting (Timing (8) in Figure 11.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU2S)




Figure 11.67 Example of Synchronous Clearing in Interval Tb at Trough (Timing (11) in Figure 11.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU2S)

(p) Counter Clearing by TGRA_3 Compare Match

In complementary PWM mode, by setting the CCE bit in the timer waveform control register (TWCR), it is possible to have TCNT_3, TCNT_4, and TCNTS cleared by TGRA_3 compare match.

Figure 11.68 illustrates an operation example.

Notes: 1. Use this function only in complementary PWM mode 1 (transfer at crest)

- 2. Do not specify synchronous clearing by another channel (do not set the SYNC0 to SYNC4 bits in the timer synchronous register (TSYR) to 1 or the CE0A, CE0B, CE0C, CE0D, CE1A, CE1B, CE1C, and CE1D bits in the timer synchronous clear register S (TSYCRS) to 1).
- 3. Do not set the PWM duty value to H'0000.
- 4. Do not set the PSYE bit in timer output control register 1 (TOCR1) to 1.




Figure 11.68 Example of Counter Clearing Operation by TGRA_3 Compare Match

(q) Example of AC Synchronous Motor (Brushless DC Motor) Drive Waveform Output

In complementary PWM mode, a brushless DC motor can easily be controlled using the timer gate control register (TGCR). Figures 11.69 to 11.72 show examples of brushless DC motor drive waveforms created using TGCR.

When output phase switching for a 3-phase brushless DC motor is performed by means of external signals detected with a Hall element, etc., clear the FB bit in TGCR to 0. In this case, the external signals indicating the polarity position are input to channel 0 timer input pins TIOC0A, TIOC0B, and TIOC0C (set with PFC). When an edge is detected at pin TIOC0A, TIOC0B, or TIOC0C, the output on/off state is switched automatically.

When the FB bit is 1, the output on/off state is switched when the UF, VF, or WF bit in TGCR is cleared to 0 or set to 1.

The drive waveforms are output from the complementary PWM mode 6-phase output pins. With this 6-phase output, in the case of on output, it is possible to use complementary PWM mode output and perform chopping output by setting the N bit or P bit to 1. When the N bit or P bit is 0, level output is selected.

The 6-phase output active level (on output level) can be set with the OLSN and OLSP bits in the timer output control register (TOCR) regardless of the setting of the N and P bits.




Figure 11.69 Example of Output Phase Switching by External Input (1)




Figure 11.70 Example of Output Phase Switching by External Input (2)




Figure 11.71 Example of Output Phase Switching by Means of UF, VF, WF Bit Settings (1)




Figure 11.72 Example of Output Phase Switching by Means of UF, VF, WF Bit Settings (2)

(r) A/D Converter Start Request Setting

In complementary PWM mode, an A/D converter start request can be issued using a TGRA_3 compare-match, TCNT_4 underflow (trough), or compare-match on a channel other than channels 3 and 4.

When start requests using a TGRA_3 compare-match are specified, A/D conversion can be started at the crest of the TCNT 3 count.

A/D converter start requests can be set by setting the TTGE bit to 1 in the timer interrupt enable register (TIER). To issue an A/D converter start request at a TCNT_4 underflow (trough), set the TTGE2 bit in TIER_4 to 1.

(3) Interrupt Skipping in Complementary PWM Mode

Interrupts TGIA_3 (at the crest) and TCIV_4 (at the trough) in channels 3 and 4 can be skipped up to seven times by making settings in the timer interrupt skipping set register (TITCR).

Transfers from a buffer register to a temporary register or a compare register can be skipped in coordination with interrupt skipping by making settings in the timer buffer transfer register (TBTER). For the linkage with buffer registers, refer to description (c), Buffer Transfer Control Linked with Interrupt Skipping, below.

A/D converter start requests generated by the A/D converter start request delaying function can also be skipped in coordination with interrupt skipping by making settings in the timer A/D converter request control register (TADCR). For the linkage with the A/D converter start request delaying function, refer to section 11.4.9, A/D Converter Start Request Delaying Function.

The setting of the timer interrupt skipping setting register (TITCR) must be done while the TGIA_3 and TCIV_4 interrupt requests are disabled by the settings of TIER_3 and TIER_4 along with under the conditions in which TGFA_3 and TCFV_4 flag settings by compare match never occur. Before changing the skipping count, be sure to clear the T3AEN and T4VEN bits to 0 to clear the skipping counter.

(a) Example of Interrupt Skipping Operation Setting Procedure

Figure 11.73 shows an example of the interrupt skipping operation setting procedure. Figure 11.74 shows the periods during which interrupt skipping count can be changed.




Figure 11.73 Example of Interrupt Skipping Operation Setting Procedure




Figure 11.74 Periods during which Interrupt Skipping Count can be Changed

(b) Example of Interrupt Skipping Operation

Figure 11.75 shows an example of TGIA_3 interrupt skipping in which the interrupt skipping count is set to three by the 3ACOR bit and the T3AEN bit is set to 1 in the timer interrupt skipping set register (TITCR).




Figure 11.75 Example of Interrupt Skipping Operation

(c) Buffer Transfer Control Linked with Interrupt Skipping

In complementary PWM mode, whether to transfer data from a buffer register to a temporary register and whether to link the transfer with interrupt skipping can be specified with the BTE1 and BTE0 bits in the timer buffer transfer set register (TBTER).

Figure 11.76 shows an example of operation when buffer transfer is suppressed (BTE1 = 0 and BTE0 = 1). While this setting is valid, data is not transferred from the buffer register to the temporary register.

Figure 11.77 shows an example of operation when buffer transfer is linked with interrupt skipping (BTE1 = 1 and BET0 = 0). While this setting is valid, data is not transferred from the buffer register outside the buffer transfer-enabled period. Depending on the timing of interrupt generation and writing to the buffer register, the timing of transfer from the buffer register to the temporary register and from the temporary register to the general register is one of two types.

Note that the buffer transfer-enabled period depends on the T3AEN and T4VEN bit settings in the timer interrupt skipping set register (TITCR). Figure 11.78 shows the relationship between the T3AEN and T4VEN bit settings in TITCR and buffer transfer-enabled period.

Note: This function must always be used in combination with interrupt skipping. When interrupt skipping is disabled (the T3AEN and T4VEN bits in the timer interrupt skipping set register (TITCR) are cleared to 0 or the skipping count set bits (3ACOR and 4VCOR) in TITCR are cleared to 0), make sure that buffer transfer is not linked with interrupt skipping (clear the BTE1 bit in the timer buffer transfer set register (TBTER) to 0). If buffer transfer is linked with interrupt skipping while interrupt skipping is disabled, buffer transfer is never performed.




Figure 11.76 Example of Operation when Buffer Transfer is Suppressed (BTE1 = 0 and BTE0 = 1)




Figure 11.77 Example of Operation when Buffer Transfer is Linked with Interrupt Skipping (BTE1 = 1 and BTE0 = 0)




Figure 11.78 Relationship between Bits T3AEN and T4VEN in TITCR and Buffer Transfer-Enabled Period

(4) Complementary PWM Mode Output Protection Function

Complementary PWM mode output has the following protection functions.

(a) Register and Counter Miswrite Prevention Function

With the exception of the buffer registers, which can be rewritten at any time, access by the CPU can be enabled or disabled for the mode registers, control registers, compare registers, and counters used in complementary PWM mode by means of the RWE bit in the timer read/write enable register (TRWER). The applicable registers are some (21 in total) of the registers in channels 3 and 4 shown in the following:

• TCR_3 and TCR_4, TMDR_3 and TMDR_4, TIORH_3 and TIORH_4, TIORL_3 and TIORL_4, TIER_3 and TIER_4, TCNT_3 and TCNT_4, TGRA_3 and TGRA_4, TGRB_3 and TGRB_4, TOER, TOCR, TGCR, TCDR, and TDDR.

This function enables miswriting due to CPU runaway to be prevented by disabling CPU access to the mode registers, control registers, and counters. When the applicable registers are read in the access-disabled state, undefined values are returned. Writing to these registers is ignored.

(b) Halting of PWM Output by External Signal

The 6-phase PWM output pins can be set automatically to the high-impedance state by inputting specified external signals. There are four external signal input pins.

See section 13, Port Output Enable 2 (POE2), for details.

(c) Halting of PWM Output by Oscillation Stop

The 6-phase PWM output pins can detect the clock stop and set the output pin automatically to the high-impedance state. However, the pin state is not guaranteed when the clock starts oscillation again.

See section 4.7, Oscillation Stop Detection, for details.


11.4.9 A/D Converter Start Request Delaying Function

A/D converter start requests can be issued in channel 4 by making settings in the timer A/D converter start request control register (TADCR), timer A/D converter start request cycle set registers (TADCORA_4 and TADCORB_4), and timer A/D converter start request cycle set buffer registers (TADCOBRA_4 and TADCOBRB_4).

The A/D converter start request delaying function compares TCNT_4 with TADCORA_4 or TADCORB_4, and when their values match, the function issues a respective A/D converter start request (TRG4AN or TRG4BN).

A/D converter start requests (TRG4AN and TRG4BN) can be skipped in coordination with interrupt skipping by making settings in the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in TADCR.

• Example of Procedure for Specifying A/D Converter Start Request Delaying Function Figure 11.79 shows an example of procedure for specifying the A/D converter start request delaying function.



- [1] Set the cycle in the timer A/D converter start request cycle buffer register (TADCOBRA_4 or TADCOBRB_4) and timer A/D converter start request cycle register (TADCORA_4 or TADCORB_4). (The same initial value must be specified in the cycle buffer register and cycle register.)
- [2] Use bits BF1 and BF2 in the timer A/D converter start request control register (TADCR) to specify the timing of transfer from the timer A/D converter start request cycle buffer register to A/D converter start request cycle register.
 - Specify whether to link with interrupt skipping through bits ITA3AE, ITA4VE, ITB3AE, and ITB4VE.
 - Use bits TU4AE, DT4AE, UT4BE, and DT4BE to enable A/D conversion start requests (TRG4AN or TRG4BN).

Notes: 1. Perform TADCR setting while TCNT_4 is stopped.

- Do not set BF1 to 1 when complementary PWM mode is not selected.
- 3. Do not set ITA3AE, ITA4VE, ITB3AE, ITB4VE, DT4AE, or DT4BE to 1 when complementary PWM mode is not selected.

Figure 11.79 Example of Procedure for Specifying A/D Converter Start Request Delaying Function

Basic Operation Example of A/D Converter Start Request Delaying Function
 Figure 11.80 shows a basic example of A/D converter request signal (TRG4AN) operation
 when the trough of TCNT_4 is specified for the buffer transfer timing and an A/D converter
 start request signal is output during TCNT_4 down-counting.




Figure 11.80 Basic Example of A/D Converter Start Request Signal (TRG4AN) Operation

Buffer Transfer

The data in the timer A/D converter start request cycle set registers (TADCORA_4 and TADCORB_4) is updated by writing data to the timer A/D converter start request cycle set buffer registers (TADCOBRA_4 and TADCOBRB_4). Data is transferred from the buffer registers to the respective cycle set registers at the timing selected with the BF1 and BF0 bits in the timer A/D converter start request control register (TADCR_4).

A/D Converter Start Request Delaying Function Linked with Interrupt Skipping
 A/D converter start requests (TRG4AN and TRG4BN) can be issued in coordination with
 interrupt skipping by making settings in the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in
 the timer A/D converter start request control register (TADCR).

Figure 11.81 shows an example of A/D converter start request signal (TRG4AN) operation when TRG4AN output is enabled during TCNT_4 up-counting and down-counting and A/D converter start requests are linked with interrupt skipping.

Figure 11.82 shows another example of A/D converter start request signal (TRG4AN) operation when TRG4AN output is enabled during TCNT_4 up-counting and A/D converter start requests are linked with interrupt skipping.

Note: This function must be used in combination with interrupt skipping.

When interrupt skipping is disabled (the T3AEN and T4VEN bits in the timer interrupt skipping set register (TITCR) are cleared to 0 or the skipping count set bits (3ACOR and 4VCOR) in TITCR are cleared to 0), make sure that A/D converter start requests are not linked with interrupt skipping (clear the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in the timer A/D converter start request control register (TADCR) to 0).




Figure 11.81 Example of A/D Converter Start Request Signal (TRG4AN) Operation Linked with Interrupt Skipping




Figure 11.82 Example of A/D Converter Start Request Signal (TRG4AN) Operation Linked with Interrupt Skipping

Page 613 of 1778

11.4.10 MTU2-MTU2S Synchronous Operation

(1) MTU2-MTU2S Synchronous Counter Start

The counters in the MTU2 and MTU2S which operate at different clock systems can be started synchronously by making the TCSYSTR settings in the MTU2.

(a) Example of MTU2-MTU2S Synchronous Counter Start Setting Procedure

Figure 11.83 shows an example of synchronous counter start setting procedure.




Figure 11.83 Example of Synchronous Counter Start Setting Procedure

Page 614 of 1778

(b) Examples of Synchronous Counter Start Operation

Figures 11.84 (1) to (4) show examples of synchronous counter start operation when the clock frequency ratios between the MTU2 and MTU2S are 1:1, 1:2, 1:3, and 1:4, respectively. In these examples, the count clock is set to $P\phi/1$.




Figure 11.84 (1) Example of Synchronous Counter Start Operation (MTU2-to-MTU2S Clock Frequency Ratio = 1:1)




Figure 11.84 (2) Example of Synchronous Counter Start Operation (MTU2-to-MTU2S Clock Frequency Ratio = 1:2)




Figure 11.84 (3) Example of Synchronous Counter Start Operation (MTU2-to-MTU2S Clock Frequency Ratio = 1:3)




Figure 11.84 (4) Example of Synchronous Counter Start Operation (MTU2-to-MTU2S Clock Frequency Ratio = 1:4)

Page 617 of 1778

(2) MTU2S Counter Clearing Caused by MTU2 Flag Setting Source (MTU2-MTU2S Synchronous Counter Clearing)

The MTU2S counters can be cleared by sources for setting the flags in TSR_0 to TSR_2 in the MTU2 through the TSYCRS settings in the MTU2S.

(a) Example of Procedure for Specifying MTU2S Counter Clearing by MTU2 Flag Setting Source

Figure 11.85 shows an example of procedure for specifying MTU2S counter clearing by MTU2 flag setting source.




Figure 11.85 Example of Procedure for Specifying MTU2S Counter Clearing by MTU2 Flag Setting Source

(b) Examples of MTU2S Counter Clearing Caused by MTU2 Flag Setting Source

Figures 11.86 (1) and 11.86 (2) show examples of MTS2S counter clearing caused by MTU2 flag setting source.




Figure 11.86 (1) Example of MTU2S Counter Clearing Caused by MTU2 Flag Setting Source (1)




Figure 11.86 (2) Example of MTU2S Counter Clearing Caused by MTU2 Flag Setting Source (2)

External Pulse Width Measurement

The pulse widths of up to three external input lines can be measured in channel 5.

Example of External Pulse Width Measurement Setting Procedure (1)




Figure 11.87 Example of External Pulse Width Measurement Setting Procedure

(2) Example of External Pulse Width Measurement




Figure 11.88 Example of External Pulse Width Measurement (Measuring High Pulse Width)

11.4.12 Dead Time Compensation

By measuring the delay of the output waveform and reflecting it to duty, the external pulse width measurement function can be used as the dead time compensation function while the complementary PWM is in operation.




Figure 11.89 Delay in Dead Time in Complementary PWM Operation

Page 621 of 1778

(1) Example of Dead Time Compensation Setting Procedure

Figure 11.90 shows an example of dead time compensation setting procedure by using three counters in channel 5.




Figure 11.90 Example of Dead Time Compensation Setting Procedure




Figure 11.91 Example of Motor Control Circuit Configuration

11.4.13 TCNT Capture at Crest and/or Trough in Complementary PWM Operation

The TCNT value is captured in TGR at either the crest or trough or at both the crest and trough during complementary PWM operation. The timing for capturing in TGR can be selected by TIOR.

Figure 11.92 shows an example in which TCNT is used as a free-running counter without being cleared, and the TCNT value is captured in TGR at the specified timing (either crest or trough, or both crest and trough).




Figure 11.92 TCNT Capturing at Crest and/or Trough in Complementary PWM Operation

11.5 Interrupt Sources

11.5.1 Interrupt Sources and Priorities

There are three kinds of MTU2 interrupt source; TGR input capture/compare match, TCNT overflow, and TCNT underflow. Each interrupt source has its own status flag and enable/disabled bit, allowing the generation of interrupt request signals to be enabled or disabled individually.

When an interrupt request is generated, the corresponding status flag in TSR is set to 1. If the corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is requested. The interrupt request is cleared by clearing the status flag to 0.

Relative channel priorities can be changed by the interrupt controller, however the priority order within a channel is fixed. For details, see section 6, Interrupt Controller (INTC).

Table 11.57 lists the MTU2 interrupt sources.

Table 11.57 MTU2 Interrupts

Channel	Name	Interrupt Source	Interrupt Flag	DMAC Activation	Priority
0	TGIA_0	TGRA_0 input capture/compare match	TGFA_0	Possible	High
	TGIB_0	TGRB_0 input capture/compare match	TGFB_0	Not possible	-
	TGIC_0	TGRC_0 input capture/compare match	TGFC_0	Not possible	_
	TGID_0	TGRD_0 input capture/compare match	TGFD_0	Not possible	_
	TCIV_0	TCNT_0 overflow	TCFV_0	Not possible	_
	TGIE_0	TGRE_0 compare match	TGFE_0	Not possible	_
	TGIF_0	TGRF_0 compare match	TGFF_0	Not possible	_
1	TGIA_1	TGRA_1 input capture/compare match	TGFA_1	Possible	_
	TGIB_1	TGRB_1 input capture/compare match	TGFB_1	Not possible	_
	TCIV_1	TCNT_1 overflow	TCFV_1	Not possible	_
	TCIU_1	TCNT_1 underflow	TCFU_1	Not possible	_
2	TGIA_2	TGRA_2 input capture/compare match	TGFA_2	Possible	_
	TGIB_2	TGRB_2 input capture/compare match	TGFB_2	Not possible	_
	TCIV_2	TCNT_2 overflow	TCFV_2	Not possible	_
	TCIU_2	TCNT_2 underflow	TCFU_2	Not possible	_
3	TGIA_3	TGRA_3 input capture/compare match	TGFA_3	Possible	_
	TGIB_3	TGRB_3 input capture/compare match	TGFB_3	Not possible	_
	TGIC_3	TGRC_3 input capture/compare match	TGFC_3	Not possible	_
	TGID_3	TGRD_3 input capture/compare match	TGFD_3	Not possible	_
	TCIV_3	TCNT_3 overflow	TCFV_3	Not possible	_
4	TGIA_4	TGRA_4 input capture/compare match	TGFA_4	Possible	_
	TGIB_4	TGRB_4 input capture/compare match	TGFB_4	Not possible	_
	TGIC_4	TGRC_4 input capture/compare match	TGFC_4	Not possible	_
	TGID_4	TGRD_4 input capture/compare match	TGFD_4	Not possible	_
	TCIV_4	TCNT_4 overflow/underflow	TCFV_4	Not possible	_
5	TGIU_5	TGRU_5 input capture/compare match	TGFU_5	Not possible	_
	TGIV_5	TGRV_5 input capture/compare match	TGFV_5	Not possible	_
	TGIW_5	TGRW_5 input capture/compare match	TGFW_5	Not possible	Low

Note: This table shows the initial state immediately after a reset. The relative channel priorities can be changed by the interrupt controller.

(1) Input Capture/Compare Match Interrupt

An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is set to 1 by the occurrence of a TGR input capture/compare match on a particular channel. The interrupt request is cleared by clearing the TGF flag to 0. The MTU2 has 21 input capture/compare match interrupts, six for channel 0, four each for channels 3 and 4, two each for channels 1 and 2, and three for channel 5. The TGFE_0 and TGFF_0 flags in channel 0 are not set by the occurrence of an input capture.

(2) Overflow Interrupt

An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSR is set to 1 by the occurrence of TCNT overflow on a channel. The interrupt request is cleared by clearing the TCFV flag to 0. The MTU2 has five overflow interrupts, one for each channel.

(3) Underflow Interrupt

An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on a channel. The interrupt request is cleared by clearing the TCFU flag to 0. The MTU2 has two underflow interrupts, one each for channels 1 and 2.

11.5.2 DMAC and DTC Activation

(1) DTC Activation

The DTC can be activated by the TGR input capture/compare match interrupt in each channel and the overflow interrupt of channel 4. For details, see section 8, Data Transfer Controller (DTC).

In the MTU2, a total of twenty input capture/compare match interrupts and overflow interrupts can be used as DTC activation sources, four each for channels 0 and 3, two each for channels 1 and 2, five for channel 4 and three for channel 5.

(2) DMAC Activation

The DMAC can be activated by the TGRA input capture/compare match interrupt in each channel. For details, see section 10, Direct Memory Access Controller (DMAC).

In the MTU2, a total of five TGRA input capture/compare match interrupts can be used as DMAC activation sources, one each for channels 0 to 4.

When the DMAC is activation by MTU2, the activation sources are cleared when the DMAC requests the internal bus mastership. Accordingly, depending on the internal bus state, a wait state

of the DMAC transfer may be generated even if the activation sources are cleared. Also, when transferring DMAC burst by MTU2, the setting of bus function extension register (BSCEHR) is required. See section 9.4.8, Bus Function Extending Register (BSCEHR), for details.

11.5.3 A/D Converter Activation

The A/D converter can be activated by one of the following three methods in the MTU2. Table 11.58 shows the relationship between interrupt sources and A/D converter start request signals.

(1) A/D Converter Activation by TGRA Input Capture/Compare Match or at TCNT_4 Trough in Complementary PWM Mode

The A/D converter can be activated by the occurrence of a TGRA input capture/compare match in each channel. In addition, if complementary PWM operation is performed while the TTGE2 bit in TIER_4 is set to 1, the A/D converter can be activated at the trough of TCNT_4 count (TCNT_4 = H'0000).

A/D converter start request signal TRGAN is issued to the A/D converter under either one of the following conditions.

- When the TGFA flag in TSR is set to 1 by the occurrence of a TGRA input capture/compare match on a particular channel while the TTGE bit in TIER is set to 1
- When the TCNT_4 count reaches the trough (TCNT_4 = H'0000) during complementary PWM operation while the TTGE2 bit in TIER_4 is set to 1

When either condition is satisfied, if A/D converter start signal TRGAN from the MTU2 is selected as the trigger in the A/D converter, A/D conversion will start.

(2) A/D Converter Activation by Compare Match between TCNT_0 and TGRE_0

The A/D converter can be activated by generating A/D converter start request signal TRG0N when a compare match occurs between TCNT 0 and TGRE 0 in channel 0.

When the TGFE flag in TSR2_0 is set to 1 by the occurrence of a compare match between TCNT_0 and TGRE_0 in channel 0 while the TTGE2 bit in TIER2_0 is set to 1, A/D converter start request TGR0N is issued to the A/D converter. If A/D converter start signal TGR0N from the MTU2 is selected as the trigger in the A/D converter, A/D conversion will start.

Page 628 of 1778

(3) A/D Converter Activation by A/D Converter Start Request Delaying Function

The A/D converter can be activated by generating A/D converter start request signal TRG4AN or TRG4BN when the TCNT_4 count matches the TADCORA or TADCORB value if the UT4AE, DT4AE, UT4BE, or DT4BE bit in the A/D converter start request control register (TADCR) is set to 1. For details, refer to section 11.4.9, A/D Converter Start Request Delaying Function.

A/D conversion will start if A/D converter start signal TRG4AN from the MTU2 is selected as the trigger in the A/D converter when TRG4AN is generated or if TRG4BN from the MTU2 is selected as the trigger in the A/D converter when TRG4BN is generated.

Table 11.58 Interrupt Sources and A/D Converter Start Request Signals

Target Registers	Interrupt Source	A/D Converter Start Request Signal
TGRA_0 and TCNT_0	Input capture/compare match	TRGAN
TGRA_1 and TCNT_1	_	
TGRA_2 and TCNT_2	_	
TGRA_3 and TCNT_3	_	
TGRA_4 and TCNT_4	_	
TCNT_4	TCNT_4 Trough in complementary PWM mode	_
TGRE_0 and TCNT_0	Compare match	TRG0N
TADCORA and TCNT_4	_	TRG4AN
TADCORB and TCNT_4	_	TRG4BN

Operation Timing 11.6

11.6.1 **Input/Output Timing**

TCNT Count Timing (1)

Figures 11.93 and 94 show TCNT count timing in internal clock operation, and figure 11.95 shows TCNT count timing in external clock operation (normal mode), and figure 11.96 shows TCNT count timing in external clock operation (phase counting mode).




Figure 11.93 Count Timing in Internal Clock Operation (Channels 0 to 4)




Figure 11.94 Count Timing in Internal Clock Operation (Channel 5)




Figure 11.95 Count Timing in External Clock Operation (Channels 0 to 4)




Figure 11.96 Count Timing in External Clock Operation (Phase Counting Mode)

(2) Output Compare Output Timing

A compare match signal is generated in the final state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin (TIOC pin). After a match between TCNT and TGR, the compare match signal is not generated until the TCNT input clock is generated.

Figure 11.97 shows output compare output timing (normal mode and PWM mode) and figure 11.98 shows output compare output timing (complementary PWM mode and reset synchronous PWM mode).




Figure 11.97 Output Compare Output Timing (Normal Mode/PWM Mode)




Figure 11.98 Output Compare Output Timing (Complementary PWM Mode/Reset Synchronous PWM Mode)

(3) Input Capture Signal Timing

Figure 11.99 shows input capture signal timing.




Figure 11.99 Input Capture Input Signal Timing

(4) Timing for Counter Clearing by Compare Match/Input Capture

Figures 11.100 and 101 show the timing when counter clearing on compare match is specified, and figure 11.102 shows the timing when counter clearing on input capture is specified.




Figure 11.100 Counter Clear Timing (Compare Match) (Channels 0 to 4)




Figure 11.101 Counter Clear Timing (Compare Match) (Channel 5)

Page 633 of 1778




Figure 11.102 Counter Clear Timing (Input Capture) (Channels 0 to 5)

(5) Buffer Operation Timing

Figures 11.103 to 11.105 show the timing in buffer operation.




Figure 11.103 Buffer Operation Timing (Compare Match)




Figure 11.104 Buffer Operation Timing (Input Capture)




Figure 11.105 Buffer Transfer Timing (when TCNT Cleared)

Page 635 of 1778

(6) Buffer Transfer Timing (Complementary PWM Mode)

Figures 11.106 to 11.108 show the buffer transfer timing in complementary PWM mode.




Figure 11.106 Transfer Timing from Buffer Register to Temporary Register (TCNTS Stop)




Figure 11.107 Transfer Timing from Buffer Register to Temporary Register (TCNTS Operating)




Figure 11.108 Transfer Timing from Temporary Register to Compare Register

11.6.2 Interrupt Signal Timing

(1) TGF Flag Setting Timing in Case of Compare Match

Figures 11.109 and 110 show the timing for setting of the TGF flag in TSR on compare match, and TGI interrupt request signal timing.




Figure 11.109 TGI Interrupt Timing (Compare Match)




Figure 11.110 TGI Interrupt Timing (Compare Match) (Channel 5)

(2) TGF Flag Setting Timing in Case of Input Capture

Figures 11.111 and 112 show the timing for setting of the TGF flag in TSR on input capture, and TGI interrupt request signal timing.




Figure 11.111 TGI Interrupt Timing (Input Capture) (Channels 0 to 4)




Figure 11.112 TGI Interrupt Timing (Input Capture) (Channel 5)

(3) TCFV Flag/TCFU Flag Setting Timing

Figure 11.113 shows the timing for setting of the TCFV flag in TSR on overflow, and TCIV interrupt request signal timing.

Figure 11.114 shows the timing for setting of the TCFU flag in TSR on underflow, and TCIU interrupt request signal timing.




Figure 11.113 TCIV Interrupt Setting Timing




Figure 11.114 TCIU Interrupt Setting Timing

(4) Status Flag Clearing Timing

After a status flag is read as 1 by the CPU, it is cleared by writing 0 to it. When the DMAC is activated, the flag is cleared automatically. Figures 11.115 and 116 show the timing for status flag clearing by the CPU, and figure 11.117 shows the timing for status flag clearing by the DMAC.




Figure 11.115 Timing for Status Flag Clearing by CPU (Channels 0 to 4)




Figure 11.116 Timing for Status Flag Clearing by CPU (Channel 5)




Figure 11.117 Timing for Status Flag Clearing by DTC Activation (Channels 0 to 4)




Figure 11.118 Timing for Status Flag Clearing by DTC Activation (Channel 5)




Figure 11.119 Timing for Status Flag Clearing by DMAC Activation

11.7 Usage Notes

11.7.1 Module Standby Mode Setting

MTU2 operation can be disabled or enabled using the standby control register. The initial setting is for MTU2 operation to be halted. Register access is enabled by clearing module standby mode. For details, refer to section 28, Power-Down Modes.

11.7.2 Input Clock Restrictions

The input clock pulse width must be at least 1.5 states in the case of single-edge detection, and at least 2.5 states in the case of both-edge detection. The MTU2 will not operate properly at narrower pulse widths.

In phase counting mode, the phase difference and overlap between the two input clocks must be at least 1.5 states, and the pulse width must be at least 2.5 states. Figure 11.120 shows the input clock conditions in phase counting mode.




Figure 11.120 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

11.7.3 Caution on Period Setting

When counter clearing on compare match is set, TCNT is cleared in the final state in which it matches the TGR value (the point at which the count value matched by TCNT is updated). Consequently, the actual counter frequency is given by the following formula:

Channel 0 to 4

$$f = \frac{P\phi}{(N+1)}$$

• Channel 5

$$f = \frac{P\phi}{N}$$

Where

f: Counter frequency

Pφ: Peripheral clock operating frequency

N: TGR set value

11.7.4 Contention between TCNT Write and Clear Operations

If the counter clear signal is generated in the T2 state of a TCNT write cycle, TCNT clearing takes precedence and the TCNT write is not performed.

Figure 11.121 shows the timing in this case.




Figure 11.121 Contention between TCNT Write and Clear Operations

11.7.5 Contention between TCNT Write and Increment Operations

If incrementing occurs in the T2 state of a TCNT write cycle, the TCNT write takes precedence and TCNT is not incremented.

Figure 11.122 shows the timing in this case.




Figure 11.122 Contention between TCNT Write and Increment Operations

11.7.6 Contention between TGR Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the TGR write is executed and the compare match signal is also generated.

Figure 11.123 shows the timing in this case.




Figure 11.123 Contention between TGR Write and Compare Match

11.7.7 Contention between Buffer Register Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the data that is transferred to TGR by the buffer operation is the data after write.

Figure 11.124 shows the timing in this case.




Figure 11.124 Contention between Buffer Register Write and Compare Match

Contention between Buffer Register Write and TCNT Clear 11.7.8

When the buffer transfer timing is set at the TCNT clear by the buffer transfer mode register (TBTM), if TCNT clear occurs in the T2 state of a TGR write cycle, the data that is transferred to TGR by the buffer operation is the data before write.

Figure 11.125 shows the timing in this case.




Figure 11.125 Contention between Buffer Register Write and TCNT Clear

11.7.9 Contention between TGR Read and Input Capture

If an input capture signal is generated in the T1 state of a TGR read cycle, the data that is read will be the data in the buffer before input capture transfer for channels 0 to 4, and the data after input capture transfer for channel 5.

Figures 11.126 and 127 show the timing in this case.




Figure 11.126 Contention between TGR Read and Input Capture (Channels 0 to 4)




Figure 11.127 Contention between TGR Read and Input Capture (Channel 5)

11.7.10 Contention between TGR Write and Input Capture

If an input capture signal is generated in the T2 state of a TGR write cycle, the input capture operation takes precedence and the write to TGR is not performed for channels 0 to 4. For channel 5, write to TGR is performed and the input capture signal is generated.

Figures 11.128 and 129 show the timing in this case.




Figure 11.128 Contention between TGR Write and Input Capture (Channels 0 to 4)




Figure 11.129 Contention between TGR Write and Input Capture (Channel 5)

11.7.11 Contention between Buffer Register Write and Input Capture

If an input capture signal is generated in the T2 state of a buffer register write cycle, the buffer operation takes precedence and the write to the buffer register is not performed.

Figure 11.130 shows the timing in this case.




Figure 11.130 Contention between Buffer Register Write and Input Capture

11.7.12 TCNT2 Write and Overflow/Underflow Contention in Cascade Connection

With timer counters TCNT1 and TCNT2 in a cascade connection, when a contention occurs during TCNT_1 count (during a TCNT_2 overflow/underflow) in the T₂ state of the TCNT_2 write cycle, the write to TCNT_2 is conducted, and the TCNT_1 count signal is disabled. At this point, if there is match with TGRA_1 and the TCNT_1 value, a compare signal is issued. Furthermore, when the TCNT_1 count clock is selected as the input capture source of channel 0, TGRA_0 to D_0 carry out the input capture operation. In addition, when the compare match/input capture is selected as the input capture source of TGRB_1, TGRB_1 carries out input capture operation. The timing is shown in figure 11.131.

For cascade connections, be sure to synchronize settings for channels 1 and 2 when setting TCNT clearing.




Figure 11.131 TCNT_2 Write and Overflow/Underflow Contention with Cascade Connection

11.7.13 Counter Value during Complementary PWM Mode Stop

When counting operation is suspended with TCNT_3 and TCNT_4 in complementary PWM mode, TCNT_3 has the timer dead time register (TDDR) value, and TCNT_4 is held at H'0000.

When restarting complementary PWM mode, counting begins automatically from the initialized state. This explanatory diagram is shown in figure 11.132.

When counting begins in another operating mode, be sure that TCNT_3 and TCNT_4 are set to the initial values.




Figure 11.132 Counter Value during Complementary PWM Mode Stop

11.7.14 Buffer Operation Setting in Complementary PWM Mode

In complementary PWM mode, conduct rewrites by buffer operation for the PWM cycle setting register (TGRA_3), timer cycle data register (TCDR), and duty setting registers (TGRB_3, TGRA_4, and TGRB_4).

In complementary PWM mode, channel 3 and channel 4 buffers operate in accordance with bit settings BFA and BFB of TMDR_3. When TMDR_3's BFA bit is set to 1, TGRC_3 functions as a buffer register for TGRA_3. At the same time, TGRC_4 functions as the buffer register for TGRA_4, and TCBR functions as the TCDR's buffer register.

11.7.15 Reset Sync PWM Mode Buffer Operation and Compare Match Flag

When setting buffer operation for reset sync PWM mode, set the BFA and BFB bits of TMDR_4 to 0. The TIOC4C pin will be unable to produce its waveform output if the BFA bit of TMDR_4 is set to 1.

In reset sync PWM mode, the channel 3 and channel 4 buffers operate in accordance with the BFA and BFB bit settings of TMDR_3. For example, if the BFA bit of TMDR_3 is set to 1, TGRC_3 functions as the buffer register for TGRA_3. At the same time, TGRC_4 functions as the buffer register for TGRA_4.

The TGFC bit and TGFD bit of TSR_3 and TSR_4 are not set when TGRC_3 and TGRD_3 are operating as buffer registers.

Figure 11.133 shows an example of operations for TGR_3, TGR_4, TIOC3, and TIOC4, with TMDR_3's BFA and BFB bits set to 1, and TMDR_4's BFA and BFB bits set to 0.




Figure 11.133 Buffer Operation and Compare-Match Flags in Reset Synchronous PWM Mode

11.7.16 Overflow Flags in Reset Synchronous PWM Mode

When set to reset synchronous PWM mode, TCNT_3 and TCNT_4 start counting when the CST3 bit of TSTR is set to 1. At this point, TCNT_4's count clock source and count edge obey the TCR_3 setting.

In reset synchronous PWM mode, with cycle register TGRA_3's set value at H'FFFF, when specifying TGR3A compare-match for the counter clear source, TCNT_3 and TCNT_4 count up to H'FFFF, then a compare-match occurs with TGRA_3, and TCNT_3 and TCNT_4 are both cleared. At this point, TSR's overflow flag TCFV bit is not set.

Figure 11.134 shows a TCFV bit operation example in reset synchronous PWM mode with a set value for cycle register TGRA_3 of H'FFFF, when a TGRA_3 compare-match has been specified without synchronous setting for the counter clear source.




Figure 11.134 Reset Synchronous PWM Mode Overflow Flag

Contention between Overflow/Underflow and Counter Clearing

If overflow/underflow and counter clearing occur simultaneously, the TCFV/TCFU flag in TSR is not set and TCNT clearing takes precedence.

Figure 11.135 shows the operation timing when a TGR compare match is specified as the clearing source, and when H'FFFF is set in TGR.




Figure 11.135 Contention between Overflow and Counter Clearing

11.7.18 Contention between TCNT Write and Overflow/Underflow

If there is an up-count or down-count in the T2 state of a TCNT write cycle, and overflow/underflow occurs, the TCNT write takes precedence and the TCFV/TCFU flag in TSR is not set.

Figure 11.136 shows the operation timing when there is contention between TCNT write and overflow.




Figure 11.136 Contention between TCNT Write and Overflow

11.7.19 Cautions on Transition from Normal Operation or PWM Mode 1 to Reset-Synchronized PWM Mode

When making a transition from channel 3 or 4 normal operation or PWM mode 1 to reset-synchronized PWM mode, if the counter is halted with the output pins (TIOC3B, TIOC3D, TIOC4A, TIOC4C, TIOC4B, TIOC4D) in the high-level state, followed by the transition to reset-synchronized PWM mode and operation in that mode, the initial pin output will not be correct.

When making a transition from normal operation to reset-synchronized PWM mode, write H'11 to registers TIORH_3, TIORL_3, TIORH_4, and TIORL_4 to initialize the output pins to low level output, then set an initial register value of H'00 before making the mode transition.

When making a transition from PWM mode 1 to reset-synchronized PWM mode, first switch to normal operation, then initialize the output pins to low level output and set an initial register value of H'00 before making the transition to reset-synchronized PWM mode.

11.7.20 Output Level in Complementary PWM Mode and Reset-Synchronized PWM Mode

When channels 3 and 4 are in complementary PWM mode or reset-synchronized PWM mode, the PWM waveform output level is set with the OLSP and OLSN bits in the timer output control register (TOCR). In the case of complementary PWM mode or reset-synchronized PWM mode, TIOR should be set to H'00.

11.7.21 **Interrupts in Module Standby Mode**

If module standby mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source or the DMAC activation source. Interrupts should therefore be disabled before entering module standby mode.

11.7.22 Simultaneous Capture of TCNT 1 and TCNT 2 in Cascade Connection

When timer counters 1 and 2 (TCNT_1 and TCNT_2) are operated as a 32-bit counter in cascade connection, the cascade counter value cannot be captured successfully even if input-capture input is simultaneously done to TIOC1A and TIOC2A or to TIOC1B and TIOC2B. This is because the input timing of TIOC1A and TIOC2A or of TIOC1B and TIOC2B may not be the same when external input-capture signals to be input into TCNT_1 and TCNT_2 are taken in synchronization with the internal clock. For example, TCNT 1 (the counter for upper 16 bits) does not capture the count-up value by overflow from TCNT 2 (the counter for lower 16 bits) but captures the count value before the count-up. In this case, the values of TCNT_1 = H'FFF1 and TCNT_2 = H'0000 should be transferred to TGRA 1 and TGRA 2 or to TGRB 1 and TGRB 2, but the values of $TCNT_1 = H'FFF0$ and $TCNT_2 = H'0000$ are erroneously transferred.

The MTU2 has a new function that allows simultaneous capture of TCNT 1 and TCNT 2 with a single input-capture as the trigger. This function allows reading of the 32-bit counter such that TCNT_1 and TCNT_2 are captured at the same time. For details, see section 11.3.8, Timer Input Capture Control Register (TICCR).

11.7.23 Note on Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

If either condition (1) or (2) is satisfied when output waveform control at synchronous counter clearing is enabled (WRE bit in TWCR is 1) in complementary PWM mode, the following phenomena occur.

- The dead time of the PWM output pins becomes shorter (or disappears).
- An active level is output from a PWM reverse phase output pin during a period other than the active level output period.
- Condition (1) In the initial output suppression period (10), synchronous clearing is performed while the PWM output is in the dead time (figure 11.137).
- Condition (2) In the initial output suppression periods (10) and (11), synchronous clearing is performed while TGRB_3 \leq TDDR, TGRA_4 \leq TDDR, or TGRB_4 \leq TDDR is satisfied (figure 11.138).




Figure 11.137 Example of Synchronous Clearing under Condition (1)




Figure 11.138 Example of Synchronous Clearing under Condition (2)

The above phenomena can be avoided by the following method.

Perform synchronous clearing after compare registers TGRB_3, TGRA_4, and TGRB_4 are all set to be at least twice of the setting of the timer dead time data register (TDDR).

11.8 MTU2 Output Pin Initialization

11.8.1 Operating Modes

The MTU2 has the following six operating modes. Waveform output is possible in all of these modes.

- Normal mode (channels 0 to 4)
- PWM mode 1 (channels 0 to 4)
- PWM mode 2 (channels 0 to 2)
- Phase counting modes 1 to 4 (channels 1 and 2)
- Complementary PWM mode (channels 3 and 4)
- Reset-synchronized PWM mode (channels 3 and 4)

The MTU2 output pin initialization method for each of these modes is described in this section.

11.8.2 Reset Start Operation

The MTU2 output pins (TIOC*) are initialized low by a reset and in standby mode. Since MTU2 pin function selection is performed by the pin function controller (PFC), when the PFC is set, the MTU2 pin states at that point are output to the ports. When MTU2 output is selected by the PFC immediately after a reset, the MTU2 output initial level, low, is output directly at the port. When the active level is low, the system will operate at this point, and therefore the PFC setting should be made after initialization of the MTU2 output pins is completed.

Note: Channel number and port notation are substituted for *.

11.8.3 Operation in Case of Re-Setting Due to Error during Operation, etc.

If an error occurs during MTU2 operation, MTU2 output should be cut by the system. Cutoff is performed by switching the pin output to port output with the PFC and outputting the inverse of the active level. For large-current pins, output can also be cut by hardware, using port output enable (POE). The pin initialization procedures for re-setting due to an error during operation, etc., and the procedures for restarting in a different mode after re-setting, are shown below.

The MTU2 has six operating modes, as stated above. There are thus 36 mode transition combinations, but some transitions are not available with certain channel and mode combinations. Possible mode transition combinations are shown in table 11.59.

Table 11.59 Mode Transition Combinations

Before	After					
	Normal	PWM1	PWM2	PCM	CPWM	RPWM
Normal	(1)	(2)	(3)	(4)	(5)	(6)
PWM1	(7)	(8)	(9)	(10)	(11)	(12)
PWM2	(13)	(14)	(15)	(16)	None	None
PCM	(17)	(18)	(19)	(20)	None	None
CPWM	(21)	(22)	None	None	(23) (24)	(25)
RPWM	(26)	(27)	None	None	(28)	(29)

[Legend]

Normal: Normal mode PWM1: PWM mode 1 PWM2: PWM mode 2

PCM: Phase counting modes 1 to 4 CPWM: Complementary PWM mode RPWM: Reset-synchronized PWM mode

11.8.4 Overview of Initialization Procedures and Mode Transitions in Case of Error during Operation, etc.

- When making a transition to a mode (Normal, PWM1, PWM2, PCM) in which the pin output level is selected by the timer I/O control register (TIOR) setting, initialize the pins by means of a TIOR setting.
- In PWM mode 1, since a waveform is not output to the TIOC*B (TIOC *D) pin, setting TIOR will not initialize the pins. If initialization is required, carry it out in normal mode, then switch to PWM mode 1.
- In PWM mode 2, since a waveform is not output to the cycle register pin, setting TIOR will not initialize the pins. If initialization is required, carry it out in normal mode, then switch to PWM mode 2.
- In normal mode or PWM mode 2, if TGRC and TGRD operate as buffer registers, setting TIOR will not initialize the buffer register pins. If initialization is required, clear buffer mode, carry out initialization, then set buffer mode again.
- In PWM mode 1, if either TGRC or TGRD operates as a buffer register, setting TIOR will not initialize the TGRC pin. To initialize the TGRC pin, clear buffer mode, carry out initialization, then set buffer mode again.
- When making a transition to a mode (CPWM, RPWM) in which the pin output level is selected by the timer output control register (TOCR) setting, switch to normal mode and perform initialization with TIOR, then restore TIOR to its initial value, and temporarily disable channel 3 and 4 output with the timer output master enable register (TOER). Then operate the unit in accordance with the mode setting procedure (TOCR setting, TMDR setting, TOER setting).

Note: Channel number is substituted for * indicated in this article.

Pin initialization procedures are described below for the numbered combinations in table 11.59. The active level is assumed to be low

(1) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Normal Mode

Figure 11.139 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in normal mode after re-setting.




Figure 11.139 Error Occurrence in Normal Mode, Recovery in Normal Mode

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- 2. After a reset, the TMDR setting is for normal mode.
- 3. For channels 3 and 4, enable output with TOER before initializing the pins with TIOR.
- 4. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence.)
- 5. Set MTU2 output with the PFC.
- 6. The count operation is started by TSTR.
- 7. Output goes low on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR.
- 11. Not necessary when restarting in normal mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

(2) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in PWM Mode 1

Figure 11.140 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in PWM mode 1 after re-setting.




Figure 11.140 Error Occurrence in Normal Mode, Recovery in PWM Mode 1

- 11. Set PWM mode 1.
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized. If initialization is required, initialize in normal mode, then switch to PWM mode 1.)
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

(3) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in PWM Mode 2

Figure 11.141 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in PWM mode 2 after re-setting.




Figure 11.141 Error Occurrence in Normal Mode, Recovery in PWM Mode 2

1 to 10 are the same as in figure 11.139.

- 11. Set PWM mode 2.
- 12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized. If initialization is required, initialize in normal mode, then switch to PWM mode 2.)
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

Note: PWM mode 2 can only be set for channels 0 to 2, and therefore TOER setting is not necessary.

(4) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Phase Counting Mode

Figure 11.142 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in phase counting mode after re-setting.




Figure 11.142 Error Occurrence in Normal Mode, Recovery in Phase Counting Mode

1 to 10 are the same as in figure 11.139.

- 11. Set phase counting mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER setting is not necessary.

(5) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Complementary PWM Mode

Figure 11.143 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in complementary PWM mode after re-setting.




Figure 11.143 Error Occurrence in Normal Mode, Recovery in Complementary PWM Mode

- 11. Initialize the normal mode waveform generation section with TIOR.
- 12. Disable operation of the normal mode waveform generation section with TIOR.
- 13. Disable channel 3 and 4 output with TOER.
- 14. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 15. Set complementary PWM.
- 16. Enable channel 3 and 4 output with TOER.
- 17. Set MTU2 output with the PFC.
- 18. Operation is restarted by TSTR.

(6) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 11.144 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in reset-synchronized PWM mode after re-setting.




Figure 11.144 Error Occurrence in Normal Mode, Recovery in Reset-Synchronized PWM Mode

- 14. Select the reset-synchronized PWM output level and cyclic output enabling/disabling with TOCR.
- 15. Set reset-synchronized PWM.
- 16. Enable channel 3 and 4 output with TOER.
- 17. Set MTU2 output with the PFC.
- 18. Operation is restarted by TSTR.

(7) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Normal Mode

Figure 11.145 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in normal mode after re-setting.




Figure 11.145 Error Occurrence in PWM Mode 1, Recovery in Normal Mode

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- 2. Set PWM mode 1.
- 3. For channels 3 and 4, enable output with TOER before initializing the pins with TIOR.
- 4. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence. In PWM mode 1, the TIOC*B side is not initialized.)
- 5. Set MTU2 output with the PFC.
- 6. The count operation is started by TSTR.
- 7. Output goes low on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR.
- 11. Set normal mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

(8) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in PWM Mode 1

Figure 11.146 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in PWM mode 1 after re-setting.




Figure 11.146 Error Occurrence in PWM Mode 1, Recovery in PWM Mode 1

- 11. Not necessary when restarting in PWM mode 1.
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized.)
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

(9) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in PWM Mode 2

Figure 11.147 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in PWM mode 2 after re-setting.




Figure 11.147 Error Occurrence in PWM Mode 1, Recovery in PWM Mode 2

1 to 10 are the same as in figure 11.145.

- 11. Set PWM mode 2.
- 12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

Note: PWM mode 2 can only be set for channels 0 to 2, and therefore TOER setting is not necessary.

(10) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Phase Counting Mode

Figure 11.148 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in phase counting mode after re-setting.




Figure 11.148 Error Occurrence in PWM Mode 1, Recovery in Phase Counting Mode

1 to 10 are the same as in figure 11.145.

- 11. Set phase counting mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER setting is not necessary.

(11) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Complementary PWM Mode

Figure 11.149 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in complementary PWM mode after re-setting.




Figure 11.149 Error Occurrence in PWM Mode 1, Recovery in Complementary PWM Mode

- 11. Set normal mode for initialization of the normal mode waveform generation section.
- 12. Initialize the PWM mode 1 waveform generation section with TIOR.
- 13. Disable operation of the PWM mode 1 waveform generation section with TIOR.
- 14. Disable channel 3 and 4 output with TOER.
- 15. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 16. Set complementary PWM.
- 17. Enable channel 3 and 4 output with TOER.
- 18. Set MTU2 output with the PFC.
- 19. Operation is restarted by TSTR.

(12) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 11.150 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in reset-synchronized PWM mode after re-setting.




Figure 11.150 Error Occurrence in PWM Mode 1, Recovery in Reset-Synchronized PWM Mode

- 15. Select the reset-synchronized PWM output level and cyclic output enabling/disabling with TOCR.
- 16. Set reset-synchronized PWM.
- 17. Enable channel 3 and 4 output with TOER.
- 18. Set MTU2 output with the PFC.
- 19. Operation is restarted by TSTR.

(13) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in Normal Mode

Figure 11.151 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in normal mode after re-setting.




Figure 11.151 Error Occurrence in PWM Mode 2, Recovery in Normal Mode

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- 2. Set PWM mode 2.
- 3. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence. In PWM mode 2, the cycle register pins are not initialized. In the example, TIOC *A is the cycle register.)
- 4. Set MTU2 output with the PFC.
- 5. The count operation is started by TSTR.
- 6. Output goes low on compare-match occurrence.
- 7. An error occurs.
- 8. Set port output with the PFC and output the inverse of the active level.
- 9. The count operation is stopped by TSTR.
- 10. Set normal mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

(14) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in PWM Mode 1

Figure 11.152 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in PWM mode 1 after re-setting.




Figure 11.152 Error Occurrence in PWM Mode 2, Recovery in PWM Mode 1

- 10. Set PWM mode 1.
- 11. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized.)
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

(15) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in PWM Mode 2

Figure 11.153 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in PWM mode 2 after re-setting.




Figure 11.153 Error Occurrence in PWM Mode 2, Recovery in PWM Mode 2

- 10. Not necessary when restarting in PWM mode 2.
- 11. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

(16) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in Phase Counting Mode

Figure 11.154 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in phase counting mode after re-setting.




Figure 11.154 Error Occurrence in PWM Mode 2, Recovery in Phase Counting Mode

- 10. Set phase counting mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

(17) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in Normal Mode

Figure 11.155 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in normal mode after re-setting.




Figure 11.155 Error Occurrence in Phase Counting Mode, Recovery in Normal Mode

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- 2. Set phase counting mode.
- 3. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence.)
- Set MTU2 output with the PFC. 4.
- 5. The count operation is started by TSTR.
- 6. Output goes low on compare-match occurrence.
- 7. An error occurs.
- 8. Set port output with the PFC and output the inverse of the active level.
- 9. The count operation is stopped by TSTR.
- 10. Set in normal mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

(18) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in PWM Mode 1

Figure 11.156 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in PWM mode 1 after re-setting.




Figure 11.156 Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 1

- 10. Set PWM mode 1.
- 11. Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized.)
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

(19) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in PWM Mode 2

Figure 11.157 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in PWM mode 2 after re-setting.




Figure 11.157 Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 2

- 10. Set PWM mode 2.
- 11. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

(20) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in Phase Counting Mode

Figure 11.158 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in phase counting mode after re-setting.




Figure 11.158 Error Occurrence in Phase Counting Mode, Recovery in Phase Counting Mode

- 10. Not necessary when restarting in phase counting mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

(21) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Normal Mode

Figure 11.159 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in normal mode after re-setting.




Figure 11.159 Error Occurrence in Complementary PWM Mode, Recovery in Normal Mode

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- 2. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 3. Set complementary PWM.
- 4. Enable channel 3 and 4 output with TOER.
- 5. Set MTU2 output with the PFC.
- 6. The count operation is started by TSTR.
- 7. The complementary PWM waveform is output on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR. (MTU2 output becomes the complementary PWM output initial value.)
- 11. Set normal mode. (MTU2 output goes low.)
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

(22) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in PWM Mode 1

Figure 11.160 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in PWM mode 1 after re-setting.




Figure 11.160 Error Occurrence in Complementary PWM Mode, Recovery in PWM Mode 1

- 11. Set PWM mode 1. (MTU2 output goes low.)
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized.)
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

(23) Operation when Error Occurs during Complementary PWM Mode Operation, and **Operation is Restarted in Complementary PWM Mode**

Figure 11.161 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in complementary PWM mode after re-setting (when operation is restarted using the cycle and duty settings at the time the counter was stopped).




Figure 11.161 Error Occurrence in Complementary PWM Mode, **Recovery in Complementary PWM Mode**

- 11. Set MTU2 output with the PFC.
- 12. Operation is restarted by TSTR.
- 13. The complementary PWM waveform is output on compare-match occurrence.

(24) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Complementary PWM Mode

Figure 11.162 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in complementary PWM mode after re-setting (when operation is restarted using completely new cycle and duty settings).




Figure 11.162 Error Occurrence in Complementary PWM Mode, Recovery in Complementary PWM Mode

- 11. Set normal mode and make new settings. (MTU2 output goes low.)
- 12. Disable channel 3 and 4 output with TOER.
- 13. Select the complementary PWM mode output level and cyclic output enabling/disabling with TOCR.
- 14. Set complementary PWM.
- 15. Enable channel 3 and 4 output with TOER.
- 16. Set MTU2 output with the PFC.
- 17. Operation is restarted by TSTR.

(25) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 11.163 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in reset-synchronized PWM mode.




Figure 11.163 Error Occurrence in Complementary PWM Mode, Recovery in Reset-Synchronized PWM Mode

- 11. Set normal mode. (MTU2 output goes low.)
- 12. Disable channel 3 and 4 output with TOER.
- 13. Select the reset-synchronized PWM mode output level and cyclic output enabling/disabling with TOCR.
- 14. Set reset-synchronized PWM.
- 15. Enable channel 3 and 4 output with TOER.
- 16. Set MTU2 output with the PFC.
- 17. Operation is restarted by TSTR.

(26) Operation when Error Occurs during Reset-Synchronized PWM Mode Operation, and Operation is Restarted in Normal Mode

Figure 11.164 shows an explanatory diagram of the case where an error occurs in resetsynchronized PWM mode and operation is restarted in normal mode after re-setting.




Figure 11.164 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Normal Mode

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- 2. Select the reset-synchronized PWM output level and cyclic output enabling/disabling with TOCR.
- 3. Set reset-synchronized PWM.
- 4. Enable channel 3 and 4 output with TOER.
- 5. Set MTU2 output with the PFC.
- 6. The count operation is started by TSTR.
- 7. The reset-synchronized PWM waveform is output on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR. (MTU2 output becomes the reset-synchronized PWM output initial value.)
- 11. Set normal mode. (MTU2 positive phase output is low, and negative phase output is high.)
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

(27) Operation when Error Occurs during Reset-Synchronized PWM Mode Operation, and Operation is Restarted in PWM Mode 1

Figure 11.165 shows an explanatory diagram of the case where an error occurs in resetsynchronized PWM mode and operation is restarted in PWM mode 1 after re-setting.




Figure 11.165 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in PWM Mode 1

- 11. Set PWM mode 1. (MTU2 positive phase output is low, and negative phase output is high.)
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized.)
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

(28) Operation when Error Occurs during Reset-Synchronized PWM Mode Operation, and Operation is Restarted in Complementary PWM Mode

Figure 11.166 shows an explanatory diagram of the case where an error occurs in resetsynchronized PWM mode and operation is restarted in complementary PWM mode after resetting.




Figure 11.166 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Complementary PWM Mode

- 11. Disable channel 3 and 4 output with TOER.
- 12. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 13. Set complementary PWM. (The MTU2 cyclic output pin goes low.)
- 14. Enable channel 3 and 4 output with TOER.
- 15. Set MTU2 output with the PFC.
- 16. Operation is restarted by TSTR.

(29) Operation when Error Occurs during Reset-Synchronized PWM Mode Operation, and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 11.167 shows an explanatory diagram of the case where an error occurs in resetsynchronized PWM mode and operation is restarted in reset-synchronized PWM mode after resetting.




Figure 11.167 Error Occurrence in Reset-Synchronized PWM Mode, **Recovery in Reset-Synchronized PWM Mode**

1 to 10 are the same as in figure 11.164.

- 11. Set MTU2 output with the PFC.
- 12. Operation is restarted by TSTR.
- 13. The reset-synchronized PWM waveform is output on compare-match occurrence.

Section 12 Multi-Function Timer Pulse Unit 2S (MTU2S)

This LSI has an on-chip multi-function timer pulse unit 2S (MTU2S) that comprises three 16-bit timer channels. The MTU2S includes channels 3 to 5 of the MTU2. For details, refer to section 11, Multi-Function Timer Pulse Unit 2 (MTU2). To distinguish from the MTU2, "S" is added to the end of the MTU2S input/output pin and register names. For example, TIOC3A is called TIOC3AS and TGRA_3 is called TGRA_3S in this section.

The MTU2S can operate at 100 MHz max. for complementary PWM output functions or at 50 MHz max. for the other functions.

Table 12.1 MTU2S Functions

Item		Channel 3	Channel 4	Channel 5		
Count clock	(Mφ/1 Mφ/4 Mφ/16 Mφ/64 Mφ/256 Mφ/1024	Mφ/1 Mφ/4 Mφ/16 Mφ/64 Mφ/256 Mφ/1024	Μφ/1 Μφ/4 Μφ/16 Μφ/64		
General reg	gisters	TGRA_3S TGRB_3S	TGRA_4S TGRB_4S	TGRU_5S TGRV_5S TGRW_5S		
General regis	-	TGRC_3S TGRD_3S	TGRC_4S TGRD_4S	_		
I/O pins		TIOC3AS TIOC4AS TIOC3BS TIOC4BS TIOC3CS TIOC4CS TIOC3DS TIOC4DS		Input pins TIC5US TIC5VS TIC5WS		
Counter cle	ear	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture		
Compare	0 output	\checkmark	$\sqrt{}$	_		
match output	1 output	$\sqrt{}$	V	_		
σαιραι	Toggle output	√	1	_		
Input captu function	re	V	V	√		
Synchronoi operation	us	V	1	_		

Item	Channel 3	Channel 4	Channel 5		
PWM mode 1	$\sqrt{}$	$\sqrt{}$	_		
PWM mode 2	_	_	_		
Complementary PWM mode	V	V	_		
Reset PWM mode	√	√	_		
AC synchronous motor drive mode	_	_	_		
Phase counting mode	_	_	_		
Buffer operation	√	√	_		
Counter function of compensation for dead time	_	_	V		
DTC activation	TGR compare match or input capture	TGR compare match or input capture, or TCNT overflow or underflow	TGR compare match or input capture		
A/D converter start trigger	TGRA_3S compare match or input capture	TGRA_4S compare match or input capture TCNT_4S underflow	_		
		(trough) in complementary PWM mode			
Interrupt sources	 5 sources Compare match or input capture 3AS Compare match or input capture 3BS Compare match or input capture 3CS Compare match or input capture 3DS Overflow 	 5 sources Compare match or input capture 4AS Compare match or input capture 4BS Compare match or input capture 4CS Compare match or input capture 4DS Overflow or underflow 	 3 sources Compare match or input capture 5US Compare match or input capture 5VS Compare match or input capture 5WS 		

Item	Channel 3	Channel 4	Channel 5
A/D converter start request delaying function	_	A/D converter start request at a match between TADCORA_4S and TCNT_4S A/D converter start request at a match between TADCORB_4S and TCNT_4S	_
Interrupt skipping function	Skips TGRA_3S compare match interrupts	Skips TCIV_4S interrupts	<u></u>

[Legend]

√. Possible

—: Not possible

12.1 Input/Output Pins

Table 12.2 Pin Configuration

Channel	Symbol	I/O	Function
3	TIOC3AS	I/O	TGRA_3S input capture input/output compare output/PWM output pin
	TIOC3BS	I/O	TGRB_3S input capture input/output compare output/PWM output pin
	TIOC3CS	I/O	TGRC_3S input capture input/output compare output/PWM output pin
	TIOC3DS	I/O	TGRD_3S input capture input/output compare output/PWM output pin
4	TIOC4AS	I/O	TGRA_4S input capture input/output compare output/PWM output pin
	TIOC4BS	I/O	TGRB_4S input capture input/output compare output/PWM output pin
	TIOC4CS	I/O	TGRC_4S input capture input/output compare output/PWM output pin
	TIOC4DS	I/O	TGRD_4S input capture input/output compare output/PWM output pin
5	TIC5US	Input	TGRU_5S input capture input/external pulse input pin
	TIC5VS	Input	TGRV_5S input capture input/external pulse input pin
	TIC5WS	Input	TGRW_5S input capture input/external pulse input pin

12.2 Register Descriptions

The MTU2S has the following registers. For details on register addresses and register states during each process, refer to section 30, List of Registers. To distinguish registers in each channel, an underscore and the channel number are added as a suffix to the register name; TCR for channel 3 is expressed as TCR_3S.

Table 12.3 Register Configuration

Register Name	Abbrevia- tion	R/W	Initial value	Address	Access Size
Timer control register_3S	TCR_3S	R/W	H'00	H'FFFE4A00	8, 16, 32
Timer control register_4S	TCR_4S	R/W	H'00	H'FFFE4A01	8
Timer mode register_3S	TMDR_3S	R/W	H'00	H'FFFE4A02	8, 16
Timer mode register_4S	TMDR_4S	R/W	H'00	H'FFFE4A03	8
Timer I/O control register H_3S	TIORH_3S	R/W	H'00	H'FFFE4A04	8, 16, 32
Timer I/O control register L_3S	TIORL_3S	R/W	H'00	H'FFFE4A05	8
Timer I/O control register H_4S	TIORH_4S	R/W	H'00	H'FFFE4A06	8, 16
Timer I/O control register L_4S	TIORL_4S	R/W	H'00	H'FFFE4A07	8
Timer interrupt enable register_3S	TIER_3S	R/W	H'00	H'FFFE4A08	8, 16
Timer interrupt enable register_4S	TIER_4S	R/W	H'00	H'FFFE4A09	8
Timer output master enable register S	TOERS	R/W	H'C0	H'FFFE4A0A	8
Timer gate control register S	TGCRS	R/W	H'80	H'FFFE4A0D	8
Timer output control register 1S	TOCR1S	R/W	H'00	H'FFFE4A0E	8, 16
Timer output control register 2S	TOCR2S	R/W	H'00	H'FFFE4A0F	8
Timer counter_3S	TCNT_3S	R/W	H'0000	H'FFFE4A10	16, 32
Timer counter_4S	TCNT_4S	R/W	H'0000	H'FFFE4A12	16
Timer cycle data register S	TCDRS	R/W	H'FFFF	H'FFFE4A14	16, 32
Timer dead time data register S	TDDRS	R/W	H'FFFF	H'FFFE4A16	16
Timer general register A_3S	TGRA_3S	R/W	H'FFFF	H'FFFE4A18	16, 32
Timer general register B_3S	TGRB_3S	R/W	H'FFFF	H'FFFE4A1A	16
Timer general register A_4S	TGRA_4S	R/W	H'FFFF	H'FFFE4A1C	16, 32
Timer general register B_4S	TGRB_4S	R/W	H'FFFF	H'FFFE4A1E	16
Timer subcounter S	TCNTSS	R	H'0000	H'FFFE4A20	16, 32
Timer cycle buffer register S	TCBRS	R/W	H'FFFF	H'FFFE4A22	16

Timer general register C_3S TGRC_3S R/W H'FFFF H'FFFE4A24 16, 32 Timer general register D_3S TGRD_3S R/W H'FFFF H'FFFE4A26 16 Timer general register C_4S TGRC_4S R/W H'FFFF H'FFFE4A26 16 Timer general register D_4S TGRD_4S R/W H'FFFF H'FFFE4A2A 16 Timer general register D_4S TGRD_4S R/W H'FFFF H'FFFE4A2A 16 Timer status register_3S TSR_3S R/W H'C0 H'FFFE4A2C 8, 16 Timer status register_4S TSR_4S R/W H'C0 H'FFFE4A2D 8 Timer interrupt skipping set register S TITCRS R/W H'C0 H'FFFE4A2D 8 Timer interrupt skipping counter S TITCNTS R H'00 H'FFFE4A30 8, 16 Timer buffer transfer set register S TBTERS R/W H'00 H'FFFE4A34 8 Timer dead time enable register S TDERS R/W H'00 H'FFFE4A34 8 Timer output level buffer register S TOLBRS R/W H'00 H'FFFE4A36 8 Timer output level buffer register S TBTM_3S R/W H'00 H'FFFE4A36 8 Timer buffer operation transfer mode register_3S Timer buffer operation transfer mode register_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer S/D converter start request cycle set buffer register A_4S Timer S/D converter start request cycle set buffer register A_4S Timer synchronous clear register S TSYCRS R/W H'00 H'FFFE4A60 8 Timer start register S TSYRS R/W H'00 H'FFFE4A84 8 Timer start register S TSYRS	Register Name	Abbrevia- tion	R/W	Initial value	Address	Access Size
Timer general register C_4S TGRC_4S R/W H'FFFF H'FFFE4A28 16, 32 Timer general register D_4S TGRD_4S R/W H'FFFF H'FFFE4A2A 16 Timer status register_3S TSR_3S R/W H'C0 H'FFFE4A2C 8, 16 Timer status register_4S TSR_4S R/W H'C0 H'FFFE4A2C 8, 16 Timer interrupt skipping set register S TITCRS R/W H'00 H'FFFE4A3D 8, 16 Timer interrupt skipping counter S TITCNTS R H'00 H'FFFE4A31 8 Timer buffer transfer set register S TBTERS R/W H'00 H'FFFE4A32 8 Timer dead time enable register S TDERS R/W H'01 H'FFFE4A34 8 Timer output level buffer register S TOLBRS R/W H'00 H'FFFE4A36 8 Timer buffer operation transfer mode register_3S Timer buffer operation transfer mode register_4S Timer buffer operation transfer mode register_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set buffer register_8 R/W H'00 H'FFFE4A4A 16 Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer synchronous clear register S TSYCRS R/W H'00 H'FFFE4A50 8 Timer synchronous clear register S TSYCRS R/W H'00 H'FFFE4A60 8 Timer synchronous register S TSYRS R/W H'00 H'FFFE4A81 8	Timer general register C_3S	TGRC_3S	R/W	H'FFFF	H'FFFE4A24	16, 32
Timer general register D_4S TGRD_4S R/W H'FFFF H'FFFE4A2A 16 Timer status register_3S TSR_3S R/W H'CO H'FFFE4A2C 8, 16 Timer status register_4S TSR_4S R/W H'CO H'FFFE4A2C 8, 16 Timer interrupt skipping set register S TITCRS R/W H'OO H'FFFE4A2D 8 Timer interrupt skipping counter S TITCRS R/W H'OO H'FFFE4A3D 8, 16 Timer buffer transfer set register S TBTERS R/W H'OO H'FFFE4A31 8 Timer dead time enable register S TDERS R/W H'OO H'FFFE4A32 8 Timer output level buffer register S TOLBRS R/W H'OO H'FFFE4A36 8 Timer buffer operation transfer mode register_3S R/W H'OO H'FFFE4A38 8, 16 Timer buffer operation transfer mode register_4S Timer buffer operation transfer mode register_4S Timer A/D converter start request cycle set register A_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer synchronous clear register S* TSYCRS R/W H'OO H'FFFE4A60 8 Timer start register S TSYCRS R/W H'OO H'FFFE4A60 8 Timer start register S TSYCRS R/W H'OO H'FFFE4A60 8 Timer start register S TSYCRS R/W H'OO H'FFFE4A60 8 Timer synchronous register S TSYCRS R/W H'OO H'FFFE4A60 8, 16	Timer general register D_3S	TGRD_3S	R/W	H'FFFF	H'FFFE4A26	16
Timer status register_3S TSR_3S R/W H'C0 H'FFFE4A2C 8, 16 Timer status register_4S TSR_4S R/W H'C0 H'FFFE4A2D 8 Timer interrupt skipping set register S TITCRS R/W H'00 H'FFFE4A30 8, 16 Timer interrupt skipping counter S TITCNTS R H'00 H'FFFE4A31 8 Timer buffer transfer set register S TBTERS R/W H'00 H'FFFE4A32 8 Timer dead time enable register S TDERS R/W H'01 H'FFFE4A34 8 Timer output level buffer register S TOLBRS R/W H'00 H'FFFE4A36 8 Timer buffer operation transfer mode register_3S R/W H'00 H'FFFE4A38 8, 16 Timer buffer operation transfer mode register_4S Timer A/D converter start request cycle set register A_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer synchronous clear register S* TSYCRS R/W H'00 H'FFFE4A50 8 Timer start register S TSTRS R/W H'00 H'FFFE4A81 8	Timer general register C_4S	TGRC_4S	R/W	H'FFFF	H'FFFE4A28	16, 32
Timer status register_4S TSR_4S R/W H'C0 H'FFFE4A2D 8 Timer interrupt skipping set register S TITCRS R/W H'00 H'FFFE4A30 8, 16 Timer interrupt skipping counter S TITCNTS R H'00 H'FFFE4A31 8 Timer buffer transfer set register S TBTERS R/W H'00 H'FFFE4A32 8 Timer dead time enable register S TDERS R/W H'01 H'FFFE4A34 8 Timer output level buffer register S TOLBRS R/W H'00 H'FFFE4A36 8 Timer buffer operation transfer mode register_3S Timer buffer operation transfer mode register_3S Timer buffer operation transfer mode register_4S Timer A/D converter start request cycle set register A_4S Timer A/D converter start request cycle ast register B_4S Timer A/D converter start request cycle ast register B_4S Timer A/D converter start request cycle ast register A_4S Timer A/D converter start request cycle ast register B_4S Timer A/D converter start request cycle ast register B_4S Timer A/D converter start request cycle ast buffer register B_4S Timer A/D converter start request cycle ast buffer register B_4S Timer A/D converter start request cycle ast buffer register B_4S Timer A/D converter start request cycle ast buffer register B_4S Timer A/D converter start request cycle ast buffer register B_4S Timer A/D converter start request cycle ast buffer register B_4S Timer synchronous clear register S* TSYCRS R/W H'00 H'FFFE4A60 8 Timer synchronous register S TSYCRS R/W H'00 H'FFFE4A60 8, 16 Timer synchronous register S TSYCRS R/W H'00 H'FFFE4A60 8, 16	Timer general register D_4S	TGRD_4S	R/W	H'FFFF	H'FFFE4A2A	16
Timer interrupt skipping set register S TITCRS R/W H'00 H'FFFE4A30 8, 16 Timer interrupt skipping counter S TITCNTS R H'00 H'FFFE4A31 8 Timer buffer transfer set register S TBTERS R/W H'00 H'FFFE4A32 8 Timer dead time enable register S TDERS R/W H'01 H'FFFE4A34 8 Timer output level buffer register S TOLBRS R/W H'00 H'FFFE4A36 8 Timer buffer operation transfer mode register_3S Timer buffer operation transfer mode register_4S Timer A/D converter start request cycle set register A_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer synchronous clear register S* TSYCRS TWCRS	Timer status register_3S	TSR_3S	R/W	H'C0	H'FFFE4A2C	8, 16
Timer interrupt skipping counter S TITCNTS R H'00 H'FFFE4A31 8 Timer buffer transfer set register S TBTERS R/W H'00 H'FFFE4A32 8 Timer dead time enable register S TDERS R/W H'01 H'FFFE4A34 8 Timer output level buffer register S TOLBRS R/W H'00 H'FFFE4A36 8 Timer buffer operation transfer mode register_3S Timer buffer operation transfer mode register_4S Timer buffer operation transfer mode register_4S Timer A/D converter start request cycle set register A_4S Timer A/D converter start request cycle register B_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer synchronous clear register S* TSYCRS R/W H'00 H'FFFE4A60 8 Timer synchronous register S TSTRS R/W H'00 H'FFFE4A80 8, 16 Timer synchronous register S TSYRS R/W H'00 H'FFFE4A81 8	Timer status register_4S	TSR_4S	R/W	H'C0	H'FFFE4A2D	8
Timer buffer transfer set register S TBTERS R/W H'00 H'FFFE4A32 8 Timer dead time enable register S TDERS R/W H'01 H'FFFE4A34 8 Timer output level buffer register S TOLBRS R/W H'00 H'FFFE4A36 8 Timer buffer operation transfer mode register_3S Timer buffer operation transfer mode register_4S Timer buffer operation transfer mode register_4S Timer A/D converter start request control register S Timer A/D converter start request cycle set register A_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer a/D converter start request cycle set buffer register B_4S Timer a/D converter start request cycle set buffer register B_4S Timer a/D converter start request cycle set buffer register B_4S Timer a/D converter start request cycle set buffer register B_4S Timer synchronous clear register S* TSYCRS R/W H'00 H'FFFE4A80 B Timer synchronous register S TSYRS R/W H'00 H'FFFE4A80 B Timer synchronous register S TSYRS R/W H'00 H'FFFE4A81 B	Timer interrupt skipping set register S	TITCRS	R/W	H'00	H'FFFE4A30	8, 16
Timer dead time enable register S TDERS R/W H'01 H'FFFE4A34 8 Timer output level buffer register S TOLBRS R/W H'00 H'FFFE4A36 8 Timer buffer operation transfer mode register_3S Timer buffer operation transfer mode register_4S Timer A/D converter start request control register S TADCRS R/W H'000 H'FFFE4A30 8 Timer A/D converter start request cycle set register A_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer synchronous clear register S* TSYCRS TSYCRS R/W H'00 H'FFFE4A80 R/W TIMER SA/W H'00 H'FFFE4A80 R/W TIMER SA/W H'00 H'FFFE4A80 R/W TIMER SA/W TIMER	Timer interrupt skipping counter S	TITCNTS	R	H'00	H'FFFE4A31	8
Timer output level buffer register S TOLBRS R/W H'00 H'FFFE4A36 8 Timer buffer operation transfer mode register_3S Timer buffer operation transfer mode register_4S Timer buffer operation transfer mode register_4S Timer A/D converter start request cycle set register A_4S Timer A/D converter start request cycle set register A_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer a/D converter start request cycle set buffer register B_4S Timer a/D converter start request cycle set buffer register B_4S Timer a/D converter start request cycle set buffer register B_4S Timer a/D converter start request cycle set buffer register B_4S Timer synchronous clear register S* TSYCRS TSYCRS TWCRS TWCRS TSYRS TSYRS TWCRS TYCRS T	Timer buffer transfer set register S	TBTERS	R/W	H'00	H'FFFE4A32	8
Timer buffer operation transfer mode register_3S Timer buffer operation transfer mode register_4S Timer buffer operation transfer mode register_4S Timer A/D converter start request cycle set register A_4S Timer A/D converter start request cycle set register A_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer a/D converter start request cycle set buffer register B_4S Timer a/D converter start request cycle set buffer register B_4S Timer a/D converter start request cycle set buffer register B_4S Timer a/D converter start request cycle set buffer register B_4S Timer synchronous clear register S* TSYCRS TSYCRS TWCRS TWCRS TWCRS TSTRS TSTRS TSTRS TSTRS TSTRS TSTRS TSTRS TSYCRS TSTRS T	Timer dead time enable register S	TDERS	R/W	H'01	H'FFFE4A34	8
Timer buffer operation transfer mode register_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set puffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer synchronous clear register S* TSYCRS TSYCRS TWH'00 H'FFFE4A80 R/W H'00 H'FFFE4A80 R/W H'00 H'FFFE4A80 R/W H'00 H'FFFE4A80 R/W Timer synchronous register S TSTRS TSYRS R/W TSYRS R/W Timer Synchronous register S TSYRS TSYRS R/W Timer Synchronous register S	Timer output level buffer register S	TOLBRS	R/W	H'00	H'FFFE4A36	8
Timer A/D converter start request cycle set register A_4S Timer A/D converter start request cycle set register A_4S Timer A/D converter start request cycle set register A_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer synchronous clear register S* TSYCRS TSYCRS TWCRS TSTRS TWCRS		TBTM_3S	R/W	H'00	H'FFFE4A38	8, 16
Control register S Timer A/D converter start request cycle set register A_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer A/D converter start request cycle set buffer register B_4S Timer synchronous clear register S* TSYCRS TWCRS TWCRS TWCRS TWCRS TWCRS TSYRS TSYRS TSYRS TSYRS TSYRS TSYRS TWCRS TWCRS TSYRS TSYRS TSYRS TSYRS TSTRS TSYRS TSTRS TSYRS TSTRS		TBTM_4S	R/W	H'00	H'FFFE4A39	8
Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register B_4S Timer synchronous clear register S* TSYCRS TWCRS TWCRS		TADCRS	R/W	H'0000	H'FFFE4A40	16
set register B_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register B_4S Timer Synchronous clear register S* TSYCRS TWCRS TWCRS TWCRS TWCRS TWCRS TWCRS TWCRS TWCRS TSTRS TSYCRS TSYCRS TWCRS		TADCORA_4S	R/W	H'FFFF	H'FFFE4A44	16, 32
set buffer register A_4S Timer A/D converter start request cycle set buffer register B_4S Timer synchronous clear register S* TSYCRS R/W H'00 H'FFFE4A50 8 Timer waveform control register S TWCRS R/W H'00 H'FFFE4A60 8 Timer start register S TSTRS R/W H'00 H'FFFE4A80 8, 16 Timer synchronous register S TSYRS R/W H'00 H'FFFE4A81 8	• • •	TADCORB_4S	R/W	H'FFFF	H'FFFE4A46	16
set buffer register B_4S Timer synchronous clear register S* TSYCRS R/W H'00 H'FFFE4A50 8 Timer waveform control register S TWCRS R/W H'00 H'FFFE4A60 8 Timer start register S TSTRS R/W H'00 H'FFFE4A80 8, 16 Timer synchronous register S TSYRS R/W H'00 H'FFFE4A81 8		TADCOBRA_4S	R/W	H'FFFF	H'FFFE4A48	16, 32
Timer waveform control register STWCRSR/WH'00H'FFFE4A608Timer start register STSTRSR/WH'00H'FFFE4A808, 16Timer synchronous register STSYRSR/WH'00H'FFFE4A818		TADCOBRB_4S	R/W	H'FFFF	H'FFFE4A4A	16
Timer start register S TSTRS R/W H'00 H'FFFE4A80 8, 16 Timer synchronous register S TSYRS R/W H'00 H'FFFE4A81 8	Timer synchronous clear register S*	TSYCRS	R/W	H'00	H'FFFE4A50	8
Timer synchronous register S TSYRS R/W H'00 H'FFFE4A81 8	Timer waveform control register S	TWCRS	R/W	H'00	H'FFFE4A60	8
	Timer start register S	TSTRS	R/W	H'00	H'FFFE4A80	8, 16
Timer read/write enable register S TRWERS R/W H'01 H'FFFE4A84 8	Timer synchronous register S	TSYRS	R/W	H'00	H'FFFE4A81	8
	Timer read/write enable register S	TRWERS	R/W	H'01	H'FFFE4A84	8

Register Name	Abbrevia- tion	R/W	Initial value	Address	Access Size
Timer counter U_5S	TCNTU_5S	R/W	H'0000	H'FFFE4880	16, 32
Timer general register U_5S	TGRU_5S	R/W	H'FFFF	H'FFFE4882	16
Timer control register U_5S	TCRU_5S	R/W	H'00	H'FFFE4884	8
Timer I/O control register U_5S	TIORU_5S	R/W	H'00	H'FFFE4886	8
Timer counter V_5S	TCNTV_5S	R/W	H'0000	H'FFFE4890	16, 32
Timer general register V_5S	TGRV_5S	R/W	H'FFFF	H'FFFE4892	16
Timer control register V_5S	TCRV_5S	R/W	H'00	H'FFFE4894	8
Timer I/O control register V_5S	TIORV_5S	R/W	H'00	H'FFFE4896	8
Timer counter W_5S	TCNTW_5S	R/W	H'0000	H'FFFE48A0	16, 32
Timer general register W_5S	TGRW_5S	R/W	H'FFFF	H'FFFE48A2	16
Timer control register W_5S	TCRW_5S	R/W	H'00	H'FFFE48A4	8
Timer I/O control register W_5S	TIORW_5S	R/W	H'00	H'FFFE48A6	8
Timer status register_5S	TSR_5S	R/W	H'00	H'FFFE48B0	8
Timer interrupt enable register_5S	TIER_5S	R/W	H'00	H'FFFE48B2	8
Timer start register_5S	TSTR_5S	R/W	H'00	H'FFFE48B4	8
Timer compare match clear register S	TCNTCMPCLRS	R/W	H'00	H'FFFE48B6	8

Note: * For detailed register descriptions, refer to section 11.3.9, Timer Synchronous Clear Register S (TSYCRS), and figure 11.85 in section 11, Multi-Function Timer Pulse Unit 2 (MTU2).

Section 13 Port Output Enable 2 (POE2)

The port output enable 2 (POE2) can be used to place the high-current pins (PE9/TIOC3B, PE11/TIOC3D, PE12/TIOC4A, PE13/TIOC4B, PE14/TIOC4C, PE15/TIOC4D, PE0/TIOC4AS, PE1/TIOC4BS, PE2/TIOC4CS, PE3/TIOC4DS, PE5/TIOC3BS, PE6/TIOC3DS, PD15/TIOC4DS, PD14/TIOC4CS, PD13/TIOC4BS, PD12/TIOC4AS, PD11/TIOC3DS, PD10/TIOC3BS, PD24/TIOC4DS, PD25/TIOC4CS, PD26/TIOC4BS, PD27/TIOC4AS, PD28/TIOC3DS, and PD29/TIOC3BS) and the pins for channel 0 of the MTU2 (PE0/TIOC0A, PE1/TIOC0B, PE2/TIOC0C, and PE3/TIOC0D) in high-impedance state, depending on the change on the POE0 to POE8* input pins and the output status of the high-current pins, or by modifying register settings. It can also simultaneously generate interrupt requests.

13.1 Features

- Each of the $\overline{POE0}$ to $\overline{POE8}$ * input pins can be set for falling edge, $P\phi/8 \times 16$, $P\phi/16 \times 16$, or $P\phi/128 \times 16$ low-level sampling.
- High-current pins and the pins for channel 0 of the MTU2 can be placed in high-impedance state by POE0 to POE8* pin falling-edge or low-level sampling.
- High-current pins can be placed in high-impedance state when the high-current pin output levels are compared and simultaneous active-level output continues for one cycle or more.
- High-current pins and the pins for channel 0 of the MTU2 can be placed in high-impedance state by modifying the POE2 register settings.
- Interrupts can be generated by input-level sampling or output-level comparison results.

The POE2 has input level detection circuits, output level comparison circuits, and a high-impedance request/interrupt request generating circuit as shown in the block diagram of figure 13.1.

Note: * Only POE8, POE4, POE3, and POE0 are available in the SH7243.

Figure 13.1 shows a block diagram of the POE2.




Figure 13.1 Block Diagram of POE2

13.2 Input/Output Pins

Table 13.1 Pin Configuration

Pin Name	Symbol	I/O	Function
Port output enable input pins 0 to 3	POE0 to POE3	Input	Input request signals to place high-current pins (PE9/TIOC3B, PE11/TIOC3D, PE12/TIOC4A, PE13/TIOC4B, PE14/TIOC4C, and PE15/TIOC4D) for MTU2 in high-impedance state
Port output enable input pins 4 to 7	POE4 to POE7	Input	Input request signals to place high-current pins (PE5/TIOC3BS, PE6/TIOC3DS, PE0/TIOC4AS, PE1/TIOC4BS, PE2/TIOC4CS, PE3/TIOC4DS, PD10/TIOC3BS, PD11/TIOC3DS, PD12/TIOC4AS, PD13/TIOC4BS, PD14/TIOC4CS, PD15/TIOC4DS, PD29/TIOC3BS, PD28/TIOC3DS, PD27/TIOC4AS, PD26/TIOC4BS, PD25/TIOC4CS, and PD24/TIOC4DS) for MTU2S in high-impedance state
Port output enable input pin 8	POE8	Input	Inputs a request signal to place pins (PE0/TIOC0A, PE1/TIOC0B, PE2/TIOC0C, and PA3/TIOC0D) for channel 0 in MTU2 in high-impedance state

Table 13.2 shows output-level comparisons with pin combinations.

Table 13.2 Pin Combinations

Pin Combination	I/O	Description					
PE9/TIOC3B and PE11/TIOC3D	Output	The high-current pins for the MTU2 are placed in					
PE12/TIOC4A and PE14/TIOC4C	_	high-impedance state when the pins simultaneously output an active level for one or					
PE13/TIOC4B and PE15/TIOC4D		more cycles of the peripheral clock ($P\phi$). (In the case of TOCS = 0 in timer output control register 1 (TOCR1) in the MTU2, low level when the output level select P (OLSP) bit is 0, or high level when the OLSP bit is 1. In the case of TOCS = 1, low level when the OLS3N, OLS3P, OLS2N, OLS2P, OLS1N, and OLS1P bits are 0 in TOCR2, or high level when these bits are 1.)					
		This active level comparison is done when the MTU2 output function or general output function is selected in the pin function controller. If another function is selected, the output level is not checked.					
		Pin combinations for output comparison and high- impedance control can be selected by POE2 registers.					
PE5/PD10/PD29/TIOC3BS and PE6/PD11/PD28/TIOC3DS	Output	The high-current pins for the MTU2S are placed in high-impedance state when the pins					
PE0/PD12/PD27/TIOC4AS and PE2/PD14/PD25/TIOC4CS	_	simultaneously output an active level for one or more cycles of the peripheral clock ($P\phi$). (In the case of TOCS = 0 in timer output control register					
PE1/PD13/PD26/TIOC4BS and PE3/PD15/PD24/TIOC4DS		1S (TOCR1S) in the MTU2S, low level when the output level select P (OLSP) bit is 0, or high level when the OLSP bit is 1. In the case of TOCS = 1, low level when the OLS3N, OLS3P, OLS2N, OLS2P, OLS1N, and OLS1P bits are 0 in TOCR2S, or high level when these bits are 1.)					
		This active level comparison is done when the MTU2S output function or general output function is selected in the pin function controller. If another function is selected, the output level is not checked.					
	,	Pin combinations for output comparison and high- impedance control can be selected by POE2 registers.					

13.3 Register Descriptions

The POE2 has the following registers.

All these registers are initialized by a power-on reset, but are not initialized by a manual reset or in sleep mode, software standby mode, or module standby mode.

Table 13.3 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Input level control/status register 1	ICSR1	R/W	H'0000	H'FFFE5000	16
Output level control/status register 1	OCSR1	R/W	H'0000	H'FFFE5002	16
Input level control/status register 2	ICSR2	R/W	H'0000	H'FFFE5004	16
Output level control/status register 2	OCSR2	R/W	H'0000	H'FFFE5006	16
Input level control/status register 3	ICSR3	R/W	H'0000	H'FFFE5008	16
Software port output enable register	SPOER	R/W	H'00	H'FFFE500A	8
Port output enable control register 1	POECR1	R/W	H'00	H'FFFE500B	8
Port output enable control register 2	POECR2	R/W	H'7700	H'FFFE500C	16

13.3.1 Input Level Control/Status Register 1 (ICSR1)

ICSR1 is a 16-bit readable/writable register that selects the $\overline{POE0}$, $\overline{POE1}^{*3}$, $\overline{POE2}^{*3}$, and $\overline{POE3}$ pin input modes, controls the enable/disable of interrupts, and indicates status.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	POE3F	POE2F	POE1F	POE0F	-	-	-	PIE1	POE3	M[1:0]	POE2	Л[1:0]	POE1	M[1:0]	POE0	M[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/(W)*1	R/(W)*1	R/(W)*1	R/(W)*1	R	R	R	R/W	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2

Notes: 1. Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15	POE3F	0	R/(W)*1	POE3 Flag
				Indicates that a high impedance request has been input to the $\overline{\text{POE3}}$ pin.
				[Clearing conditions]
				 By writing 0 to POE3F after reading POE3F = 1 (when the falling edge is selected by bits 7 and 6 in ICSR1) By writing 0 to POE3F after reading POE3F = 1 after a high level input to POE3 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 7 and 6 in ICSR1)
				[Setting condition]
				 When the input set by bits 7 and 6 in ICSR1 occurs at the POE3 pin

Bit	Bit Name	Initial Value	R/W	Description
				Description
14	POE2F	0	R/(W)*1	-
				Indicates that a high impedance request has been input to the POE2 pin.
				[Clearing conditions]
				 By writing 0 to POE2F after reading POE2F = 1 (when the falling edge is selected by bits 5 and 4 in
				ICSR1)
				 By writing 0 to POE2F after reading POE2F = 1 after a high level input to POE2 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 5 and 4 in ICSR1)
				[Setting condition]
				 When the input set by bits 5 and 4 in ICSR1 occurs at the POE2 pin
13	POE1F	0	R/(W)*1	POE1 Flag
				Indicates that a high impedance request has been input to the $\overline{\text{POE1}}$ pin.
				[Clearing conditions]
				 By writing 0 to POE1F after reading POE1F = 1 (when the falling edge is selected by bits 3 and 2 in ICSR1)
				 By writing 0 to POE1F after reading POE1F = 1 after a high level input to POE1 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 3 and 2 in ICSR1)
				[Setting condition]
				When the input set by bits 3 and 2 in ICSR1 occurs at the POE1 pin

Bit	Bit Name	Initial Value	R/W	Description							
12	POE0F	0	R/(W)*1	POE0 Flag							
				Indicates that a high impedance request has been input to the $\overline{\text{POE0}}$ pin.							
				[Clear conditions]							
				 By writing 0 to POE0F after reading POE0F = 1 (when the falling edge is selected by bits 1 and 0 in ICSR1) 							
				 By writing 0 to POE0F after reading POE0F = 1 after a high level input to POE0 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 1 and 0 in ICSR1) 							
				[Set condition]							
				 When the input set by bits 1 and 0 in ICSR1 occurs at the POE0 pin 							
11 to 9	_	All 0	R	When the input set by bits 1 and 0 in ICSR1 occurs a							
8	PIE1	0	R/W	Port Interrupt Enable 1							
				Enables or disables interrupt requests when any one of the POE0F to POE3F bits of the ICSR1 is set to 1.							
				0: Interrupt requests disabled							
				1: Interrupt requests enabled							
7, 6	POE3M[1:0]	00	R/W* ²	POE3 Mode							
				These bits select the input mode of the $\overline{\text{POE3}}$ pin.							
				00: Accept request on falling edge of POE3 input							
				01: Accept request when POE3 input has been sampled for 16 Pφ/8 clock pulses and all are low level.							
				10: Accept request when $\overline{\text{POE3}}$ input has been sampled for 16 P ϕ /16 clock pulses and all are low level.							
				11: Accept request when POE3 input has been sampled for 16 Pφ/128 clock pulses and all are low level.							

Bit	Bit Name	Initial Value	R/W	Description
5, 4	POE2M[1:0]	00	R/W* ²	POE2 Mode
				These bits select the input mode of the POE2 pin.
				00: Accept request on falling edge of POE2 input
				01: Accept request when POE2 input has been sampled for 16 Pφ/8 clock pulses and all are low level.
				 Accept request when POE2 input has been sampled for 16 Pφ/16 clock pulses and all are low level.
				11: Accept request when $\overline{POE2}$ input has been sampled for 16 P ϕ /128 clock pulses and all are low level.
3, 2	POE1M[1:0]	00	R/W* ²	POE1 Mode
				These bits select the input mode of the $\overline{\text{POE1}}$ pin.
				00: Accept request on falling edge of POE1 input
				01: Accept request when POE1 input has been sampled for 16 Po/8 clock pulses and all are low level.
				10: Accept request when POE1 input has been sampled for 16 Po/16 clock pulses and all are low level.
				 Accept request when POE1 input has been sampled for 16 Pφ/128 clock pulses and all are low level.
1, 0	POE0M[1:0]	00	R/W*2	POE0 Mode
				These bits select the input mode of the $\overline{\text{POE0}}$ pin.
				00: Accept request on falling edge of POE0 input
				01: Accept request when POE0 input has been sampled for 16 Po/8 clock pulses and all are low level.
				10: Accept request when POE0 input has been sampled for 16 P\phi/16 clock pulses and all are low level.
				11: Accept request when POE0 input has been sampled for 16 P\phi/128 clock pulses and all are low level.

- 2. Can be modified only once after a power-on reset.
- 3. POE1 and POE2 are not available in the SH7243.

13.3.2 Output Level Control/Status Register 1 (OCSR1)

OCSR1 is a 16-bit readable/writable register that controls the enable/disable of both output level comparison and interrupts, and indicates status.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OSF1	-	-	-	-	-	OCE1	OIE1	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/(W)*	R	R	R	R	R	R/W*2	R/W	R	R	R	R	R	R	R	R

Notes: 1. Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15	OSF1	0	R/(W)*1	Output Short Flag 1
				Indicates that any one of the three pairs of MTU2 2- phase outputs to be compared has simultaneously become an active level.
				[Clearing condition]
				• By writing 0 to OSF1 after reading OSF1 = 1
				[Setting condition]
				When any one of the three pairs of 2-phase outputs has simultaneously become an active level
14 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	OCE1	0	R/W* ²	Output Short High-Impedance Enable 1
				Specifies whether to place the pins in high-impedance state when the OSF1 bit in OCSR1 is set to 1.
				0: Does not place the pins in high-impedance state
				1: Places the pins in high-impedance state
8	OIE1	0	R/W	Output Short Interrupt Enable 1
				Enables or disables interrupt requests when the OSF1 bit in OCSR is set to 1.
				0: Interrupt requests disabled
				1: Interrupt requests enabled

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

2. Can be modified only once after a power-on reset.

13.3.3 Input Level Control/Status Register 2 (ICSR2)

ICSR2 is a 16-bit readable/writable register that selects the $\overline{\text{POE4}}$ to $\overline{\text{POE7}}^{*3}$ pin input modes, controls the enable/disable of interrupts, and indicates status.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	POE7F	POE6F	POE5F	POE4F	-	-	-	PIE2	POE7	M[1:0]	POE6I	M[1:0]	POE5	M[1:0]	POE4	M[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W: R/(W)*1 R/(W)*1 R/(W)*1 R/(W)*1					R	R	R	R/W	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2

Notes: 1. Only 0 can be written to clear the flag after 1 is read.

- 2. Can be modified only once after a power-on reset.
- 3. Only POE4 is available in the SH7243.

Bit	Bit Name	Initial Value	R/W	Description
15	POE7F	0	R/(W)*1	POE7 Flag
				Indicates that a high impedance request has been input to the $\overline{\text{POE7}}$ pin.
				[Clearing conditions]
				 By writing 0 to POE7F after reading POE7F = 1 (when the falling edge is selected by bits 7 and 6 in ICSR2)
				 By writing 0 to POE7F after reading POE7F = 1 after a high level input to POE7 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 7 and 6 in ICSR2)
				[Setting condition]
				 When the input condition set by bits 7 and 6 in ICSR2 occurs at the POE7 pin

Bit	Bit Name	Initial Value	R/W	Description
14	POE6F	0	R/(W)*1	POE6 Flag
				Indicates that a high impedance request has been input to the $\overline{\text{POE6}}$ pin.
				[Clearing conditions]
				 By writing 0 to POE6F after reading POE6F = 1 (when the falling edge is selected by bits 5 and 4 in ICSR2)
				 By writing 0 to POE6F after reading POE6F = 1 after a high level input to POE6 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 5 and 4 in ICSR2)
				[Setting condition]
				When the input condition set by bits 5 and 4 in ICSR2 occurs at the POE6 pin
13	POE5F	0	R/(W)*1	POE5 Flag
				Indicates that a high impedance request has been input to the $\overline{\text{POE5}}$ pin.
				[Clearing conditions]
				 By writing 0 to POE5F after reading POE5F = 1 (when the falling edge is selected by bits 3 and 2 in ICSR2)
				 By writing 0 to POE5F after reading POE5F = 1 after a high level input to POE5 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 3 and 2 in ICSR2)
				[Setting condition]
				When the input condition set by bits 3 and 2 in ICSR2 occurs at the POE5 pin

Bit	Bit Name	Initial Value	R/W	Description								
12	POE4F	0	R/(W)*1	POE4 Flag								
				Indicates that a high impedance request has been input to the $\overline{\text{POE4}}$ pin.								
				[Clearing conditions]								
				 By writing 0 to POE4F after reading POE4F = 1 (when the falling edge is selected by bits 1 and 0 in ICSR2) 								
				 By writing 0 to POE4F after reading POE4F = 1 after a high level input to POE4 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 1 and 0 in ICSR2) 								
				[Setting condition]								
				 When the input condition set by bits 1 and 0 in ICSR2 occurs at the POE4 pin 								
11 to 9	_	All 0	R	Reserved								
				These bits are always read as 0. The write value should always be 0.								
8	PIE2	0	R/W	Port Interrupt Enable 2								
				Enables or disables interrupt requests when any one of the POE4F to POE7F bits of the ICSR2 is set to 1.								
				0: Interrupt requests disabled								
				1: Interrupt requests enabled								
7, 6	POE7M[1:0]	00	R/W*2	POE7 Mode								
				These bits select the input mode of the $\overline{\text{POE7}}$ pin.								
				00: Accept request on falling edge of POE7 input								
				01: Accept request when POE7 input has been sampled for 16 Pφ/8 clock pulses and all are at a low level.								
				10: Accept request when POE7 input has been sampled for 16 P\(p \)/16 clock pulses and all are at a low level.								
				11: Accept request when POE7 input has been sampled for 16 Pφ/128 clock pulses and all are at a low level.								

Bit	Bit Name	Initial Value	R/W	Description
5, 4	POE6M[1:0]	00	R/W* ²	POE6 Mode
				These bits select the input mode of the $\overline{\text{POE6}}$ pin.
				00: Accept request on falling edge of POE6 input
				01: Accept request when POE6 input has been sampled for 16 Pφ/8 clock pulses and all are at a low level.
				10: Accept request when POE6 input has been sampled for 16 P\phi/16 clock pulses and all are at a low level.
				11: Accept request when $\overline{POE6}$ input has been sampled for 16 P ϕ /128 clock pulses and all are at a low level.
3, 2	POE5M[1:0]	00	R/W* ²	POE5 Mode
				These bits select the input mode of the $\overline{\text{POE5}}$ pin.
				00: Accept request on falling edge of POE5 input
				01: Accept request when POE5 input has been sampled for 16 Ph/8 clock pulses and all are at a low level.
				10: Accept request when POE5 input has been sampled for 16 P\phi/16 clock pulses and all are at a low level.
				11: Accept request when POE5 input has been sampled for 16 P\psi/128 clock pulses and all are at a low level.
1, 0	POE4M[1:0]	00	R/W* ²	POE4 Mode
				These bits select the input mode of the $\overline{\text{POE4}}$ pin.
				00: Accept request on falling edge of POE4 input
				01: Accept request when POE4 input has been sampled for 16 P\(\phi/8 \) clock pulses and all are at a low level.
				10: Accept request when POE4 input has been sampled for 16 P\phi/16 clock pulses and all are at a low level.
				11: Accept request when $\overline{POE4}$ input has been sampled for 16 P ϕ /128 clock pulses and all are at a low level.

13.3.4 Output Level Control/Status Register 2 (OCSR2)

OCSR2 is a 16-bit readable/writable register that controls the enable/disable of both output level comparison and interrupts, and indicates status.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OSF2	-	-	-	-	-	OCE2	OIE2	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/(W)*	1 R	R	R	R	R	R/W*2	R/W	R	R	R	R	R	R	R	R

Notes: 1. Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15	OSF2	0	R/(W)*1	Output Short Flag 2
				Indicates that any one of the three pairs of MTU2S 2- phase outputs to be compared has simultaneously become an active level.
				[Clearing condition]
				• By writing 0 to OSF2 after reading OSF2 = 1
				[Setting condition]
				 When any one of the three pairs of 2-phase outputs has simultaneously become an active level
14 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	OCE2	0	R/W*2	Output Short High-Impedance Enable 2
				Specifies whether to place the pins in high-impedance state when the OSF2 bit in OCSR2 is set to 1.
				0: Does not place the pins in high-impedance state
				1: Places the pins in high-impedance state

		Initial		
Bit	Bit Name	Value	R/W	Description
8	OIE2	0	R/W	Output Short Interrupt Enable 2
				Enables or disables interrupt requests when the OSF2 bit in OCSR2 is set to 1.
				0: Interrupt requests disabled
				1: Interrupt requests enabled
7 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

2. Can be modified only once after a power-on reset.

13.3.5 Input Level Control/Status Register 3 (ICSR3)

ICSR3 is a 16-bit readable/writable register that selects the $\overline{POE8}$ pin input mode, controls the enable/disable of interrupts, and indicates status.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	POE8F	-	-	POE8E	PIE3	-	-	-	-	-	-	POE8M[1:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/(W)*1	R	R	R/W*2	R/W	R	R	R	R	R	R	R/W*2 R/W*2	

Notes: 1. Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
12	POE8F	0	R/(W)* ¹	POE8 Flag
			()	Indicates that a high impedance request has been input to the POE8 pin.
				[Clearing conditions]
				 By writing 0 to POE8F after reading POE8F = 1 (when the falling edge is selected by bits 1 and 0 in ICSR3)
				 By writing 0 to POE8F after reading POE8F = 1 after a high level input to POE8 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 1 and 0 in ICSR3)
				[Setting condition]
				 When the input condition set by bits 1 and 0 in ICSR3 occurs at the POE8 pin
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	POE8E	0	R/W* ²	POE8 High-Impedance Enable
				Specifies whether to place the pins in high-impedance state when the POE8F bit in ICSR3 is set to 1.
				0: Does not place the pins in high-impedance state
				1: Places the pins in high-impedance state
8	PIE3	0	R/W	Port Interrupt Enable 3
				Enables or disables interrupt requests when the POE8 bit in ICSR3 is set to 1.
				0: Interrupt requests disabled
				1: Interrupt requests enabled
7 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
1, 0	POE8M[1:0]	00	R/W* ²	POE8 Mode
				These bits select the input mode of the $\overline{\text{POE8}}$ pin.
				00: Accept request on falling edge of POE8 input
				01: Accept request when POE8 input has been sampled for 16 Po/8 clock pulses and all are low level.
				10: Accept request when POE8 input has been sampled for 16 P∮/16 clock pulses and all are low level.
				11: Accept request when POE8 input has been sampled for 16 Po/128 clock pulses and all are low level.

2. Can be modified only once after a power-on reset.

13.3.6 Software Port Output Enable Register (SPOER)

SPOER is an 8-bit readable/writable register that controls high-impedance state of the pins.


Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	MTU2S HIZ	MTU2 CH0HIZ	MTU2 CH34HIZ
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	3 —	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2	MTU2SHIZ	0	R/W	MTU2S Output High-Impedance
				Specifies whether to place the high-current pins for the MTU2S in high-impedance state.
				0: Does not place the pins in high-impedance state
				[Clearing conditions]
				Power-on reset
				 By writing 0 to MTU2SHIZ after reading MTU2SHIZ = 1
				1: Places the pins in high-impedance state
				[Setting condition]
				By writing 1 to MTU2SHIZ
1	MTU2CH0HIZ	0	R/W	MTU2 Channel 0 Output High-Impedance
				Specifies whether to place the pins for channel 0 in the MTU2 in high-impedance state.
				0: Does not place the pins in high-impedance state
				[Clearing conditions]
				Power-on reset
				 By writing 0 to MTU2CH0HIZ after reading MTU2CH0HIZ = 1
				1: Places the pins in high-impedance state
				[Setting condition]
				By writing 1 to MTU2CH0HIZ
0	MTU2CH34HIZ	0	R/W	MTU2 Channel 3 and 4 Output High-Impedance
				Specifies whether to place the high-current pins for the MTU2 in high-impedance state.
				0: Does not place the pins in high-impedance state
				[Clearing conditions]
				Power-on reset
				 By writing 0 to MTU2CH34HIZ after reading MTU2CH34HIZ = 1
				1: Places the pins in high-impedance state
				[Setting condition]
				By writing 1 to MTU2CH34HIZ

13.3.7 Port Output Enable Control Register 1 (POECR1)

POECR1 is an 8-bit readable/writable register that controls high-impedance state of the pins.



Note: * Can be modified only once after a power-on reset.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	MTU2PE3ZE	0	R/W*	MTU2PE3 High-Impedance Enable
				Specifies whether to place the PE3/TIOC0D pin for channel 0 in the MTU2 in high-impedance state when either POE8F or MTU2CH0HIZ bit is set to 1.
				0: Does not place the pin in high-impedance state
				1: Places the pin in high-impedance state
2	MTU2PE2ZE	0	R/W*	MTU2PE2 High-Impedance Enable
				Specifies whether to place the PE2/TIOC0C pin for channel 0 in the MTU2 in high-impedance state when either POE8F or MTU2CH0HIZ bit is set to 1.
				0: Does not place the pin in high-impedance state
				1: Places the pin in high-impedance state
1	MTU2PE1ZE	0	R/W*	MTU2PE1 High-Impedance Enable
				Specifies whether to place the PE1/TIOC0B pin for channel 0 in the MTU2 in high-impedance state when either POE8F or MTU2CH0HIZ bit is set to 1.
				0: Does not place the pin in high-impedance state
				1: Places the pin in high-impedance state

Bit	Bit Name	Initial Value	R/W	Description
0	MTU2PE0ZE	0	R/W*	MTU2PE0 High-Impedance Enable
				Specifies whether to place the PE0/TIOC0A pin for channel 0 in the MTU2 in high-impedance state when either POE8F or MTU2CH0HIZ bit is set to 1.
				0: Does not place the pin in high-impedance state
				1: Places the pin in high-impedance state

13.3.8 Port Output Enable Control Register 2 (POECR2)

POECR2 is a 16-bit readable/writable register that controls high-impedance state of the pins.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	MTU2 P1CZE	MTU2 P2CZE	MTU2 P3CZE	-	MTU2S P1CZE	MTU2S P2CZE	MTU2S P3CZE	-			MTU2S P6CZE	-	MTU2S P7CZE	MTU2S P8CZE	MTU2S P9CZE
Initial value:	0	1	1	1	0	1	1	1	0	0	0	0	0	0	0	0
R/W:	R	R/W*	R/W*	R/W*	R	R/W*	R/W*	R/W*	R	R/W*	R/W*	R/W*	R	R/W*	R/W*	R/W*

Note: * Can be modified only once after a power-on reset.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	MTU2P1CZE	1	R/W*	MTU2 Port 1 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2 high-current PE9/TIOC3B and PE11/TIOC3D pins and to place them in high-impedance state when the OSF1 bit is set to 1 while the OCE1 bit is 1 or when any one of the POE0F, POE1F, POE2F, POE3F, and MTU2CH34HIZ bits is set to 1.
				0: Does not compare output levels or place the pins in high-impedance state
				Compares output levels and places the pins in high-impedance state

Bit	Bit Name	Initial Value	R/W	Description
13	MTU2P2CZE	1	R/W*	MTU2 Port 2 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2 high-current PE12/TIOC4A and PE14/TIOC4C pins and to place them in high-impedance state when the OSF1 bit is set to 1 while the OCE1 bit is 1 or when any one of the POE0F, POE1F, POE2F, POE3F, and MTU2CH34HIZ bits is set to 1.
				0: Does not compare output levels or place the pins in high-impedance state
				Compares output levels and places the pins in high-impedance state
12	MTU2P3CZE	1	R/W*	MTU2 Port 3 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2 high-current PE13/TIOC4B and PE15/TIOC4D pins and to place them in high-impedance state when the OSF1 bit is set to 1 while the OCE1 bit is 1 or when any one of the POE0F, POE1F, POE2F, POE3F, and MTU2CH34HIZ bits is set to 1.
				0: Does not compare output levels or place the pins in high-impedance state
				Compares output levels and places the pins in high-impedance state
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10	MTU2SP1CZE		R/W*	MTU2S Port 1 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2S high-current PE5/TIOC3BS and PE6/TIOC3DS pins and to place them in high-impedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, POE7F, and MTU2SHIZ bits is set to 1.
				0: Does not compare output levels or place the pins in high-impedance state.
				 Compares output levels and places the pins in high-impedance state.
9	MTU2SP2CZE	1	R/W*	MTU2S Port 2 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2S high-current PE0/TIOC4AS and PE2/TIOC4CS pins and to place them in high-impedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, POE7F, and MTU2SHIZ bits is set to 1.
				0: Does not compare output levels or place the pins in high-impedance state.
				Compares output levels and places the pins in high-impedance state.

Bit	Bit Name	Initial Value	R/W	Description
8	MTU2SP3CZE	1	R/W*	MTU2S Port 3 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2S high-current PE1/TIOC4BS and PE3/TIOC4DS pins and to place them in high-impedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, POE7F, and MTU2SHIZ bits is set to 1.
				0: Does not compare output levels or place the pins in high-impedance state.
				 Compares output levels and places the pins in high-impedance state.
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	MTU2SP4CZE	0	R/W*	MTU2S Port 4 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2S high-current PD10/TIOC3BS and PD11/TIOC3DS pins and to place them in high-impedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, POE7F, and MTU2SHIZ bits is set to 1.
				0: Does not compare output levels or place the pins in high-impedance state.
				Compares output levels and places the pins in high-impedance state.

Bit	Bit Name	Initial Value	R/W	Description
5	MTU2SP5CZE	0	R/W*	MTU2S Port 5 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2S high-current PD12/TIOC4AS and PD14/TIOC4CS pins and to place them in high-impedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, POE7F, and MTU2SHIZ bits is set to 1.
				0: Does not compare output levels or place the pins in high-impedance state.
				 Compares output levels and places the pins in high-impedance state.
4	MTU2SP6CZE	0	R/W*	MTU2S Port 6 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2S high-current PD13/TIOC4BS and PD15/TIOC4DS pins and to place them in high-impedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, POE7F, and MTU2SHIZ bits is set to 1.
				0: Does not compare output levels or place the pins in high-impedance state.
				 Compares output levels and places the pins in high-impedance state.
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2	MTU2SP7CZE		R/W*	MTU2S Port 7 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2S high-current PD29/TIOC3BS and PD28/TIOC3DS pins and to place them in high-impedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, POE7F, and MTU2SHIZ bits is set to 1.
				0: Does not compare output levels or place the pins in high-impedance state.
				 Compares output levels and places the pins in high-impedance state.
1	MTU2SP8CZE	0	R/W*	MTU2S Port 8 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2S high-current PD27/TIOC4AS and PD25/TIOC4CS pins and to place them in high-impedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, POE7F, and MTU2SHIZ bits is set to 1.
				0: Does not compare output levels or place the pins in high-impedance state.
				 Compares output levels and places the pins in high-impedance state.
0	MTU2SP9CZE	0	R/W*	MTU2S Port 9 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2S high-current PD26/TIOC4BS and PD24/TIOC4DS pins and to place them in high-impedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, POE7F, and MTU2SHIZ bits is set to 1.
				0: Does not compare output levels or place the pins in high-impedance state.
				Compares output levels and places the pins in high-impedance state.

13.4 Operation

Table 13.4 shows the target pins for high-impedance control and conditions to place the pins in high-impedance state.

Table 13.4 Target Pins and Conditions for High-Impedance Control

Pins	Conditions	Detailed Conditions
MTU2 high-current pins	Input level detection,	MTU2P1CZE
(PE9/TIOC3B and	output level comparison, or	((POE3F+POE2F+POE1F+POE0F) +
PE11/TIOC3D)	SPOER setting	(OSF1 • OCE1) + (MTU2CH34HIZ))
MTU2 high-current pins	Input level detection,	MTU2P2CZE
(PE12/TIOC4A and	output level comparison, or	((POE3F+POE2F+POE1F+POE0F) +
PE14/TIOC4C)	SPOER setting	(OSF1 • OCE1) + (MTU2CH34HIZ))
MTU2 high-current pins	Input level detection,	MTU2P3CZE
(PE13/TIOC4B and	output level comparison, or	((POE3F+POE2F+POE1F+POE0F) +
PE15/TIOC4D)	SPOER setting	(OSF1 • OCE1) + (MTU2CH34HIZ))
MTU2S high-current pins	Input level detection,	MTU2SP1CZE
(PE5/TIOC3BS and	output level comparison, or	((POE4F+POE5F+POE6F+POE7F) +
PE6/TIOC3DS)	SPOER setting	(OSF2 • OCE2) + (MTU2SHIZ))
MTU2S high-current pins	Input level detection,	MTU2SP2CZE
(PE0/TIOC4A and	output level comparison, or	((POE4F+POE5F+POE6F+POE7F) +
PE2/TIOC4CS)	SPOER setting	(OSF2 • OCE2) + (MTU2SHIZ))
MTU2S high-current pins	Input level detection,	MTU2SP3CZE
(PE1/TIOC4BS and	output level comparison, or	((POE4F+POE5F+POE6F+POE7F) +
PE3/TIOC4DS)	SPOER setting	(OSF2 • OCE2) + (MTU2SHIZ))
MTU2S high-current pins	Input level detection,	MTU2SP4CZE
(PD10/TIOC3BS and	output level comparison, or	((POE4F+POE5F+POE6F+POE7F)
PD11/TIOC3DS)	SPOER setting	+(OSF2 • OCE2) + (MTU2SHIZ))
MTU2S high-current pins	Input level detection,	MTU2SP5CZE
(PD12/TIOC4AS and	output level comparison, or	((POE4F+POE5F+POE6F+POE7F)
PD14/TIOC4CS)	SPOER setting	+(OSF2 • OCE2) + (MTU2SHIZ))
MTU2S high-current pins	Input level detection,	MTU2SP6CZE
(PD13/TIOC4BS and	output level comparison, or	((POE4F+POE5F+POE6F+POE7F)
PD15/TIOC4DS)	SPOER setting	+(OSF2 • OCE2) + (MTU2SHIZ))
MTU2S high-current pins	Input level detection,	MTU2SP7CZE
(PD29/TIOC3BS and	output level comparison, or	((POE4F+POE5F+POE6F+POE7F)
PD28/TIOC3DS)	SPOER setting	+(OSF2 • OCE2) + (MTU2SHIZ))

Pins	Conditions	Detailed Conditions
MTU2S high-current pins	Input level detection,	MTU2SP8CZE
(PD27/TIOC4AS and	output level comparison, or	((POE4F+POE5F+POE6F+POE7F)
PD25/TIOC4CS)	SPOER setting	+(OSF2 • OCE2) + (MTU2SHIZ))
MTU2S high-current pins	Input level detection,	MTU2SP9CZE
(PD26/TIOC4BS and	output level comparison, or	((POE4F+POE5F+POE6F+POE7F)
PD24/TIOC4DS)	SPOER setting	+(OSF2 • OCE2) + (MTU2SHIZ))
MTU2 CH0 pins (PE0/TIOC0A, PE1/TIOC0B, PE2/TIOC0C, and PE3/TIOC0D)	Input level detection or SPOER setting	MTU2PE0ZE to MTU2PE3ZE (POE8F • POE8E) +(MTU2CH0HIZ)

13.4.1 Input Level Detection Operation

If the input conditions set by ICSR1 to ICSR3 occur on the POE0 to POE8 pins, the high-current pins and the pins for channel 0 of the MTU2 are placed in high-impedance state. Note however, that these high-current and MTU2 pins enter high-impedance state only when general input/output function, MTU2 function, or MTU2S function is selected for these pins.

(1) Falling Edge Detection

When a change from a high to low level is input to the $\overline{POE0}$ to $\overline{POE8}$ pins, the high-current pins and the pins for channel 0 of the MTU2 are placed in high-impedance state.

Figure 13.2 shows the sample timing after the level changes in input to the $\overline{POE0}$ to $\overline{POE8}$ pins until the respective pins enter high-impedance state.




Figure 13.2 Falling Edge Detection

(2) Low-Level Detection

Figure 13.3 shows the low-level detection operation. Sixteen continuous low levels are sampled with the sampling clock selected by ICSR1 to ICSR3. If even one high level is detected during this interval, the low level is not accepted.

The timing when the high-current pins enter the high-impedance state after the sampling clock is input is the same in both falling-edge detection and in low-level detection.




Figure 13.3 Low-Level Detection Operation

13.4.2 Output-Level Compare Operation

Figure 13.4 shows an example of the output-level compare operation for the combination of TIOC3B and TIOC3D. The operation is the same for the other pin combinations.




Figure 13.4 Output-Level Compare Operation

13.4.3 Release from High-Impedance State

High-current pins that have entered high-impedance state due to input-level detection can be released either by returning them to their initial state with a power-on reset, or by clearing all of the flags in bits 15 to 12 (POE8F to POE0F) of ICSR1 to ICSR3. However, note that when low-level sampling is selected by bits 7 to 0 in ICSR1 to ICSR3, just writing 0 to a flag is ignored (the flag is not cleared); flags can be cleared by writing 0 to it only after a high level is input to one of the POE0 to POE8 pins and is sampled.

High-current pins that have entered high-impedance state due to output-level detection can be released either by returning them to their initial state with a power-on reset, or by clearing the flag in bit 15 (OCF1 and OCF2) in OCSR1 and OCSR2. However, note that just writing 0 to a flag is ignored (the flag is not cleared); flags can be cleared only after an inactive level is output from the high-current pins. Inactive-level outputs can be achieved by setting the MTU2 and MTU2S internal registers.

13.5 Interrupts

The POE2 issues a request to generate an interrupt when the specified condition is satisfied during input level detection or output level comparison. Table 13.5 shows the interrupt sources and their conditions.

Table 13.5 Interrupt Sources and Conditions

Name	Interrupt Source	Interrupt Flag	Condition
OEI1	Output enable interrupt 1	POE3F, POE2F, POE1F, POE0F, and OSF1	PIE1 • (POE3F + POE2F + POE1F + POE0F) + OIE1 • OSF1
OEI2	Output enable interrupt 2	POE8F	PIE3 • POE8F
OEI3	Output enable interrupt 3	POE4F, POE5F, POE6F, POE7F, and OSF2	PIE2 • (POE4F + POE5F + POE6F + POE7F) + OIE2 • OSF2

13.6 Usage Notes

13.6.1 Pins States when the Watchdog Timer has Issued a Power-on Reset

A power-on reset issued from the watchdog timer (WDT) initializes the pin-function controller (PFC) and all I/O port pins thus become general-purpose inputs in accord with the initial PFC settings. However, when a power-on reset is issued while the port-output enable (POE) setting is for high-impedance handling by the pins, the pins remain in the output state for an interval of one cycle of the peripheral clock $(P\phi)$ before switching to operation as general-purpose inputs.

The same condition applies when the WDT issues a power-on reset and short-circuit detection by the MTU2 has led to high-impedance handling by a pin.

Figure 13.5 shows the situation where timer output has been selected and the WDT issues a power-on reset while high-impedance handling is in progress due to the \overline{POE} input.




Figure 13.5 Pin States when the Watchdog Timer Issues a Power-on Reset

Section 14 Compare Match Timer (CMT)

This LSI has an on-chip compare match timer (CMT) consisting of a two-channel 16-bit timer. The CMT has a16-bit counter, and can generate interrupts at set intervals.

14.1 Features

- Independent selection of four counter input clocks at two channels
 Any of four internal clocks (Pφ/8, Pφ/32, Pφ/128, and Pφ/512) can be selected.
- Selection of DTC/DMA transfer request or interrupt request generation on compare match by DTC/DMA setting
- When not in use, the CMT can be stopped by halting its clock supply to reduce power consumption.

Figure 14.1 shows a block diagram of CMT.




Figure 14.1 Block Diagram of CMT

14.2 Register Descriptions

The CMT has the following registers.

Table 14.1 Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Common	Compare match timer start register	CMSTR	R/W	H'0000	H'FFFEC000	16
0	Compare match timer control/ status register_0	CMCSR_0	R/(W)*	H'0000	H'FFFEC002	16
	Compare match counter_0	CMCNT_0	R/W	H'0000	H'FFFEC004	16
	Compare match constant register_0	CMCOR_0	R/W	H'FFFF	H'FFFEC006	16
1	Compare match timer control/ status register_1	CMCSR_1	R/(W)*	H'0000	H'FFFEC008	16
	Compare match counter_1	CMCNT_1	R/W	H'0000	H'FFFEC00A	16
	Compare match constant register_1	CMCOR_1	R/W	H'FFFF	H'FFFEC00C	16

14.2.1 Compare Match Timer Start Register (CMSTR)

CMSTR is a 16-bit register that selects whether compare match counter (CMCNT) operates or is stopped.

CMSTR is initialized to H'0000 by a power-on reset or in software standby mode, but retains its previous value in module standby mode.


Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	STR1	STR0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	STR1	0	R/W	Count Start 1
				Specifies whether compare match counter_1 operates or is stopped.
				0: CMCNT_1 count is stopped
				1: CMCNT_1 count is started
0	STR0	0	R/W	Count Start 0
				Specifies whether compare match counter_0 operates or is stopped.
				0: CMCNT_0 count is stopped
				1: CMCNT_0 count is started

14.2.2 Compare Match Timer Control/Status Register (CMCSR)

CMCSR is a 16-bit register that indicates compare match generation, enables or disables interrupts, and selects the counter input clock.

CMCSR is initialized to H'0000 by a power-on reset or in software standby mode, but retains its previous value in module standby mode.



Note: * Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	CMF	0	R/(W)*	Compare Match Flag
				Indicates whether or not the values of CMCNT and CMCOR match.
				0: CMCNT and CMCOR values do not match.
				[Clearing condition]
				• When 0 is written to CMF after reading CMF = 1
				 When data is transferred after the DTC has been activated by CMI (except when the DTC transfer counter value has become H'000).
				 When data is transferred after the DMAC has been activated by CMI
				1: CMCNT and CMCOR values match
6	CMIE	0	R/W	Compare Match Interrupt Enable
				Enables or disables compare match interrupt (CMI) generation when CMCNT and CMCOR values match (CMF = 1).
				0: Compare match interrupt (CMI) disabled
				1: Compare match interrupt (CMI) enabled


Bit	Bit Name	Initial Value	R/W	Description
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	CKS[1:0]	00	R/W	Clock Select
				These bits select the clock to be input to CMCNT from four internal clocks obtained by dividing the peripheral clock (Pφ). When the STR bit in CMSTR is set to 1, CMCNT starts counting on the clock selected with bits CKS[1:0].
				00: Рф/8
				01: Pφ/32
				10: P
				11: Pø/512

Note: * Only 0 can be written to clear the flag after 1 is read.

14.2.3 Compare Match Counter (CMCNT)

CMCNT is a 16-bit register used as an up-counter. When the counter input clock is selected with bits CKS[1:0] in CMCSR, and the STR bit in CMSTR is set to 1, CMCNT starts counting using the selected clock. When the value in CMCNT and the value in compare match constant register (CMCOR) match, CMCNT is cleared to H'0000 and the CMF flag in CMCSR is set to 1.


CMCNT is initialized to H'0000 by a power-on reset or in software standby mode, but retains its previous value in module standby mode.



14.2.4 Compare Match Constant Register (CMCOR)

CMCOR is a 16-bit register that sets the interval up to a compare match with CMCNT.

CMCOR is initialized to H'FFFF by a power-on reset or in software standby mode, but retains its previous value in module standby mode.



14.3 Operation

14.3.1 Interval Count Operation

When an internal clock is selected with the CKS[1:0] bits in CMCSR and the STR bit in CMSTR is set to 1, CMCNT starts incrementing using the selected clock. When the values in CMCNT and CMCOR match, CMCNT is cleared to H'0000 and the CMF flag in CMCSR is set to 1. When the CMIE bit in CMCSR is set to 1 at this time, a compare match interrupt (CMI) is requested. CMCNT then starts counting up again from H'0000.

Figure 14.2 shows the operation of the compare match counter.




Figure 14.2 Counter Operation

14.3.2 CMCNT Count Timing

One of four clocks (P ϕ /8, P ϕ /32, P ϕ /128, and P ϕ /512) obtained by dividing the peripheral clock (P ϕ) can be selected with the CKS[1:0] bits in CMCSR. Figure 14.3 shows the timing.




Figure 14.3 Count Timing

14.4 Interrupts

14.4.1 Interrupt Sources and DTC/DMA Transfer Requests

The CMT has channels and each of them to which a different vector address is allocated has a compare match interrupt. When both the interrupt request flag (CMF) and the interrupt enable bit (CMIE) are set to 1, the corresponding interrupt request is output. When the interrupt is used to activate a CPU interrupt, the priority of channels can be changed by the interrupt controller settings. For details, see section 6, Interrupt Controller (INTC).

Clear the CMF bit to 0 by the user exception handling routine. If this operation is not carried out, another interrupt will be generated. The direct memory access controller (DMAC) can be set to be activated when a compare match interrupt is requested. In this case, an interrupt is not issued to the CPU. If the setting to activate the DMAC has not been made, an interrupt request is sent to the CPU. The CMF bit is automatically cleared to 0 when data is transferred by the DMAC.

The data transfer controller (DTC) can be activated by an interrupt request. In this case, the priority between channels is fixed. For details, refer to section 8, Data Transfer Controller (DTC).

Table 14.2 Interrupt Sources

Channel	Interrupt Source	Interrupt Enable Bit	Interrupt Flag	DMAC/DTC Activation	Priority
0	CMI0	CMIE	CMF	Possible	High
1	CMI1	CMIE	CMF	Possible	Low

14.4.2 Timing of Compare Match Flag Setting

When CMCOR and CMCNT match, a compare match signal is generated at the last state in which the values match (the timing when the CMCNT value is updated to H'0000) and the CMF bit in CMCSR is set to 1. That is, after a match between CMCOR and CMCNT, the compare match signal is not generated until the next CMCNT counter clock input. Figure 14.4 shows the timing of CMF bit setting.




Figure 14.4 Timing of CMF Setting

14.4.3 Timing of Compare Match Flag Clearing

The CMF bit in CMCSR is cleared by first, reading as 1 then writing to 0. However, in the case of the DMAC being activated, the CMF bit is automatically cleared to 0 when data is transferred by the DMAC.

14.5 Usage Notes

14.5.1 Conflict between Write and Compare-Match Processes of CMCNT

When the compare match signal is generated in the T2 cycle while writing to CMCNT, clearing CMCNT has priority over writing to it. In this case, CMCNT is not written to. Figure 14.5 shows the timing to clear the CMCNT counter.




Figure 14.5 Conflict between Write and Compare Match Processes of CMCNT

14.5.2 Conflict between Word-Write and Count-Up Processes of CMCNT

Even when the count-up occurs in the T2 cycle while writing to CMCNT in words, the writing has priority over the count-up. In this case, the count-up is not performed. Figure 14.6 shows the timing to write to CMCNT in words.




Figure 14.6 Conflict between Word-Write and Count-Up Processes of CMCNT

14.5.3 Conflict between Byte-Write and Count-Up Processes of CMCNT

Even when the count-up occurs in the T2 cycle while writing to CMCNT in bytes, the writing has priority over the count-up. In this case, the count-up is not performed. The byte data on the other side, which is not written to, is also not counted and the previous contents are retained.

Figure 14.7 shows the timing when the count-up occurs in the T2 cycle while writing to CMCNTH in bytes.




Figure 14.7 Conflict between Byte-Write and Count-Up Processes of CMCNT

14.5.4 Compare Match between CMCNT and CMCOR

Do not set a same value to CMCNT and CMCOR while the count operation of CMCNT is stopped.

Section 15 Watchdog Timer (WDT)

This LSI includes the watchdog timer (WDT), which externally outputs an overflow signal (WDTOVF) on overflow of the counter when the value of the counter has not been updated because of a system malfunction. The WDT can simultaneously generate an internal reset signal for the entire LSI.

The WDT is a single channel timer that counts up the clock oscillation settling period when the system leaves the temporary standby periods that occur when the clock frequency is changed. It can also be used as a general watchdog timer or interval timer.

15.1 Features

- Can be used to ensure the clock oscillation settling time
 The WDT is used in leaving the temporary standby periods that occur when the clock frequency is changed.
- Can switch between watchdog timer mode and interval timer mode.
- Outputs WDTOVF signal in watchdog timer mode
 When the counter overflows in watchdog timer mode, the WDTOVF signal is output
 externally. It is possible to select whether to reset the LSI internally when this happens. Either
 the power-on reset or manual reset signal can be selected as the internal reset type.
- Interrupt generation in interval timer mode
 An interval timer interrupt is generated when the counter overflows.
- Choice of eight counter input clocks
 Eight clocks (Pφ × 1 to Pφ × 1/16384) that are obtained by dividing the peripheral clock can be selected.

Figure 15.1 shows a block diagram of the WDT.




Figure 15.1 Block Diagram of WDT

15.2 Input/Output Pin

Table 15.1 shows the pin configuration of the WDT.

Table 15.1 Pin Configuration

Pin Name	Symbol	I/O	Function
Watchdog timer overflow	WDTOVF	Output	Outputs the counter overflow signal in watchdog timer mode

15.3 Register Descriptions

The WDT has the following registers.

Table 15.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Watchdog timer counter	WTCNT	R/W	H'00	H'FFFE0002	16*
Watchdog timer control/status register	WTCSR	R/W	H'18	H'FFFE0000	16*
Watchdog reset control/status register	WRCSR	R/W	H'1F	H'FFFE0004	16*

Note: * For the access size, see section 15.3.4, Notes on Register Access.


15.3.1 Watchdog Timer Counter (WTCNT)

WTCNT is an 8-bit readable/writable register that is incremented by cycles of the selected clock signal. When an overflow occurs, it generates a watchdog timer overflow signal (WDTOVF) in watchdog timer mode and an interrupt in interval timer mode.

WTCNT is initialized to H'00 by a power-on reset caused by the \overline{RES} pin or in software standby mode.

Use word access to write to WTCNT, writing H'5A in the upper byte. Use byte access to read from WTCNT.

Note: The method for writing to WTCNT differs from that for other registers to prevent erroneous writes. See section 15.3.4, Notes on Register Access, for details.



Watchdog Timer Control/Status Register (WTCSR) 15.3.2

WTCSR is an 8-bit readable/writable register composed of bits to select the clock used for the count, overflow flags, and timer enable bit.

WTCSR is initialized to H'18 by a power-on reset caused by the RES pin, an internal reset caused by the WDT, or in software standby mode.

Use word access to write to WTCSR, writing H'A5 in the upper byte. Use byte access to read from WTCSR.

The method for writing to WTCSR differs from that for other registers to prevent Note: erroneous writes. See section 15.3.4, Notes on Register Access, for details.

Bit:	7	6	5	4	3	2	1	0
	IOVF	WT/ĪT	TME	-	-		CKS[2:0]	
Initial value:	0	0	0	1	1	0	0	0
R/W:	R/(W)	R/W	R/W	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	IOVF	0	R/(W)	Interval Timer Overflow
				Indicates that WTCNT has overflowed in interval timer mode. This flag is not set in watchdog timer mode.
				0: No overflow
				1: WTCNT overflow in interval timer mode
				[Clearing condition]
				When 0 is written to IOVF after reading IOVF

Bit	Bit Name	Initial Value	R/W	Description	
6	WT/ĪT	0	R/W	Timer Mode Select	
				Selects whether to use the WDT as a watchdog timer or an interval timer.	
				0: Use as interval timer	
				1: Use as watchdog timer	
				Note: When the WTCNT overflows in watchdog timer mode, the WDTOVF signal is output externally. If this bit is modified when the WDT is running, the up-count may not be performed correctly.	
5	TME	0	R/W	Timer Enable	
				Starts and stops timer operation. Clear this bit to 0 when using the WDT in software standby mode or when changing the clock frequency.	
				0: Timer disabled	
				Count-up stops and WTCNT value is retained	
				1: Timer enabled	
4, 3	_	All 1	R	Reserved	
				These bits are always read as 1. The write value should always be 1.	

Bit	Bit Name	Initial Value	R/W	Description	1		
2 to 0	CKS[2:0]	000	R/W	Clock Select These bits select the clock to be used for the W count from the eight types obtainable by dividing peripheral clock (P\phi). The overflow period that is shown in the table is the value when the peripher clock (P\phi) is 40 MHz.			
				Bits 2 to 0	Clock Ratio	Overflow Cycle	
				000:	1 × P¢	6.4 μs	
				001:	1/64 × P¢	409.6 μs	
				010:	1/128 × P¢	819.2 ms	
				011:	1/256 × P¢	1.64 ms	
				100:	1/512 × P¢	3.3 ms	
				101:	1/1024 × P¢	6.6 ms	
				110:	1/4096 × P∳	26.2 ms	
				111:	1/16384 × P¢	104.9 ms	
				runn corre	If bits CKS[2:0] are modified when the WDT is running, the up-count may not be performed correctly. Ensure that these bits are modified only when the WDT is not running.		

15.3.3 Watchdog Reset Control/Status Register (WRCSR)

WRCSR is an 8-bit readable/writable register that controls output of the internal reset signal generated by watchdog timer counter (WTCNT) overflow.

WRCSR is initialized to H'1F by input of a reset signal from the \overline{RES} pin, but is not initialized by the internal reset signal generated by overflow of the WDT. WRCSR is initialized to H'1F in software standby mode.

Note: The method for writing to WRCSR differs from that for other registers to prevent erroneous writes. See section 15.3.4, Notes on Register Access, for details.

Bit:	7	6	5	4	3	2	1	0	
	WOVF	RSTE	RSTS	-	-	-	-	-]
Initial value:	0	0	0	1	1	1	1	1	-
R/W:	R/(W)	R/W	R/W	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description	
7	WOVF	0	R/(W)	Watchdog Timer Overflow	
				Indicates that the WTCNT has overflowed in watchdog timer mode. This bit is not set in interval timer mode.	
				0: No overflow	
				1: WTCNT has overflowed in watchdog timer mode	
				[Clearing condition]	
				When 0 is written to WOVF after reading WOVF	
6	RSTE	0	R/W	Reset Enable	
				Selects whether to generate a signal to reset the LSI internally if WTCNT overflows in watchdog timer mode. In interval timer mode, this setting is ignored.	
				0: Not reset when WTCNT overflows*	
				1: Reset when WTCNT overflows	
				Note: * LSI not reset internally, but WTCNT and WTCSR reset within WDT.	

		Initial		
Bit	Bit Name	Value	R/W	Description
5	RSTS	0	R/W	Reset Select
				Selects the type of reset when the WTCNT overflows in watchdog timer mode. In interval timer mode, this setting is ignored.
				0: Power-on reset
				1: Manual reset
4 to 0	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.

15.3.4 Notes on Register Access

The watchdog timer counter (WTCNT), watchdog timer control/status register (WTCSR), and watchdog reset control/status register (WRCSR) are more difficult to write to than other registers. The procedures for reading or writing to these registers are given below.

(1) Writing to WTCNT and WTCSR

These registers must be written by a word transfer instruction. They cannot be written by a byte or longword transfer instruction.

When writing to WTCNT, set the upper byte to H'5A and transfer the lower byte as the write data, as shown in figure 15.2. When writing to WTCSR, set the upper byte to H'A5 and transfer the lower byte as the write data. This transfer procedure writes the lower byte data to WTCNT or WTCSR.




Figure 15.2 Writing to WTCNT and WTCSR

(2) Writing to WRCSR

WRCSR must be written by a word access to address H'FFFE0004. It cannot be written by byte transfer or longword transfer instructions.

Procedures for writing 0 to WOVF (bit 7) and for writing to RSTE (bit 6) and RSTS (bit 5) are different, as shown in figure 15.3.

To write 0 to the WOVF bit, write H'A5 to the upper byte and write the write data to the lower byte. This clears the WOVF bit to 0. The RSTE and RSTS bits are not affected. To write to the RSTE and RSTS bits, the upper byte must be H'5A and the lower byte must be the write data. The values of bits 6 and 5 of the lower byte are transferred to the RSTE and RSTS bits, respectively. The WOVF bit is not affected.




Figure 15.3 Writing to WRCSR

(3) Reading from WTCNT, WTCSR, and WRCSR

WTCNT, WTCSR, and WRCSR are read in a method similar to other registers. WTCSR is allocated to address H'FFFE0000, WTCNT to address H'FFFE0002, and WRCSR to address H'FFFE0004. Byte transfer instructions must be used for reading from these registers.

WDT Usage 15.4

15.4.1 **Changing the Frequency**

To change the frequency used by the PLL, use the WDT.

- 1. Before changing the frequency, always clear the TME bit in WTCSR to 0. When the TME bit is 1, an erroneous reset or interval timer interrupt may be generated when the count overflows.
- 2. Set the type of count clock used in the CKS[2:0] bits in WTCSR and the initial value of the counter in WTCNT. These values should ensure that the time till count overflow is longer than the clock oscillation settling time.
- 3. When the frequency control register (FRQCR) is written to, this LSI stops temporarily. The WDT starts counting.
- 4. When the WDT count overflows, the CPG resumes supplying the clock and this LSI resumes operation. The WOVF flag in WRCSR is not set when this happens.
- 5. The counter stops at the value of H'00.
- 6. Before changing WTCNT after execution of the frequency change instruction, always confirm that the value of WTCNT is H'00 by reading from WTCNT.

15.4.2 Using Watchdog Timer Mode

- 1. Set the WT/IT bit in WTCSR to 1, the type of count clock in the CKS[2:0] bits in WTCSR, whether this LSI is to be reset internally or not in the RSTE bit in WRCSR, the reset type if it is generated in the RSTS bit in WRCSR, and the initial value of the counter in WTCNT.
- 2. Set the TME bit in WTCSR to 1 to start the count in watchdog timer mode.
- 3. While operating in watchdog timer mode, rewrite the counter periodically to H'00 to prevent the counter from overflowing.
- 4. When the counter overflows, the WDT sets the WOVF flag in WRCSR to 1, and the WDTOVF signal is output externally (figure 15.4). The WDTOVF signal can be used to reset the system. The WDTOVF signal is output for 64 × Pφ clock cycles.
- 5. If the RSTE bit in WRCSR is set to 1, a signal to reset the inside of this LSI can be generated simultaneously with the WDTOVF signal. Either power-on reset or manual reset can be selected for this interrupt by the RSTS bit in WRCSR. The internal reset signal is output for $128 \times P\phi$ clock cycles.
- 6. When a WDT overflow reset is generated simultaneously with a reset input on the \overline{RES} pin, the \overline{RES} pin reset takes priority, and the WOVF bit in WRCSR is cleared to 0.
- 7. Since WTCSR is initialized by an internal reset caused by the WDT, the TME bit in WTCSR is cleared to 0. This makes the counter stop (be initialized). To use the WDT in watchdog timer mode again, after clearing the WOVF flag in WRCSR, set watchdog timer mode again.




Figure 15.4 Operation in Watchdog Timer Mode

15.4.3 Using Interval Timer Mode

When operating in interval timer mode, interval timer interrupts are generated at every overflow of the counter. This enables interrupts to be generated at set periods.

- 1. Clear the WT/IT bit in WTCSR to 0, set the type of count clock in the CKS[2:0] bits in WTCSR, and set the initial value of the counter in WTCNT.
- 2. Set the TME bit in WTCSR to 1 to start the count in interval timer mode.
- 3. When the counter overflows, the WDT sets the IOVF bit in WTCSR to 1 and an interval timer interrupt request is sent to the INTC. The counter then resumes counting.




Figure 15.5 Operation in Interval Timer Mode

15.5 Interrupt Source

The watchdog timer has the interval timer interrupt (ITI).

Table 15.3 gives details on this interrupt source.

The interval timer interrupt (ITI) is generated when the interval timer overflow flag (IOVF) in the watchdog timer control/status register (WTCSR) is set to 1.

Clearing the interrupt flag bit to 0 cancels the interrupt request.

Table 15.3 Interrupt Source

Abbreviation	Interrupt Source	Interrupt Enable Bit	Interrupt Flag
ITI	Interval timer interrupt	_	Interval timer overflow flag (IOVF)

15.6 Usage Notes

Pay attention to the following points when using the WDT in either the interval timer or watchdog timer mode.

15.6.1 Timer Variation

After timer operation has started, the period from the power-on reset point to the first count up timing of WTCNT varies depending on the time period that is set by the TME bit of WTCSR. The shortest such time period is thus one cycle of the peripheral clock, $P\phi$, while the longest is the result of frequency division according to the value in the CKS[2:0] bits. The timing of subsequent incrementation is in accord with the selected frequency division ratio. Accordingly, this time difference is referred to as timer variation.

This also applies to the timing of the first incrementation after WTCNT has been written to during timer operation.

15.6.2 Prohibition against Setting H'FF to WTCNT

When the value in WTCNT reaches H'FF, the WDT assumes that an overflow has occurred. Accordingly, when H'FF is set in WTCNT, an interval timer interrupt or WDT reset will occur immediately, regardless of the current clock selection by the CKS[2:0] bits.

15.6.3 System Reset by WDTOVF Signal

If the \overline{WDTOVF} signal is input to the \overline{RES} pin of this LSI, this LSI cannot be initialized correctly.

Avoid input of the $\overline{\text{WDTOVF}}$ signal to the $\overline{\text{RES}}$ pin of this LSI through glue logic circuits. To reset the entire system with the $\overline{\text{WDTOVF}}$ signal, use the circuit shown in figure 15.6.




Figure 15.6 Example of System Reset Circuit Using WDTOVF Signal

15.6.4 Manual Reset in Watchdog Timer Mode

When a manual reset occurs in watchdog timer mode, the internal bus (I bus) cycle is continued. If a manual reset occurs while the bus is released or during DMAC burst transfer, manual reset exception handling will be pended until the CPU acquires the bus mastership.

15.6.5 Connection of the WDTOVF Pin

When the \overline{WDTOVF} pin is not in use, leave the pin open-circuit. The \overline{WDTOVF} pin should not be pulled down. If pulling down is required, connect a resistor whose value is at least 1 M Ω .

Section 16 Serial Communication Interface (SCI)

This LSI has four channels (SH7286 and SH7285) or two channels (SH7243) of independent serial communication interface (SCI). The SCI can handle both asynchronous and clock synchronous serial communication. In asynchronous serial communication mode, serial data communication can be carried out with standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). A function is also provided for serial communication between processors (multiprocessor communication function).

16.1 Features

- · Choice of asynchronous or clock synchronous serial communication mode
- Asynchronous mode:
 - Serial data communication is performed by start-stop in character units. The SCIF can communicate with a universal asynchronous receiver/transmitter (UART), an asynchronous communication interface adapter (ACIA), or any other communications chip that employs a standard asynchronous serial system. There are twelve selectable serial data communication formats.
 - Data length: 7 or 8 bits
 - Stop bit length: 1 or 2 bits
 - Parity: Even, odd, or none
 - Multiprocessor communications
 - Receive error detection: Parity, overrun, and framing errors
 - Break detection: Break is detected by reading the RXD pin level directly when a framing error occurs.
- Clock synchronous mode:
 - Serial data communication is synchronized with a clock signal. The SCIF can communicate
 with other chips having a clock synchronous communication function.
 - Data length: 8 bits
 - Receive error detection: Overrun errors
- Full duplex communication: The transmitting and receiving sections are independent, so the SCI can transmit and receive simultaneously. Both sections use double buffering, so high-speed continuous data transfer is possible in both the transmit and receive directions.
- On-chip baud rate generator with selectable bit rates
- Internal or external transmit/receive clock source: From either baud rate generator (internal clock) or SCK pin (external clock)

- Choice of LSB-first or MSB-first data transfer (except for 7-bit data in asynchronous mode)
- Four types of interrupts: There are four interrupt sources, transmit-data-empty, transmit end, receive-data-full, and receive error interrupts, and each interrupt can be requested independently. The data transfer controller (DTC) can be activated by the transmit-data-empty interrupt or receive-data-full interrupt to transfer data.
- Module standby mode can be set

Figure 16.1 shows a block diagram of the SCI.




Figure 16.1 Block Diagram of SCI

16.2 Input/Output Pins

The SCI has the serial pins summarized in table 16.1.

Table 16.1 Pin Configuration

Channel	Pin Name*	I/O	Function
0	SCK0	I/O	SCI0 clock input/output
	RXD0	Input	SCI0 receive data input
	TXD0	Output	SCI0 transmit data output
1	SCK1	I/O	SCI1 clock input/output (SH7286 and SH7285)
	RXD1	Input	SCI1 receive data input (SH7286 and SH7285)
	TXD1	Output	SCI1 transmit data output (SH7286 and SH7285)
2	SCK2	I/O	SCI2 clock input/output
	RXD2	Input	SCI2 receive data input
	TXD2	Output	SCI2 transmit data output
4	SCK4	I/O	SCI4 clock input/output (SH7286 and SH7285)
	RXD4	Input	SCI4 receive data input (SH7286 and SH7285)
	TXD4	Output	SCI4 transmit data output (SH7286 and SH7285)

Note: * Pin names SCK, RXD, and TXD are used in the description for all channels, omitting the channel designation.

16.3 Register Descriptions

The SCI has the following registers for each channel. For details on register addresses and register states during each processing, refer to section 30, List of Registers.

Table 16.2 Register Configuration

Channel	Register Name	Abbrevia- tion	R/W	Initial Value	Address	Access Size
0	Serial mode register_0	SCSMR_0	R/W	H'00	H'FFFF8000	8
	Bit rate register_0	SCBRR_0	R/W	H'FF	H'FFFF8002	8
	Serial control register_0	SCSCR_0	R/W	H'00	H'FFFF8004	8
	Transmit data register_0	SCTDR_0	R/W	_	H'FFFF8006	8
	Serial status register_0	SCSSR_0	R/W	H'84	H'FFFF8008	8
	Receive data register_0	SCRDR_0	R	_	H'FFFF800A	8
	Serial direction control register_0	SCSDCR_0	R/W	H'F2	H'FFFF800C	8
	Serial port register_0	SCSPTR_0	R/W	H'0x	H'FFFF800E	8
1	Serial mode register_1	SCSMR_1	R/W	H'00	H'FFFF8800	8
(only for SH7286	Bit rate register_1	SCBRR_1	R/W	H'FF	H'FFFF8802	8
and	Serial control register_1	SCSCR_1	R/W	H'00	H'FFFF8804	8
SH7285)	Transmit data register_1	SCTDR_1	R/W	_	H'FFFF8806	8
	Serial status register_1	SCSSR_1	R/W	H'84	H'FFFF8808	8
	Receive data register_1	SCRDR_1	R	_	H'FFFF880A	8
	Serial direction control register_1	SCSDCR_1	R/W	H'F2	H'FFFF880C	8
	Serial port register_1	SCSPTR_1	R/W	H'0x	H'FFFF880E	8
2	Serial mode register_2	SCSMR_2	R/W	H'00	H'FFFF9000	8
	Bit rate register_2	SCBRR_2	R/W	H'FF	H'FFFF9002	8
	Serial control register_2	SCSCR_2	R/W	H'00	H'FFFF9004	8
	Transmit data register_2	SCTDR_2	R/W	_	H'FFFF9006	8
	Serial status register_2	SCSSR_2	R/W	H'84	H'FFFF9008	8
	Receive data register_2	SCRDR_2	R	_	H'FFFF900A	8
	Serial direction control register_2	SCSDCR_2	R/W	H'F2	H'FFFF900C	8
	Serial port register_2	SCSPTR_2	R/W	H'0x	H'FFFF900E	8

Channel	Register Name	Abbrevia- tion	R/W	Initial Value	Address	Access Size
4	Serial mode register_4	SCSMR_4	R/W	H'00	H'FFFFA000	8
(only for SH7286	Bit rate register_4	SCBRR_4	R/W	H'FF	H'FFFFA002	8
and	Serial control register_4	SCSCR_4	R/W	H'00	H'FFFFA004	8
SH7285)	Transmit data register_4	SCTDR_4	R/W	_	H'FFFFA006	8
	Serial status register_4	SCSSR_4	R/W	H'84	H'FFFFA008	8
	Receive data register_4	SCRDR_4	R	_	H'FFFFA00A	8
	Serial direction control register_4	SCSDCR_4	R/W	H'F2	H'FFFFA00C	8
	Serial port register_4	SCSPTR_4	R/W	H'0x	H'FFFFA00E	8

16.3.1 Receive Shift Register (SCRSR)

SCRSR receives serial data. Data input at the RXD pin is loaded into SCRSR in the order received, LSB (bit 0) first, converting the data to parallel form. When one byte has been received, it is automatically transferred to SCRDR. The CPU cannot read or write to SCRSR directly.



16.3.2 Receive Data Register (SCRDR)

SCRDR is a register that stores serial receive data. After receiving one byte of serial data, the SCI transfers the received data from the receive shift register (SCRSR) into SCRDR for storage and completes operation. After that, SCRSR is ready to receive data.


Since SCRSR and SCRDR work as a double buffer in this way, data can be received continuously.

SCRDR is a read-only register and cannot be written to by the CPU.



16.3.3 Transmit Shift Register (SCTSR)

SCTSR transmits serial data. The SCI loads transmit data from the transmit data register (SCTDR) into SCTSR, then transmits the data serially from the TXD pin, LSB (bit 0) first. After transmitting one data byte, the SCI automatically loads the next transmit data from SCTDR into SCTSR and starts transmitting again. If the TDRE flag in the serial status register (SCSSR) is set to 1, the SCI does not transfer data from SCTDR to SCTSR. The CPU cannot read or write to SCTSR directly.



16.3.4 Transmit Data Register (SCTDR)

SCTDR is an 8-bit register that stores data for serial transmission. When the SCI detects that the transmit shift register (SCTSR) is empty, it moves transmit data written in the SCTDR into SCTSR and starts serial transmission. If the next transmit data has been written to SCTDR during serial transmission from SCTSR, the SCI can transmit data continuously. SCTDR can always be written or read to by the CPU.



16.3.5 Serial Mode Register (SCSMR)

SCSMR is an 8-bit register that specifies the SCI serial communication format and selects the clock source for the baud rate generator.

The CPU can always read and write to SCSMR.

Bit:	7	6	5	4	3	2	1	0	
	C/A	CHR	PE	O/E	STOP	MP	CKS	[1:0]	
Initial value:	0	0	0	0	0	0	0	0	•
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	


Bit	Bit Name	Initial value	R/W	Description
7	C/A	0	R/W	Communication Mode
				Selects whether the SCI operates in asynchronous or clock synchronous mode.
				0: Asynchronous mode
				1: Clock synchronous mode
6	CHR	0	R/W	Character Length
				Selects 7-bit or 8-bit data in asynchronous mode. In the clock synchronous mode, the data length is always eight bits, regardless of the CHR setting. When 7-bit data is selected, the MSB (bit 7) of the transmit data register is not transmitted.
				0: 8-bit data
				1: 7-bit data
5	PE	0	R/W	Parity Enable
				Selects whether to add a parity bit to transmit data and to check the parity of receive data, in asynchronous mode. In clock synchronous mode, a parity bit is neither added nor checked, regardless of the PE setting.
				0: Parity bit not added or checked
				1: Parity bit added and checked*
				Note: * When PE is set to 1, an even or odd parity bit is added to transmit data, depending on the parity mode (O/E) setting. Receive data parity is checked according to the even/odd (O/E) mode setting.

Bit	Bit Name	Initial value	R/W	Description
4	O/E	0	R/W	Parity mode
				Selects even or odd parity when parity bits are added and checked. The O/E setting is used only in asynchronous mode and only when the parity enable bit (PE) is set to 1 to enable parity addition and checking. The O/E setting is ignored in clock synchronous mode, or in asynchronous mode when parity addition and checking is disabled.
				0: Even parity
				1: Odd parity
				If even parity is selected, the parity bit is added to transmit data to make an even number of 1s in the transmitted character and parity bit combined. Receive data is checked to see if it has an even number of 1s in the received character and parity bit combined.
				If odd parity is selected, the parity bit is added to transmit data to make an odd number of 1s in the transmitted character and parity bit combined. Receive data is checked to see if it has an odd number of 1s in the received character and parity bit combined.
3	STOP	0	R/W	Stop Bit Length
				Selects one or two bits as the stop bit length in asynchronous mode. This setting is used only in asynchronous mode. It is ignored in clock synchronous mode because no stop bits are added.
				0: One stop bit*1
				1: Two stop bits* ²
				When receiving, only the first stop bit is checked, regardless of the STOP bit setting. If the second stop bit is 1, it is treated as a stop bit, but if the second stop bit is 0, it is treated as the start bit of the next incoming character.
				Notes: 1. When transmitting, a single 1-bit is added at the end of each transmitted character.
				When transmitting, two 1 bits are added at the end of each transmitted character.
2	MP	0	R/W	Multiprocessor Mode (only in asynchronous mode)
				Enables or disables multiprocessor mode. The PE and O/E bit settings are ignored in multiprocessor mode.
				0: Multiprocessor mode disabled
				1: Multiprocessor mode enabled

Bit	Bit Name	Initial value	R/W	Description
1, 0	CKS[1:0]	00	R/W	Clock Select 1 and 0
				Select the internal clock source of the on-chip baud rate generator. Four clock sources are available; P ϕ , P ϕ /4, P ϕ /16, and P ϕ /64.
				For further information on the clock source, bit rate register settings, and baud rate, see section 16.3.10, Bit Rate Register (SCBRR).
				00: Рф
				01: P
				10: Pø/16
				11: Pø/64
				Note: P¢: Peripheral clock

16.3.6 Serial Control Register (SCSCR)

SCSCR is an 8-bit register that enables or disables SCI transmission/reception and interrupt requests and selects the transmit/receive clock source. The CPU can always read and write to SCSCR.



		Initial		
Bit	Bit Name	value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				Enables or disables a transmit-data-empty interrupt (TXI) to be issued when the TDRE flag in the serial status register (SCSSR) is set to 1 after serial transmit data is sent from the transmit data register (SCTDR) to the transmit shift register (SCTSR).
				TXI can be canceled by clearing the TDRE flag to 0 after reading TDRE = 1 or by clearing the TIE bit to 0.
				Transmit-data-empty interrupt request (TXI) is disabled
				1: Transmit-data-empty interrupt request (TXI) is enabled
6	RIE	0	R/W	Receive Interrupt Enable
				Enables or disables a receive-data-full interrupt (RXI) and a receive error interrupt (ERI) to be issued when the RDRF flag in SCSSR is set to 1 after the serial data received is transferred from the receive shift register (SCRSR) to the receive data register (SCRDR).
				RXI can be canceled by clearing the RDRF flag after reading RDRF =1. ERI can be canceled by clearing the FER, PER, or ORER flag to 0 after reading 1 from the flag. Both RXI and ERI can also be canceled by clearing the RIE bit to 0.
				Receive-data-full interrupt (RXI) and receive-error interrupt (ERI) requests are disabled
				Receive-data-full interrupt (RXI) and receive-error interrupt (ERI) requests are enabled

Bit	Bit Name	Initial value	R/W	Description
5	TE	0	R/W	Transmit Enable
				Enables or disables the SCI serial transmitter.
				0: Transmitter disabled*1
				1: Transmitter enabled*2
				Notes: 1. The TDRE flag in SCSSR is fixed at 1.
				 Serial transmission starts after writing transmit data into SCTDR and clearing the TDRE flag in SCSSR to 0 while the transmitter is enabled. Select the transmit format in the serial mode register (SCSMR) before setting TE to 1.
4	RE	0	R/W	Receive Enable
				Enables or disables the SCI serial receiver.
				0: Receiver disabled*1
				1: Receiver enabled* ²
				Notes: 1. Clearing RE to 0 does not affect the receive flags (RDRF, FER, PER, and ORER). These flags retain their previous values.
				 Serial reception starts when a start bit is detected in asynchronous mode, or synchronous clock input is detected in clock synchronous mode. Select the receive format in SCSMR before setting RE to 1.
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (only when MP = 1 in SCSMR in asynchronous mode)
				When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped and setting of the RDRF, FER, and ORER status flags in SCSSR is prohibited. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared to 0 and normal receiving operation is resumed. For details, refer to section 16.4.4, Multiprocessor Communication Function.

Bit	Bit Name	Initial value	R/W	Description
2	TEIE	0	R/W	Transmit End Interrupt Enable
				Enables or disables a transmit end interrupt (TEI) to be issued when no valid transmit data is found in SCTDR during MSB data transmission.
				TEI can be canceled by clearing the TEND flag to 0 (by clearing the TDRE flag in SCSSR to 0 after reading TDRE = 1) or by clearing the TEIE bit to 0.
				0: Transmit end interrupt request (TEI) is disabled
				1: Transmit end interrupt request (TEI) is enabled
1, 0	CKE[1:0]	00	R/W	Clock Enable 1 and 0
				Select the SCI clock source and enable or disable clock output from the SCK pin. Depending on the combination of CKE1 and CKE0, the SCK pin can be used for serial clock output or serial clock input.
				When selecting the clock output in clock synchronous mode, set the C/\overline{A} bit in SCSMR to 1 and then set bits CKE1 and CKE0. For details on clock source selection, refer to table 16.14.
				Asynchronous mode
				00: Internal clock, SCK pin used for input pin (The input signal is ignored.)
				01: Internal clock, SCK pin used for clock output*1
				10: External clock, SCK pin used for clock input*2
				11: External clock, SCK pin used for clock input*2
				Clock synchronous mode
				00: Internal clock, SCK pin used for synchronous clock output
				01: Internal clock, SCK pin used for synchronous clock output
				10: External clock, SCK pin used for synchronous clock input
				11: External clock, SCK pin used for synchronous clock input
				Notes: 1. The output clock frequency is 16 times the bit rate.
				The input clock frequency is 16 times the bit rate.

16.3.7 Serial Status Register (SCSSR)

SCSSR is an 8-bit register that contains status flags to indicate the SCI operating state.

The CPU can always read and write to SCSSR, but cannot write 1 to status flags TDRE, RDRF, ORER, PER, and FER. These flags can be cleared to 0 only after 1 is read from the flags. The TEND flag is a read-only bit and cannot be modified.

Bit:	7	6	5	4	3	2	1	0		
	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT		
Initial value:	1	0	0	0	0	1	0	0		
R/W: R/(W)* R/(W)* R/(W)* R/(W)* R R R/W										

Note: * Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

Bit	Bit Name	Initial value	R/W	Description
7	TDRE	1	R/(W)*	
				Indicates whether data has been transferred from the transmit data register (SCTDR) to the transmit shift register (SCTSR) and SCTDR has become ready to be written with next serial transmit data.
				0: Indicates that SCTDR holds valid transmit data
				[Clearing conditions]
				• When 0 is written to TDRE after reading TDRE = 1
				 When the DTC is activated by a TXI interrupt and transmit data is transferred to SCTDR while the DISEL bit of MRB in the DTC is 0 (except when the DTC transfer counter value has become H'0000).
				Indicates that SCTDR does not hold valid transmit data
				[Setting conditions]
				By a power-on reset or in module standby mode
				• When the TE bit in SCSCR is 0
				 When data is transferred from SCTDR to SCTSR and data can be written to SCTDR

Bit	Bit Name	Initial value	R/W	Description
6	RDRF	0	R/(W)*	Receive Data Register Full
				Indicates that the received data is stored in the receive data register (SCRDR).
				0: Indicates that valid received data is not stored in SCRDR
				[Clearing conditions]
				 By a power-on reset or in module standby mode When 0 is written to RDRF after reading RDRF = 1 When the DTC is activated by an RXI interrupt and data is transferred from SCRDR while the DISEL bit of MRB in the DTC is 0 (except when the DTC transfer counter value has become H'0000). Indicates that valid received data is stored in SCRDR
				[Setting condition]
				 When serial reception ends normally and receive data is transferred from SCRSR to SCRDR
				Note: SCRDR and the RDRF flag are not affected and retain their previous states even if an error is detected during data reception or if the RE bit in the serial control register (SCSCR) is cleared to 0. If reception of the next data is completed while the RDRF flag is still set to 1, an overrun error will occur and the received data will be lost.

Bit	Bit Name	Initial value	R/W	Description
5	ORER	0	R/(W)*	Overrun Error
				Indicates that an overrun error occurred during reception, causing abnormal termination.
				0: Indicates that reception is in progress or was completed successfully*1
				[Clearing conditions]
				By a power-on reset or in module standby mode
				• When 0 is written to ORER after reading ORER = 1
				1: Indicates that an overrun error occurred during reception* ²
				[Setting condition]
				• When the next serial reception is completed while RDRF = 1
				Notes: 1. The ORER flag is not affected and retains its previous value when the RE bit in SCSCR is cleared to 0.
				 The receive data prior to the overrun error is retained in SCRDR, and the data received subsequently is lost. Subsequent serial reception cannot be continued while the ORER flag is set to 1.

Bit	Bit Name	Initial value	R/W	Description
4	FER	0	R/(W)*	Framing Error
				Indicates that a framing error occurred during data reception in asynchronous mode, causing abnormal termination.
				0: Indicates that reception is in progress or was completed successfully*1
				[Clearing conditions]
				By a power-on reset or in module standby mode
				• When 0 is written to FER after reading FER = 1
				Indicates that a framing error occurred during reception
				[Setting condition]
				 When the SCI founds that the stop bit at the end of the received data is 0 after completing reception*²
				Notes: 1. The FER flag is not affected and retains its previous value when the RE bit in SCSCR is cleared to 0.
				2. In 2-stop-bit mode, only the first stop bit is checked for a value to 1; the second stop bit is not checked. If a framing error occurs, the receive data is transferred to SCRDR but the RDRF flag is not set. Subsequent serial reception cannot be continued while the FER flag is set to 1.

Bit	Bit Name	Initial value	R/W	Description
3	PER	0	R/(W)*	Parity Error
				Indicates that a parity error occurred during data reception in asynchronous mode, causing abnormal termination.
				0: Indicates that reception is in progress or was completed successfully*1
				[Clearing conditions]
				By a power-on reset or in module standby mode
				• When 0 is written to PER after reading PER = 1
				1: Indicates that a parity error occurred during reception* ²
				[Setting condition]
				When the number of 1s in the received data and
				parity does not match the even or odd parity specified by the O/\overline{E} bit in the serial mode register (SCSMR).
				Notes: 1. The PER flag is not affected and retains its previous value when the RE bit in SCSCR is cleared to 0.
				 If a parity error occurs, the receive data is transferred to SCRDR but the RDRF flag is not set. Subsequent serial reception cannot be continued while the PER flag is set to 1.

		Initial		
Bit	Bit Name	value	R/W	Description
2	TEND	1	R	Transmit End
				Indicates that no valid data was in SCTDR during transmission of the last bit of the transmit character and transmission has ended.
				The TEND flag is read-only and cannot be modified.
				0: Indicates that transmission is in progress
				[Clearing condition]
				• When 0 is written to TDRE after reading TDRE = 1
				1: Indicates that transmission has ended
				[Setting conditions]
				By a power-on reset or in module standby mode
				 When the TE bit in SCSCR is 0
				 When TDRE = 1 during transmission of the last bit of a 1-byte serial transmit character
				Note: The TEND flag value becomes undefined if data is written to SCTDR by activating the DTC by a TXI interrupt. In this case, do not use the TEND flag as the transmit end flag.
1	MPB	0	R	Multiprocessor Bit
				Stores the multiprocessor bit found in the receive data. When the RE bit in SCSCR is cleared to 0, its previous state is retained.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				Specifies the multiprocessor bit value to be added to the transmit frame.

Note: * Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

16.3.8 Serial Port Register (SCSPTR)

SCSPTR is an 8-bit register that controls input/output and data for the ports multiplexed with the SCI function pins. Data to be output through the TXD pin can be specified to control break of serial transfer. Through bits 3 and 2, data reading and writing through the SCK pin can be specified. Bit 7 enables or disables RXI interrupts. The CPU can always read and write to SCSPTR. When reading the value on the SCI pins, use the respective port register. For details, refer to section 24, I/O Ports.

Bit:	7	6	5	4	3	2	1	0
	EIO	-	-	-	SPB1IO	SPB1DT	-	SPB0DT
Initial value:	0	0	0	0	0 ι	Jndefined	d 0	1
R/W:	R/W	_	_	_	R/W	W	_	W

		Initial		
Bit	Bit Name	value	R/W	Description
7	EIO	0	R/W	Error Interrupt Only
				Enables or disables RXI interrupts. While the EIO bit is set to 1, the SCI does not request an RXI interrupt to the CPU even if the RIE bit is set to 1.
				 The RIE bit enables or disables RXI and ERI interrupts. While the RIE bit is 1, RXI and ERI interrupts are sent to the INTC.
				1: While the RIE bit is 1, only the ERI interrupt is sent to the INTC.
6 to 4	_	All 0	_	Reserved
				These bits are always read as 0. The write value should always be 0.
3	SPB1IO	0	R/W	Clock Port Input/Output in Serial Port
				Specifies the input/output direction of the SCK pin in the serial port. To output the data specified in the SPB1DT bit through the SCK pin as a port output pin, set the C/\overline{A} bit in SCSMR and the CKE1 and CKE0 bits in SCSCR to 0.
				0: Does not output the SPB1DT bit value through the SCK pin.
				1: Outputs the SPB1DT bit value through the SCK pin.

Bit	Bit Name	Initial value	R/W	Description				
2	SPB1DT	Undefined	W	Clock Port Data in Serial Port				
				Specifies the data output through the SCK pin in the serial port. Output should be enabled by the SPB1IO bit (for details, refer to the SPB1IO bit description). When output is enabled, the SPB1DT bit value is output through the SCK pin.				
				0: Low level is	output			
				1: High level is	output			
1	_	0	_	Reserved				
				This bit is alway always be 0.	ys read as 0. T	he write value should		
0	SPB0DT	1	W	Serial Port Break Data				
				Controls the TXD pin by the TE bit in SCSCR.				
				However, TXD pin function should be selected by the pin function controller (PFC). This is a read-only bit. The read value is undefined.				
				TE bit setting in SCSCR	SPB0DT bit setting	TXD pin state		
				0	0	Low output		
				0	1	High output (initial state)		
				1	*	Transmit data output in accord with serial core logic.		
				Note: *	Don't care			

16.3.9 Serial Direction Control Register (SCSDCR)

The DIR bit in the serial direction control register (SCSDCR) selects LSB-first or MSB-first transfer. With an 8-bit data length, LSB-first/MSB-first selection is available regardless of the communication mode.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	DIR	-	-	-
Initial value:	1	1	1	1	0	0	1	0
R/W:	R	R	R	R	R/W	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
3	DIR	0	R/W	Data Transfer Direction
				Selects the serial/parallel conversion format. Valid for an 8-bit transmit/receive format.
				0: SCTDR contents are transmitted in LSB-first order Receive data is stored in SCRDR in LSB-first
				1: SCTDR contents are transmitted in MSB-first order Receive data is stored in SCRDR in MSB-first
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
1	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
0	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

16.3.10 Bit Rate Register (SCBRR)

SCBRR is an 8-bit register that, together with the baud rate generator clock source selected by the CKS1 and CKS0 bits in the serial mode register (SCSMR), determines the serial transmit/receive bit rate.

The CPU can always read and write to SCBRR.

The SCBRR setting is calculated as follows:



Asynchronous mode:

• When the ABCS bit in serial extended mode register (SCSEMR) is 0

$$N = \frac{P\phi}{64 \times 2^{2n-1} \times B} \times 10^{6} - 1$$

• When the ABCS bit in serial extended mode register (SCSEMR) is 1

$$N = \frac{P\phi}{32 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Clock synchronous mode:

$$N = \frac{P\phi}{8 \times 2^{2n-1} \times B} \times 10^{6} - 1$$

B: Bit rate (bits/s)

N: SCBRR setting for baud rate generator $(0 \le N \le 255)$ (The setting value should satisfy the electrical characteristics.)

Po: Operating frequency for peripheral modules (MHz)

n: Baud rate generator clock source (n = 0, 1, 2, 3) (for the clock sources and values of n, see table 16.3.)

Table 16.3 SCSMR Settings

SCSMR	Settings
SUSIVIN	Settiligs

n	Clock Source	CKS1	CKS0	
0	Рф	0	0	
1	Рф/4	0	1	
2	Рф/16	1	0	
3	Рф/64	1	1	

Note: The bit rate error in asynchronous is given by the following formula:

• When the ABCS bit in serial extended mode register (SCSEMR) is 0

Error (%) =
$$\left\{ \frac{P\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

• When the ABCS bit in serial extended mode register (SCSEMR) is 1

Error (%) =
$$\left\{ \frac{P\phi \times 10^6}{(N+1) \times B \times 32 \times 2^{2n-1}} - 1 \right\} \times 100$$

Tables 16.4 to 16.6 show examples of SCBRR settings in asynchronous mode, and tables 16.7 to 16.9 show examples of SCBRR settings in clock synchronous mode.

Table 16.4 Bit Rates and SCBRR Settings in Asynchronous Mode (1)

Pφ (MHz)

Bit		10)		1	2		1	4		1	6		1	8		2	20
Rate (bits/s)	n	N	Error (%)															
110	2	177	-0.25	2	212	0.03	2	248	-0.17	3	70	0.03	3	79	-0.12	3	88	-0.25
150	2	129	0.16	2	155	0.16	2	181	0.16	2	207	0.16	2	233	0.16	3	64	0.16
300	2	64	0.16	2	77	0.16	2	90	0.16	2	103	0.16	2	116	0.16	2	129	0.16
600	1	129	0.16	1	155	0.16	1	181	0.16	1	207	0.16	1	233	0.16	2	64	0.16
1200	1	64	0.16	1	77	0.16	1	90	0.16	1	103	0.16	1	116	0.16	1	129	0.16
2400	0	129	0.16	0	155	0.16	0	181	0.16	0	207	0.16	0	233	0.16	1	64	0.16
4800	0	64	0.16	0	77	0.16	0	90	0.16	0	103	0.16	0	116	0.16	0	129	0.16
9600	0	32	-1.36	0	38	0.16	0	45	-0.93	0	51	0.16	0	58	-0.69	0	64	0.16
14400	0	21	-1.36	0	25	0.16	0	29	1.27	0	34	-0.79	0	38	0.16	0	42	0.94
19200	0	15	1.73	0	19	-2.34	0	22	-0.93	0	25	0.16	0	28	1.02	0	32	-1.36
28800	0	10	-1.36	0	12	0.16	0	14	1.27	0	16	2.12	0	19	-2.34	0	21	-1.36
31250	0	9	0.00	0	11	0.00	0	13	0.00	0	15	0.00	0	17	0.00	0	19	0.00
38400	0	7	1.73	0	9	-2.34	0	10	3.57	0	12	0.16	0	14	-2.34	0	15	1.73

Mar 23, 2011

Table 16.5 Bit Rates and SCBRR Settings in Asynchronous Mode (2)

Pφ (MHz)

Bit		22	2		2	4		2	:6		2	8		3	0		3	2
Rate (bits/s)	n	N	Error (%)															
110	3	97	-0.35	3	106	-0.44	3	114	0.36	3	123	0.23	3	132	0.13	3	141	0.03
150	3	71	-0.54	3	77	0.16	3	84	-0.43	3	90	0.16	3	97	-0.35	3	103	0.16
300	2	142	0.16	2	155	0.16	2	168	0.16	2	181	0.16	2	194	0.16	2	207	0.16
600	2	71	-0.54	2	77	0.16	2	84	-0.43	2	90	0.16	2	97	-0.35	2	103	0.16
1200	1	142	0.16	1	155	0.16	1	168	0.16	1	181	0.16	1	194	0.16	1	207	0.16
2400	1	71	-0.54	1	77	0.16	1	84	-0.43	1	90	0.16	1	97	-0.35	1	103	0.16
4800	0	142	0.16	0	155	0.16	0	168	0.16	0	181	0.16	0	194	0.16	0	207	0.16
9600	0	71	-0.54	0	77	0.16	0	84	-0.43	0	90	0.16	0	97	-0.35	0	103	0.16
14400	0	47	-0.54	0	51	0.16	0	55	0.76	0	60	-0.39	0	64	0.16	0	68	0.64
19200	0	35	-0.54	0	38	0.16	0	41	0.76	0	45	-0.93	0	48	-0.35	0	51	0.16
28800	0	23	-0.54	0	25	0.16	0	27	0.76	0	29	1.27	0	32	-1.36	0	34	-0.79
31250	0	21	0.00	0	23	0.00	0	25	0.00	0	27	0.00	0	29	0.00	0	31	0.00
38400	0	17	-0.54	0	19	-2.34	0	20	0.76	0	22	-0.93	0	23	1.73	0	25	0.16

Table 16.6 Bit Rates and SCBRR Settings in Asynchronous Mode (3)

Pφ (MHz)

Bit		34			36			38			40			50	
Rate (bits/s)	n	N	Error (%)												
110	3	150	-0.05	3	159	-0.12	3	168	0.19	3	177	-0.25	3	221	-0.02
150	3	110	-0.29	3	116	0.16	3	123	-0.24	3	129	0.16	3	162	-0.15
300	2	220	0.16	2	233	0.16	2	246	0.16	3	64	0.16	3	80	0.47
600	2	110	-0.29	2	116	0.16	2	123	-0.24	2	129	0.16	2	162	-0.15
1200	1	220	0.16	1	233	0.16	1	246	0.16	2	64	0.16	2	80	0.47
2400	1	110	-0.29	1	116	0.16	1	123	-0.24	1	129	0.16	1	162	-0.15
4800	0	220	0.16	0	233	0.16	0	246	0.16	1	64	0.16	1	80	0.47
9600	0	110	-0.29	0	116	0.16	0	123	-0.24	0	129	0.16	0	162	-0.15
14400	0	73	-0.29	0	77	0.16	0	81	0.57	0	86	-0.22	0	108	-0.45
19200	0	54	0.62	0	58	-0.69	0	61	-0.24	0	64	0.16	0	80	0.47
28800	0	36	-0.29	0	38	0.16	0	40	0.57	0	42	0.94	0	53	0.47
31250	0	33	0.00	0	35	0.00	0	37	0.00	0	39	0.00	0	49	0
38400	0	27	-1.18	0	28	1.02	0	30	-0.24	0	32	-1.36	0	40	-0.76

0*

Bit Rates and SCBRR Settings in Clock Synchronous Mode (1) **Table 16.7**

P_φ (MHz) **Bit Rate** (bits/s) Ν Ν Ν Ν Ν Ν n n n n n n

0*

Table 16.8 Bit Rates and SCBRR Settings in Clock Synchronous Mode (2)

Pφ (MHz) **Bit Rate** (bits/s) n Ν Ν Ν Ν Ν Ν n n n n n

Table 16.9 Bit Rates and SCBRR Settings in Clock Synchronous Mode (3)

		Pφ (MHz)														
Bit Rate		34		36		38		40		50						
(bits/s)	n	N	n	N	n	N	n	N	n	N						
250																
500																
1000	3	132	3	140	3	147	3	155	3	194						
2500	2	212	2	224	2	237	2	249	3	77						
5000	2	105	2	112	2	118	2	124	2	155						
10000	1	212	1	224	1	237	1	249	2	77						
25000	1	84	1	89	1	94	1	99	1	124						
50000	0	169	0	179	0	189	0	199	0	249						
100000	0	84	0	89	0	94	0	99	0	124						
250000	0	33	0	35	0	37	0	39	0	49						
500000	0	16	0	17	0	18	0	19	0	24						
1000000	_	_	0	8	_	_	0	9	_	_						
2500000	_	_	_	_	_	_	0	3	0	4						
5000000	_	_	_	_	_	_	0	1								

[Legend]

Blank: No setting possible

—: Setting possible, but error occurs

*: Continuous transmission/reception is disabled.

Note: Settings with an error of 1% or less are recommended.

Table 16.10 indicates the maximum bit rates in asynchronous mode when the baud rate generator is used. Tables 16.11 and 16.12 list the maximum rates for external clock input.

Table 16.10 Maximum Bit Rates for Various Frequencies with Baud Rate Generator (Asynchronous Mode)

			Settings
Pφ (MHz)	Maximum Bit Rate (bits/s)	n	N
10	312500	0	0
12	375000	0	0
14	437500	0	0
16	500000	0	0
18	562500	0	0
20	625000	0	0
22	687500	0	0
24	750000	0	0
26	812500	0	0
28	875000	0	0
30	937500	0	0
32	1000000	0	0
34	1062500	0	0
36	1125000	0	0
38	1187500	0	0
40	1250000	0	0
50	1562500	0	0

Mar 23, 2011

Table 16.11 Maximum Bit Rates with External Clock Input (Asynchronous Mode)

Pφ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
10	2.5000	156250
12	3.0000	187500
14	3.5000	218750
16	4.0000	250000
18	4.5000	281250
20	5.0000	312500
22	5.5000	343750
24	6.0000	375000
26	6.5000	406250
28	7.0000	437500
30	7.5000	468750
32	8.0000	500000
34	8.5000	531250
36	9.0000	562500
38	9.5000	593750
40	10.0000	625000
50	12.5000	781250

Table 16.12 Maximum Bit Rates with External Clock Input (Clock Synchronous Mode)

Pφ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
10	1.6667	1666666.7
12	2.0000	2000000.0
14	2.3333	2333333.3
16	2.6667	2666666.7
18	3.0000	3000000.0
20	3.3333	3333333.3
22	3.6667	3666666.7
24	4.0000	4000000.0
26	4.3333	4333333.3
28	4.6667	4666666.7
30	5.0000	5000000.0
32	5.3333	5333333.3
34	5.6667	5666666.7
36	6.0000	6000000.0
38	6.3333	6333333.3
40	6.6667	6666666.7
50	8.3333	8333333.3

Operation 16.4

16.4.1 Overview

For serial communication, the SCI has an asynchronous mode in which characters are synchronized individually, and a clock synchronous mode in which communication is synchronized with clock pulses.

Asynchronous or clock synchronous mode is selected and the transmit format is specified in the serial mode register (SCSMR) as shown in table 16.13. The SCI clock source is selected by the combination of the C/A bit in SCSMR and the CKE1 and CKE0 bits in the serial control register (SCSCR) as shown in table 16.14.

(1) Asynchronous Mode

- Data length is selectable: 7 or 8 bits.
- Parity bit is selectable. So is the stop bit length (1 or 2 bits). The combination of the preceding selections constitutes the communication format and character length.
- In receiving, it is possible to detect framing errors, parity errors, overrun errors, and breaks.
- An internal or external clock can be selected as the SCI clock source.
 - When an internal clock is selected, the SCI operates using the clock supplied by the onchip baud rate generator and can output a clock with a frequency 16 times the bit rate.
 - When an external clock is selected, the external clock input must have a frequency 16 times the bit rate. (The on-chip baud rate generator is not used.)

(2) Clock Synchronous Mode

- The transmission/reception format has a fixed 8-bit data length.
- In receiving, it is possible to detect overrun errors.
- An internal or external clock can be selected as the SCI clock source.
 - When an internal clock is selected, the SCI operates using the on-chip baud rate generator, and outputs a serial clock signal to external devices.
 - When an external clock is selected, the SCI operates on the input serial clock. The on-chip baud rate generator is not used.

Table 16.13 SCSMR Settings and SCI Communication Formats

5	SCSMR	Settin	gs		SCI Communication Format								
Bit 7 C/A	Bit 6 CHR	Bit 5 PE	Bit 3 STOP	Mode	Data Length	Parity Bit	Stop Bit Length						
0	0	0	0	Asynchronous	8-bit	Not set	1 bit						
			1	-			2 bits						
		1	0	_		Set	1 bit						
			1	-			2 bits						
	1	0	0	_	7-bit	Not set	1 bit						
			1	-			2 bits						
		1	0	_		Set	1 bit						
			1				2 bits						
1	Х	х	х	Clock synchronous	8-bit	Not set	None						

[Legend]

x: Don't care

Table 16.14 SCSMR and SCSCR Settings and SCI Clock Source Selection

SCSMR SCSCR Settings

Bit 7 C/Ā	Bit 1 CKE1	Bit 0 CKE0	Mode	Clock Source	SCK Pin Function
0	0	0	Asynchronous	Internal	SCI does not use the SCK pin.
		1	_		Clock with a frequency 16 times the bit rate is output.
	1 0		External	Input a clock with frequency 16 times the	
		1	_		bit rate.
1	0	0	Clock	Internal	Serial clock is output.
		1	synchronous		
	1	0	_	External	Input the serial clock.
		1	_		

16.4.2 Operation in Asynchronous Mode

In asynchronous mode, each transmitted or received character begins with a start bit and ends with a stop bit. Serial communication is synchronized one character at a time.

The transmitting and receiving sections of the SCI are independent, so full duplex communication is possible. Both the transmitter and receiver have a double-buffered structure so that data can be read or written during transmission or reception, enabling continuous data transfer.

Figure 16.2 shows the general format of asynchronous serial communication. In asynchronous serial communication, the communication line is normally held in the mark (high) state. The SCI monitors the line and starts serial communication when the line goes to the space (low) state, indicating a start bit. One serial character consists of a start bit (low), data (LSB first), parity bit (high or low), and stop bit (high), in that order.

When receiving in asynchronous mode, the SCI synchronizes at the falling edge of the start bit. The SCI samples each data bit on the eighth pulse of a clock with a frequency 16 times the bit rate. Receive data is latched at the center of each bit.




Figure 16.2 Example of Data Format in Asynchronous Communication (8-Bit Data with Parity and Two Stop Bits)

(1) Transmit/Receive Formats

Table 16.15 shows the transfer formats that can be selected in asynchronous mode. Any of 12 transfer formats can be selected according to the SCSMR settings.

Table 16.15 Serial Transfer Formats (Asynchronous Mode)

	SCSMR	Settings	\$			Seria	ıl Tra	nsfer	Form	at and	d Fra	me Le	ength		
CHR	PE	MP	STOP	1	2	3	4	5	6	7	8	9	10	11	12
0	0	0	0	s				8-bit	data				STOF	-)	
0	0	0	1	s				8-bit	data				STOP	STOP	
0	1	0	0	s				8-bit	data				Р	STOP	
0	1	0	1	s				8-bit	data				Р	STOP	STOP
1	0	0	0	s			7-	-bit da	ta			STOP	-		
1	0	0	1	S			7-	-bit da	ta			STOP	STOP	-	
1	1	0	0	s			7-	-bit da	ta			Р	STOP	-	
1	1	0	1	s			7-	-bit da	ta			Р	STOP	STOP	
0	х	1	0	s				8-bit	data				MPB	STOP	
0	х	1	1	S				8-bit	data				MPB	STOP	STOP
1	х	1	0	S			7-	-bit da	ta			MPB	STOP	-	
1	х	1	1	s			7	-bit da	ta			MPB	STOP	STOP	

[Legend]

S: Start bit STOP: Stop bit P: Parity bit

MPB: Multiprocessor bit

x: Don't care

(2) Clock

An internal clock generated by the on-chip baud rate generator or an external clock input from the SCK pin can be selected as the SCI transmit/receive clock. The clock source is selected by the C/\overline{A} bit in the serial mode register (SCSMR) and bits CKE1 and CKE0 in the serial control register (SCSCR) (table 16.14).

When an external clock is input at the SCK pin, it must have a frequency equal to 16 times the desired bit rate.

When the SCI operates on an internal clock, it can output a clock signal at the SCK pin. The frequency of this output clock is equal to 16 times the desired bit rate.

Transmitting and Receiving Data (3)

SCI Initialization (Asynchronous Mode)

Before transmitting or receiving, clear the TE and RE bits to 0 in the serial control register (SCSCR), then initialize the SCI as follows.

When changing the operation mode or the communication format, always clear the TE and RE bits to 0 before following the procedure given below. Clearing the TE bit to 0 sets the TDRE flag to 1 and initializes the transmit shift register (SCTSR). Clearing the RE bit to 0, however, does not initialize the RDRF, PER, FER, and ORER flags or receive data register (SCRDR), which retain their previous contents.

When an external clock is used, the clock should not be stopped during initialization or subsequent operation. SCI operation becomes unreliable if the clock is stopped.




Figure 16.3 Sample Flowchart for SCI Initialization

Transmitting Serial Data (Asynchronous Mode)

Figure 16.4 shows a sample flowchart for serial transmission. Use the following procedure for serial data transmission after enabling the SCI for transmission.




Figure 16.4 Sample Flowchart for Transmitting Serial Data

In serial transmission, the SCI operates as described below.

- The SCI monitors the TDRE flag in the serial status register (SCSSR). If it is cleared to 0, the SCI recognizes that data has been written to the transmit data register (SCTDR) and transfers the data from SCTDR to the transmit shift register (SCTSR).
- 2. After transferring data from SCTDR to SCTSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit in the serial control register (SCSCR) is set to 1 at this time, a transmit-data-empty interrupt (TXI) request is generated.

The serial transmit data is sent from the TXD pin in the following order.

- A. Start bit: One-bit 0 is output.
- B. Transmit data: 8-bit or 7-bit data is output in LSB-first order.
- C. Parity bit or multiprocessor bit: One parity bit (even or odd parity) or one multiprocessor bit is output. (A format in which neither parity nor multiprocessor bit is output can also be selected.)
- D. Stop bit(s): One or two 1 bits (stop bits) are output.
- E. Mark state: 1 is output continuously until the start bit that starts the next transmission is sent.
- 3. The SCI checks the TDRE flag at the timing for sending the stop bit.

 If the TDRE flag is 0, the data is transferred from SCTDR to SCTSR, the stop bit is sent, and then serial transmission of the next frame is started.
 - If the TDRE flag is 1, the TEND flag in SCSSR is set to 1, the stop bit is sent, and then the "mark state" is entered in which 1 is output. If the TEIE bit in SCSCR is set to 1 at this time, a TEI interrupt request is generated.

Figure 16.5 shows an example of the operation for transmission.




Figure 16.5 Example of Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)

• Receiving Serial Data (Asynchronous Mode)

Figure 16.6 shows a sample flowchart for serial reception. Use the following procedure for serial data reception after enabling the SCI for reception.




Figure 16.6 Sample Flowchart for Receiving Serial Data (1)




Figure 16.6 Sample Flowchart for Receiving Serial Data (2)

In serial reception, the SCI operates as described below.

- 1. The SCI monitors the transmission line, and if a 0 start bit is detected, performs internal synchronization and starts reception.
- 2. The received data is stored in SCRSR in LSB-to-MSB order.
- 3. The parity bit and stop bit are received.
 - After receiving these bits, the SCI carries out the following checks.
 - A. Parity check: The SCI counts the number of 1s in the received data and checks whether the count matches the even or odd parity specified by the O/E bit in the serial mode register (SCSMR).
 - B. Stop bit check: The SCI checks whether the stop bit is 1. If there are two stop bits, only the first is checked.
 - C. Status check: The SCI checks whether the RDRF flag is 0 and the received data can be transferred from the receive shift register (SCRSR) to SCRDR.

If all the above checks are passed, the RDRF flag is set to 1 and the received data is stored in SCRDR. If a receive error is detected, the SCI operates as shown in table 16.16.

Note: When a receive error occurs, subsequent reception cannot be continued. In addition, the RDRF flag will not be set to 1 after reception; be sure to clear the error flag to 0.

4. If the EIO bit in SCSPTR is cleared to 0 and the RIE bit in SCSCR is set to 1 when the RDRF flag changes to 1, a receive-data-full interrupt (RXI) request is generated. If the RIE bit in SCSCR is set to 1 when the ORER, PER, or FER flag changes to 1, a receive error interrupt (ERI) request is generated.

Table 16.16 Receive Errors and Error Conditions

Receive Error	Abbreviation	Error Condition	Data Transfer
Overrun error	ORER	When the next data reception is completed while the RDRF flag in SCSSR is set to 1	The received data is not transferred from SCRSR to SCRDR.
Framing error	FER	When the stop bit is 0	The received data is transferred from SCRSR to SCRDR.
Parity error	PER	When the received data does not match the even or odd parity specified in SCSMR	The received data is transferred from SCRSR to SCRDR.

Figure 16.7 shows an example of the operation for reception.




Figure 16.7 Example of SCI Receive Operation (8-Bit Data, Parity, One Stop Bit)

16.4.3 Clock Synchronous Mode

In clock synchronous mode, the SCIF transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication.

The SCI transmitter and receiver are independent, so full-duplex communication is possible while sharing the same clock. Both the transmitter and receiver have a double-buffered structure so that data can be read or written during transmission or reception, enabling continuous data transfer.

Figure 16.8 shows the general format in clock synchronous serial communication.




Figure 16.8 Data Format in Clock Synchronous Communication

In clock synchronous serial communication, each data bit is output on the communication line from one falling edge of the serial clock to the next. Data is guaranteed valid at the rising edge of the serial clock. In each character, the serial data bits are transmitted in order from the LSB (first) to the MSB (last). After output of the MSB, the communication line remains in the state of the MSB.

In clock synchronous mode, the SCI transmits or receives data by synchronizing with the rising edge of the serial clock.

Communication Format (1)

The data length is fixed at eight bits. No parity bit can be added.

(2) Clock

An internal clock generated by the on-chip baud rate generator or an external clock input from the SCK pin can be selected as the SCI transmit/receive clock. For selection of the SCI clock source, see table 16.14.

When the SCI operates on an internal clock, it outputs the clock signal at the SCK pin.

Eight clock pulses are output per transmitted or received character. When the SCI is not transmitting or receiving, the clock signal remains in the high state. However, in reception-only operation, the synchronizing clock is output until an overrun error occurs or the RE bit is cleared to 0. In operations for the reception of n characters, select the external clock as the clock source for the SCI. If the internal clock is to be used instead, set both the RE and TE bits to 1, and then transmit n characters of dummy data during reception of the n characters to be received.

(3) Transmitting and Receiving Data

SCI Initialization (Clock Synchronous Mode)

Before transmitting, receiving, or changing the mode or communication format, the software must clear the TE and RE bits to 0 in the serial control register (SCSCR), then initialize the SCI. Clearing TE to 0 sets the TDRE flag to 1 and initializes the transmit shift register (SCTSR). Clearing RE to 0, however, does not initialize the RDRF, PER, FER, and ORER flags and receive data register (SCRDR), which retain their previous contents.

Figure 16.9 shows a sample flowchart for initializing the SCI.




Figure 16.9 Sample Flowchart for SCI Initialization

Transmitting Serial Data (Clock Synchronous Mode)

Figure 16.10 shows a sample flowchart for transmitting serial data. Use the following procedure for serial data transmission after enabling the SCI for transmission.




Figure 16.10 Sample Flowchart for Transmitting Serial Data

In transmitting serial data, the SCI operates as follows:

- 1. The SCI monitors the TDRE flag in the serial status register (SCSSR). If it is cleared to 0, the SCI recognizes that data has been written to the transmit data register (SCTDR) and transfers the data from SCTDR to the transmit shift register (SCTSR).
- 2. After transferring data from SCTDR to SCTSR, the SCI sets the TDRE flag to 1 and starts transmission. If the transmit-data-empty interrupt enable bit (TIE) in the serial control register (SCSCR) is set to 1 at this time, a transmit-data-empty interrupt (TXI) request is generated. If clock output mode is selected, the SCI outputs eight synchronous clock pulses. If an external clock source is selected, the SCI outputs data in synchronization with the input clock. Data is output from the TXD pin in order from the LSB (bit 0) to the MSB (bit 7).
- 3. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7). If the TDRE flag is 0, the data is transferred from SCTDR to SCTSR and serial transmission of the next frame is started, If the TDRE flag is 1, the TEND flag in SCSSR is set to 1, the MSB (bit 7) is sent, and then the TXD pin holds the states.
 - If the TEIE bit in SCSCR is set to 1 at this time, a TEI interrupt request is generated.
- 4. After the end of serial transmission, the SCK pin is held in the high state.

Figure 16.11 shows an example of SCI transmit operation.




Figure 16.11 Example of SCI Transmit Operation

Receiving Serial Data (Clock Synchronous Mode)

Figure 16.12 shows a sample flowchart for receiving serial data. Use the following procedure for serial data reception after enabling the SCIF for reception.

When switching from asynchronous mode to clock synchronous mode, make sure that the ORER, PER, and FER flags are all cleared to 0. If the FER or PER flag is set to 1, the RDRF flag will not be set and data reception cannot be started.




Figure 16.12 Sample Flowchart for Receiving Serial Data (1)




Figure 16.12 Sample Flowchart for Receiving Serial Data (2)

In receiving, the SCI operates as follows:

- 1. The SCI synchronizes with serial clock input or output and initializes internally.
- 2. Receive data is shifted into SCRSR in order from the LSB to the MSB. After receiving the data, the SCI checks whether the RDRF flag is 0 and the receive data can be transferred from SCRSR to SCRDR. If this check is passed, the SCI sets the RDRF flag to 1 and stores the received data in SCRDR. If a receive error is detected, the SCI operates as shown in table 16.16. In this state, subsequent reception cannot be continued. In addition, the RDRF flag will not be set to 1 after reception; be sure to clear the RDRF flag to 0.
- 3. After setting RDRF to 1, if the receive-data-full interrupt enable bit (RIE) is set to 1 in SCSCR, the SCI requests a receive-data-full interrupt (RXI). If the ORER bit is set to 1 and the RIE bit in SCSCR is also set to 1, the SCI requests a receive error interrupt (ERI).

Figure 16.13 shows an example of SCI receive operation.




Figure 16.13 Example of SCI Receive Operation

Transmitting and Receiving Serial Data Simultaneously (Clock Synchronous Mode) Figure 16.14 shows a sample flowchart for transmitting and receiving serial data simultaneously. Use the following procedure for serial data transmission and reception after enabling the SCI for transmission and reception.




Figure 16.14 Sample Flowchart for Transmitting/Receiving Serial Data

16.4.4 Multiprocessor Communication Function

Use of the multiprocessor communication function enables data transfer to be performed among a number of processors sharing communication lines by means of asynchronous serial communication using the multiprocessor format, in which a multiprocessor bit is added to the transfer data. When multiprocessor communication is carried out, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles: an ID transmission cycle which specifies the receiving station, and a data transmission cycle. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. If the multiprocessor bit is 1, the cycle is an ID transmission cycle, and if the multiprocessor bit is 0, the cycle is a data transmission cycle. Figure 16.15 shows an example of inter-processor communication using the multiprocessor format. The transmitting station first sends the ID code of the receiving station with which it wants to perform serial communication as data with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added. The receiving station skips data until data with a 1 multiprocessor bit is sent. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose ID does not match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI uses the MPIE bit in SCSCR to implement this function. When the MPIE bit is set to 1, transfer of receive data from SCRSR to SCRDR, error flag detection, and setting the SCSSR status flags, RDRF, FER, and OER to 1 are inhibited until data with a 1 multiprocessor bit is received. On reception of receive character with a 1 multiprocessor bit, the MPBR bit in SCSSR is set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCSCR is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is invalid. All other bit settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.

Page 818 of 1778




Figure 16.15 Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)

16.4.5 Multiprocessor Serial Data Transmission

Figure 16.16 shows a sample flowchart for multiprocessor serial data transmission. For an ID transmission cycle, set the MPBT bit in SCSSR to 1 before transmission. Keep MPBT at 1 until the ID is actually transmitted. For a data transmission cycle, clear the MPBT bit in SCSSR to 0 before transmission. All other SCI operations are the same as those in asynchronous mode.




Figure 16.16 Sample Multiprocessor Serial Transmission Flowchart

16.4.6 Multiprocessor Serial Data Reception

Figure 16.18 shows a sample flowchart for multiprocessor serial data reception. If the MPIE bit in SCSCR is set to 1, data is skipped until data with a 1 multiprocessor bit is sent. On receiving data with a 1 multiprocessor bit, the receive data is transferred to SCRDR. An RXI interrupt request is generated at this time. All other SCI operations are the same as in asynchronous mode. Figure 16.17 shows an example of SCI operation for multiprocessor format reception.




Figure 16.17 Example of SCI Operation in Reception (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)




Figure 16.18 Sample Multiprocessor Serial Reception Flowchart (1)




Figure 16.18 Sample Multiprocessor Serial Reception Flowchart (2)

16.5 SCI Interrupt Sources and DTC

The SCI has four interrupt sources: transmit end (TEI), receive error (ERI), receive-data-full (RXI), and transmit-data-empty (TXI) interrupt requests.

Table 16.17 shows the interrupt sources. The interrupt sources are enabled or disabled by means of the TIE, RIE, and TEIE bits in SCSCR and the EIO bit in SCSPTR. A separate interrupt request is sent to the interrupt controller for each of these interrupt sources.

When the TDRE flag in the serial status register (SCSSR) is set to 1, a TDR empty interrupt request is generated. This request can be used to activate the data transfer controller (DTC) to transfer data. The TDRE flag is automatically cleared to 0 when data is written to the transmit data register (SCTDR) through the DTC.

When the RDRF flag in SCSSR is set to 1, an RDR full interrupt request is generated. This request can be used to activate the DTC to transfer data. The RDRF flag is automatically cleared to 0 when data is read from the receive data register (SCRDR) through the DTC.

When the ORER, FER, or PER flag in SCSSR is set to 1, an ERI interrupt request is generated. This request cannot be used to activate the DTC. In processing for data reception, generation of ERI interrupt requests can only be enabled if generation of RXI interrupt requests is disabled. In this case, set the RIE bit and the EIO bit in SCSPTR to 1. However, note that the DMAC or DTC will not transfer received data since RXI interrupt requests are not generated while the EIO bit is set to 1.

When the TEND flag in SCSSR is set to 1, a TEI interrupt request is generated. This request cannot be used to activate the DTC.

The TXI interrupt indicates that transmit data can be written, and the TEI interrupt indicates that transmission has been completed.

Table 16.17 SCI Interrupt Sources

Interrupt Source	Description	DTC Activation
ERI	Interrupt caused by receive error (ORER, FER, or PER)	Not possible
RXI	Interrupt caused by receive data full (RDRF)	Possible
TXI	Interrupt caused by transmit data empty (TDRE)	Possible
TEI	Interrupt caused by transmit end (TENT)	Not possible

16.6 Serial Port Register (SCSPTR) and SCI Pins

The relationship between SCSPTR and the SCI pins is shown in figures 16.19 and 16.20.




Figure 16.19 SCKIO Bit, SCKDT Bit, and SCK Pin




Figure 16.20 SPBDT Bit and TXD Pin

16.7 Usage Notes

16.7.1 SCTDR Writing and TDRE Flag

The TDRE flag in the serial status register (SCSSR) is a status flag indicating transferring of transmit data from SCTDR into SCTSR. The SCI sets the TDRE flag to 1 when it transfers data from SCTDR to SCTSR.

Data can be written to SCTDR regardless of the TDRE bit status.

If new data is written in SCTDR when TDRE is 0, however, the old data stored in SCTDR will be lost because the data has not yet been transferred to SCTSR. Before writing transmit data to SCTDR, be sure to check that the TDRE flag is set to 1.

16.7.2 Multiple Receive Error Occurrence

If multiple receive errors occur at the same time, the status flags in SCSSR are set as shown in table 16.18. When an overrun error occurs, data is not transferred from the receive shift register (SCRSR) to the receive data register (SCRDR) and the received data will be lost.

Table 16.18 SCSSR Status Flag Values and Transfer of Received Data

	\$	SCSSR S	Receive Data Transfer from SCRSR to		
Receive Errors Generated		ORER	FER	PER	SCRDR
Overrun error	1	1	0	0	Not transferred
Framing error	0	0	1	0	Transferred
Parity error	0	0	0	1	Transferred
Overrun error + framing error	1	1	1	0	Not transferred
Overrun error + parity error	1	1	0	1	Not transferred
Framing error + parity error	0	0	1	1	Transferred
Overrun error + framing error + parity error	1	1	1	1	Not transferred

16.7.3 **Break Detection and Processing**

Break signals can be detected by reading the RXD pin directly when a framing error (FER) is detected. In the break state the input from the RXD pin consists of all 0s, so the FER flag is set and the parity error flag (PER) may also be set. Note that, although transfer of receive data to SCRDR is halted in the break state, the SCI receiver continues to operate.

16.7.4 Sending a Break Signal

The I/O condition and level of the TXD pin are determined by SPB0DT bit in the serial port register (SCSPTR). This feature can be used to send a break signal.

Until TE bit is set to 1 (enabling transmission) after initializing, TXD pin does not work. During the period, mark status is performed by SPB0DT bit. Therefore, the SPB0DT bit should be set to 1 (high level output).

To send a break signal during serial transmission, clear the SPB0DT bit to 0 (low level), then clear the TE bit to 0 (halting transmission). When the TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, and 0 is output from the TXD pin.

16.7.5 Receive Data Sampling Timing and Receive Margin (Asynchronous Mode)

The SCI operates on a base clock with a frequency of 16 times the transfer rate in asynchronous mode. In reception, the SCI synchronizes internally with the fall of the start bit, which it samples on the base clock. Receive data is latched at the rising edge of the eighth base clock pulse. The timing is shown in figure 16.21.




Figure 16.21 Receive Data Sampling Timing in Asynchronous Mode

The receive margin in asynchronous mode can therefore be expressed as shown in equation 1.

Equation 1:

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1+F) \right| \times 100 \%$$

Where: M: Receive margin (%)

N: Ratio of bit rate to clock (N = 16)

D: Clock duty (D = 0 to 1.0) L: Frame length (L = 9 to 12)

F: Absolute deviation of clock frequency

From equation 1, if F = 0 and D = 0.5, the receive margin is 46.875%, as given by equation 2.

Equation 2:

When D = 0.5 and F = 0: $M = (0.5 - 1/(2 \times 16)) \times 100\%$

= 46.875%

This is a theoretical value. A reasonable margin to allow in system designs is 20% to 30%.

16.7.6 **Note on Using DTC**

When the external clock source is used for the clock for synchronization, input the external clock after waiting for five or more cycles of the peripheral operating clock after SCTDR is modified through the DTC. If a transmit clock is input within four cycles after SCTDR is modified, a malfunction may occur (figure 16.22).




Figure 16.22 Example of Clock Synchronous Transfer Using DTC

When data is written to SCTDR by activating the DTC by a TXI interrupt, the TEND flag value becomes undefined. In this case, do not use the TEND flag as the transmit end flag.

16.7.7 Note on Using External Clock in Clock Synchronous Mode

TE and RE must be set to 1 after waiting for four or more cycles of the peripheral operating clock after the SCK external clock is changed from 0 to 1.

TE and RE must be set to 1 only while the SCK external clock is 1.

16.7.8 Module Standby Mode Setting

SCI operation can be disabled or enabled using the standby control register. The initial setting is for SCI operation to be halted. Register access is enabled by clearing module standby mode. For details, refer to section 28. Power-Down Modes.

Section 17 Serial Communication Interface with FIFO (SCIF)

This LSI has one channel of serial communication interface with FIFO (SCIF) that supports both asynchronous and clocked synchronous serial communication. It also has 16-stage FIFO registers for both transmission and reception independently for each channel that enable this LSI to perform efficient high-speed continuous communication.

17.1 Features

- Asynchronous serial communication:
 - Serial data communication is performed by start-stop in character units. The SCIF can communicate with a universal asynchronous receiver/transmitter (UART), an asynchronous communication interface adapter (ACIA), or any other communications chip that employs a standard asynchronous serial system. There are eight selectable serial data communication formats.
 - Data length: 7 or 8 bitsStop bit length: 1 or 2 bitsParity: Even, odd, or none
 - Receive error detection: Parity, framing, and overrun errors
 - Break detection: Break is detected when a framing error is followed by at least one frame at the space 0 level (low level). It is also detected by reading the RXD level directly from the serial port register when a framing error occurs.
- Clocked synchronous serial communication:
 - Serial data communication is synchronized with a clock signal. The SCIF can communicate
 with other chips having a clocked synchronous communication function. There is one serial
 data communication format.
 - Data length: 8 bits
 - Receive error detection: Overrun errors
- Full duplex communication: The transmitting and receiving sections are independent, so the SCIF can transmit and receive simultaneously. Both sections use 16-stage FIFO buffering, so high-speed continuous data transfer is possible in both the transmit and receive directions.
- On-chip baud rate generator with selectable bit rates
- Internal or external transmit/receive clock source: From either baud rate generator (internal) or SCK pin (external)

- Four types of interrupts: Transmit-FIFO-data-empty interrupt, break interrupt, receive-FIFO-data-full interrupt, and receive-error interrupts are requested independently.
- When the SCIF is not in use, it can be stopped by halting the clock supplied to it, saving power.
- The quantity of data in the transmit and receive FIFO data registers and the number of receive errors of the receive data in the receive FIFO data register can be ascertained.
- A time-out error (DR) can be detected when receiving in asynchronous mode.

Figure 17.1 shows a block diagram of the SCIF.




Figure 17.1 Block Diagram of SCIF

17.2 Input/Output Pins

Table 17.1 shows the pin configuration of the SCIF.

Table 17.1 Pin Configuration

Channel	Pin Name	Symbol	I/O	Function
3	Serial clock pins	SCK3	I/O	Clock I/O
	Receive data pins	RXD3	Input	Receive data input
	Transmit data pins	TXD3	Output	Transmit data output

17.3 Register Descriptions

The SCIF has the following registers.

Table 17.2 Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
3	Serial mode register_3	SCSMR_3	R/W	H'0000	H'FFFE9800	16
	Bit rate register_3	SCBRR_3	R/W	H'FF	H'FFFE9804	8
	Serial control register_3	SCSCR_3	R/W	H'0000	H'FFFE9808	16
	Transmit FIFO data register_3	SCFTDR_3	W	Undefined	H'FFFE980C	8
	Serial status register_3	SCFSR_3	R/(W)*1	H'0060	H'FFFE9810	16
	Receive FIFO data register_3	SCFRDR_3	R	Undefined	H'FFFE9814	8
	FIFO control register_3	SCFCR_3	R/W	H'0000	H'FFFE9818	16
	FIFO data count register_3	SCFDR_3	R	H'0000	H'FFFE981C	16
	Serial port register_3	SCSPTR_3	R/W	H'00xx	H'FFFE9820	16
	Line status register_3	SCLSR_3	R/(W)*2	H'0000	H'FFFE9824	16
	Serial extended mode register_3	SCSEMR_3	R/W	H'00	H'FFFE9900	8

Notes: 1. Only 0 can be written to clear the flag. Bits 15 to 8, 3, and 2 are read-only bits that cannot be modified.

Only 0 can be written to clear the flag. Bits 15 to 1 are read-only bits that cannot be modified.

17.3.1 Receive Shift Register (SCRSR)

SCRSR receives serial data. Data input at the RXD pin is loaded into SCRSR in the order received, LSB (bit 0) first, converting the data to parallel form. When one byte has been received, it is automatically transferred to the receive FIFO data register (SCFRDR).

The CPU cannot read or write to SCRSR directly.


Bit:	7	6	5	4	3	2	1	0
Initial value:	-	-	-	-	-	-	-	-
R/W·	_	_	_	_	_	_	_	-

17.3.2 Receive FIFO Data Register (SCFRDR)

SCFRDR is a register that stores serial receive data. The SCIF completes the reception of one byte of serial data by moving the received data from the receive shift register (SCRSR) into SCFRDR for storage. Continuous reception is possible until 16 bytes are stored. The CPU can read but not write to SCFRDR. If data is read when there is no receive data in the SCFRDR, the value is undefined.

When SCFRDR is full of receive data, subsequent serial data is lost.

SCFRDR is initialized to an undefined value by a power-on reset.



17.3.3 **Transmit Shift Register (SCTSR)**

SCTSR transmits serial data. The SCIF loads transmit data from the transmit FIFO data register (SCFTDR) into SCTSR, then transmits the data serially from the TXD pin, LSB (bit 0) first. After transmitting one data byte, the SCIF automatically loads the next transmit data from SCFTDR into SCTSR and starts transmitting again.

The CPU cannot read or write to SCTSR directly.




17.3.4 Transmit FIFO Data Register (SCFTDR)

SCFTDR is a 16-byte FIFO register that stores data for serial transmission. When the SCIF detects that the transmit shift register (SCTSR) is empty, it moves transmit data written in the SCFTDR into SCTSR and starts serial transmission. Continuous serial transmission is performed until there is no transmit data left in SCFTDR. The CPU can write to SCFTDR at all times.

When SCFTDR is full of transmit data (16 bytes), no more data can be written. If writing of new data is attempted, the data is ignored.

SCFTDR is initialized to an undefined value by a power-on reset.



17.3.5 Serial Mode Register (SCSMR)

SCSMR specifies the SCIF serial communication format and selects the clock source for the baud rate generator.

The CPU can always read and write to SCSMR. SCSMR is initialized to H'0000 by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	C/Ā	CHR	PE	O/E	STOP	-	CKS	[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W

D:+	Dit Name	Initial	D/W	Description
Bit	Bit Name	Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	C/A	0	R/W	Communication Mode
				Selects whether the SCIF operates in asynchronous or clocked synchronous mode.
				0: Asynchronous mode
				1: Clocked synchronous mode
6	CHR	0	R/W	Character Length
				Selects 7-bit or 8-bit data length in asynchronous mode. In clocked synchronous mode, the data length is always 8 bits, regardless of the CHR setting.
				0: 8-bit data
				1: 7-bit data*
				Note: * When 7-bit data is selected, the MSB (bit 7) of the transmit FIFO data register is not transmitted.

Bit	Bit Name	Initial Value	R/W	Description
5	PE	0	R/W	Parity Enable
				Selects whether to add a parity bit to transmit data and to check the parity of receive data, in asynchronous mode. In clocked synchronous mode, a parity bit is neither added nor checked, regardless of the PE setting.
				0: Parity bit not added or checked
				1: Parity bit added and checked*
				Note: * When PE is set to 1, an even or odd parity bit is added to transmit data, depending on the parity mode (O/E) setting. Receive data parity is checked according to the even/odd (O/E) mode setting.
4	O/Ē	0	R/W	Parity mode
				Selects even or odd parity when parity bits are added and checked. The O/Ē setting is used only in asynchronous mode and only when the parity enable bit (PE) is set to 1 to enable parity addition and checking. The O/Ē setting is ignored in clocked synchronous mode, or in asynchronous mode when parity addition and checking is disabled. 0: Even parity*1
				1: Odd parity* ²
				Notes:1. If even parity is selected, the parity bit is added to transmit data to make an even number of 1s in the transmitted character and parity bit combined. Receive data is checked to see if it has an even number of 1s in the received character and parity bit combined.
				 If odd parity is selected, the parity bit is added to transmit data to make an odd number of 1s in the transmitted character and parity bit combined. Receive data is checked to see if it has an odd number of 1s in the received character and parity bit combined.

Bit	Bit Name	Initial Value	R/W	Description
3	STOP	0	R/W	Stop Bit Length
				Selects one or two bits as the stop bit length in asynchronous mode. This setting is used only in asynchronous mode. It is ignored in clocked synchronous mode because no stop bits are added.
				When receiving, only the first stop bit is checked, regardless of the STOP bit setting. If the second stop bit is 1, it is treated as a stop bit, but if the second stop bit is 0, it is treated as the start bit of the next incoming character.
				 One stop bit When transmitting, a single 1-bit is added at the end of each transmitted character.
				1: Two stop bits When transmitting, two 1 bits are added at the end of each transmitted character.
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
1, 0	CKS[1:0]	00	R/W	Clock Select
				Select the internal clock source of the on-chip baud rate generator. For further information on the clock source, bit rate register settings, and baud rate, see section 17.3.8, Bit Rate Register (SCBRR).
				00: Рф
				01: P _{\$\phi\$} /4
				10: P\p\/16
				11: P _{\$\phi\$} /64
				Note: Pφ: Peripheral clock

17.3.6 Serial Control Register (SCSCR)

SCSCR operates the SCIF transmitter/receiver, enables/disables interrupt requests, and selects the transmit/receive clock source. The CPU can always read and write to SCSCR. SCSCR is initialized to H'0000 by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	-	-	-	-	-	-	-	-	TIE	RIE	TE	RE	REIE	-	CKE	[1:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	TIE	0	R/W	Transmit Interrupt Enable
				Enables or disables the transmit-FIFO-data-empty interrupt (TXI) requested when the serial transmit data is transferred from the transmit FIFO data register (SCFTDR) to the transmit shift register (SCTSR), when the quantity of data in the transmit FIFO register becomes less than the specified number of transmission triggers, and when the TDFE flag in the serial status register (SCFSR) is set to 1.
				Transmit-FIFO-data-empty interrupt request (TXI) is disabled
				1: Transmit-FIFO-data-empty interrupt request (TXI) is enabled*
				Note: * The TXI interrupt request can be cleared by writing a greater quantity of transmit data than the specified transmission trigger number to SCFTDR and by clearing TDFE to 0 after reading 1 from TDFE, or can be cleared by clearing TIE to 0.

Bit	Bit Name	Initial Value	R/W	Description
6	RIE	0	R/W	Receive Interrupt Enable
				Enables or disables the receive FIFO data full (RXI) interrupts requested when the RDF flag or DR flag in serial status register (SCFSR) is set to 1, receive-error (ERI) interrupts requested when the ER flag in SCFSR is set to 1, and break (BRI) interrupts requested when the BRK flag in SCFSR or the ORER flag in line status register (SCLSR) is set to 1.
				 Receive FIFO data full interrupt (RXI), receive-error interrupt (ERI), and break interrupt (BRI) requests are disabled
				 Receive FIFO data full interrupt (RXI), receive-error interrupt (ERI), and break interrupt (BRI) requests are enabled*
				Note: * RXI interrupt requests can be cleared by reading the DR or RDF flag after it has been set to 1, then clearing the flag to 0, or by clearing RIE to 0. ERI or BRI interrupt requests can be cleared by reading the ER, BR or ORER flag after it has been set to 1, then clearing the flag to 0, or by clearing RIE and REIE to 0.
5	TE	0	R/W	Transmit Enable
				Enables or disables the serial transmitter.
				0: Transmitter disabled
				1: Transmitter enabled*
				Note: * Serial transmission starts after writing of transmit data into SCFTDR. Select the transmit format in SCSMR and SCFCR and reset the transmit FIFO before setting TE to 1.

Bit	Bit Name	Initial Value	R/W	Description
4	RE	0	R/W	Receive Enable
				Enables or disables the serial receiver of the SCIF.
				0: Receiver disabled*1
				1: Receiver enabled*2
				Notes:1. Clearing RE to 0 does not affect the receive flags (DR, ER, BRK, RDF, FER, PER, and ORER). These flags retain their previous values.
				 Serial reception starts when a start bit is detected in asynchronous mode, or synchronous clock input is detected in clocked synchronous mode. Select the receive format in SCSMR and SCFCR and reset the receive FIFO before setting RE to 1.
3	REIE	0	R/W	Receive Error Interrupt Enable
				Enables or disables the receive-error (ERI) interrupts and break (BRI) interrupts. The setting of REIE bit is valid only when RIE bit is set to 0.
				Receive-error interrupt (ERI) and break interrupt (BRI) requests are disabled
				1: Receive-error interrupt (ERI) and break interrupt (BRI) requests are enabled*
				Note: * ERI or BRI interrupt requests can be cleared by reading the ER, BR or ORER flag after it has been set to 1, then clearing the flag to 0, or by clearing RIE and REIE to 0. Even if RIE is set to 0, when REIE is set to 1, ERI or BRI interrupt requests are enabled. Set so If SCIF wants to inform INTC of ERI or BRI interrupt requests during DMA transfer.

Bit	Bit Name	Initial Value	R/W	Description
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
1, 0	CKE[1:0]	00	R/W	Clock Enable
				Select the SCIF clock source and enable or disable clock output from the SCK pin. Depending on CKE[1:0], the SCK pin can be used for serial clock output or serial clock input. If serial clock output is set in clocked synchronous mode, set the C/\overline{A} bit in SCSMR to 1, and then set CKE[1:0].
				Asynchronous mode
				00: Internal clock, SCK pin used for input pin (input signal is ignored)
				01: Internal clock, SCK pin used for clock output (The output clock frequency is 16 times the bit rate.)
				10: External clock, SCK pin used for clock input (The input clock frequency is 16 times the bit rate.)
				11: Setting prohibited
				Clocked synchronous mode
				00: Internal clock, SCK pin used for serial clock output
				01: Internal clock, SCK pin used for serial clock output
				10: External clock, SCK pin used for serial clock input
				11: Setting prohibited

17.3.7 Serial Status Register (SCFSR)

SCFSR is a 16-bit register. The upper 8 bits indicate the number of receive errors in the receive FIFO data register, and the lower 8 bits indicate the status flag indicating SCIF operating state.

The CPU can always read and write to SCFSR, but cannot write 1 to the status flags (ER, TEND, TDFE, BRK, RDF, and DR). These flags can be cleared to 0 only if they have first been read (after being set to 1). Bits 3 (FER) and 2 (PER) are read-only bits that cannot be written.

When receive data in the receive FIFO data register is transferred by using the DTC, the receive data is cleared in the receive FIFO data register. At the same time, the PER and FER bits in SCFSR are cleared. If DTC is used, an error is not judged by the FER or PER bit.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		PER	[3:0]			FER	[3:0]		ER	TEND	TDFE	BRK	FER	PER	RDF	DR
Initial value:	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/(W)*	R/(W)*

Note: * Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	PER[3:0]	0000	R	Number of Parity Errors
				Indicate the quantity of data including a parity error in the receive data stored in the receive FIFO data register (SCFRDR). The value indicated by bits 15 to 12 after the ER bit in SCFSR is set, represents the number of parity errors in SCFRDR. When parity errors have occurred in all 16-byte receive data in SCFRDR, PER[3:0] shows 0000.
11 to 8	FER[3:0]	0000	R	Number of Framing Errors
				Indicate the quantity of data including a framing error in the receive data stored in SCFRDR. The value indicated by bits 11 to 8 after the ER bit in SCFSR is set, represents the number of framing errors in SCFRDR. When framing errors have occurred in all 16-byte receive data in SCFRDR, FER[3:0] shows 0000.

Bit	Bit Name	Initial Value	R/W	Description
7	ER	0	R/(W)*	Receive Error
				Indicates the occurrence of a framing error, or of a parity error when receiving data that includes parity.*
				0: Receiving is in progress or has ended normally
				[Clearing conditions]
				ER is cleared to 0 a power-on reset
				 ER is cleared to 0 when the chip is when 0 is written after 1 is read from ER
				1: A framing error or parity error has occurred.
				[Setting conditions]
				 ER is set to 1 when the stop bit is 0 after checking whether or not the last stop bit of the received data is 1 at the end of one data receive operation*² ER is set to 1 when the total number of 1s in the receive data plus parity bit does not match the even/odd parity specified by the O/E bit in SCSMR
				Notes: 1. Clearing the RE bit to 0 in SCSCR does not affect the ER bit, which retains its previous value. Even if a receive error occurs, the receive data is transferred to SCFRDR and the receive operation is continued. Whether or not the data read from SCFRDR includes a receive error can be detected by the FER and PER bits in SCFSR.
				In two stop bits mode, only the first stop bit is checked; the second stop bit is not checked.

D.,	D'I M	Initial	D.044	Book 1900					
Bit	Bit Name	Value	R/W	Description					
6	TEND	1	R/(W)*	Transmit End					
				Indicates that when the last bit of a serial character was transmitted, SCFTDR did not contain valid data, so transmission has ended.					
				0: Transmission is in progress					
				[Clearing condition]					
				 TEND is cleared to 0 when 0 is written after 1 is read from TEND after transmit data is written in SCFTDR* 					
				1: End of transmission					
				[Setting conditions]					
				 TEND is set to 1 when the chip is a power-on reset 					
				 TEND is set to 1 when TE is cleared to 0 in the serial control register (SCSCR) 					
				TEND is set to 1 when SCFTDR does not contain					
				receive data when the last bit of a one-byte serial					
				character is transmitted					
				Note: * Do not use this bit as a transmit end flag when the DMAC writes data to SCFTDR due to a TXI interrupt request.					

Bit	Bit Name	Initial Value	R/W	Description
5	TDFE	1	R/(W)*	Irransmit FIFO Data Empty Indicates that data has been transferred from the transmit FIFO data register (SCFTDR) to the transmit shift register (SCTSR), the quantity of data in SCFTDR has become less than the transmission trigger number specified by the TTRG1 and TTRG0 bits in the FIFO control register (SCFCR), and writing of transmit data to SCFTDR is enabled. 0: The quantity of transmit data written to SCFTDR is greater than the specified transmission trigger number [Clearing conditions] • TDFE is cleared to 0 when data exceeding the specified transmission trigger number is written to SCFTDR after 1 is read from TDFE and then 0 is written • TDFE is cleared to 0 when data exceeding the specified transmission trigger number is written to SCFTDR by the DMAC. • TDFE is cleared to 0 when data exceeding the specified transmission trigger number is written to SCFTDR by the DTC. (Except the transfer counter value of DTC has become H'0000) 1: The quantity of transmit data in SCFTDR is less than the specified transmission trigger number* [Setting conditions] • TDFE is set to 1 by a power-on reset • TDFE is set to 1 when the quantity of transmit data in SCFTDR becomes less than the specified transmission trigger number as a result of transmission. Note: * Since SCFTDR is a 16-byte FIFO register, the maximum quantity of data that can be written when TDFE is 1 is "16 minus the specified transmission trigger number". If an attempt is made to write additional data, the data is ignored. The quantity of data in SCFTDR is indicated by the upper 8 bits of SCFDR.

Bit	Bit Name	Initial Value	R/W	Description					
4	BRK	0	R/(W)*	Break Detection					
				Indicates that a break signal has been detected in receive data.					
				0: No break signal received					
				[Clearing conditions]					
				BRK is cleared to 0 when the chip is a power-on reset					
				BRK is cleared to 0 when software reads BRK after it has been set to 1, then writes 0 to BRK					
				1: Break signal received*					
				[Setting condition]					
				BRK is set to 1 when data including a framing error is received, and a framing error occurs with space 0 in the subsequent receive data					
				Note: * When a break is detected, transfer of the receive data (H'00) to SCFRDR stops after detection. When the break ends and the receive signal becomes mark 1, the transfer of receive data resumes.					
3	FER	0	R	Framing Error Indication					
				Indicates a framing error in the data read from the next receive FIFO data register (SCFRDR) in asynchronous mode.					
				0: No receive framing error occurred in the next data read from SCFRDR					
				[Clearing conditions]					
				 FER is cleared to 0 when the chip undergoes a power-on reset 					
				 FER is cleared to 0 when no framing error is present in the next data read from SCFRDR 					
				 A receive framing error occurred in the next data read from SCFRDR. 					
				[Setting condition]					
				FER is set to 1 when a framing error is present in the next data read from SCFRDR					

Bit	Bit Name	Initial Value	R/W	Description					
2	PER	0	R	Parity Error Indication					
				Indicates a parity error in the data read from the next receive FIFO data register (SCFRDR) in asynchronous mode.					
				No receive parity error occurred in the next data read from SCFRDR					
				[Clearing conditions]					
				 PER is cleared to 0 when the chip undergoes a power-on reset 					
				PER is cleared to 0 when no parity error is present in the next data read from SCFRDR					
				1: A receive parity error occurred in the next data read from SCFRDR					
				[Setting condition]					
				 PER is set to 1 when a parity error is present in the next data read from SCFRDR 					

Bit	Bit Name	Initial Value	R/W	Description
1	RDF	0	R/(W)*	Receive FIFO Data Full
				Indicates that receive data has been transferred to the receive FIFO data register (SCFRDR), and the quantity of data in SCFRDR has become more than the receive trigger number specified by the RTRG[1:0] bits in the FIFO control register (SCFCR).
				0: The quantity of transmit data written to SCFRDR is less than the specified receive trigger number
				[Clearing conditions]
				RDF is cleared to 0 by a power-on reset, standby mode
				 RDF is cleared to 0 when the SCFRDR is read until the quantity of receive data in SCFRDR becomes less than the specified receive trigger number after 1 is read from RDF and then 0 is written
				 RDF is cleared to 0 when SCFRDR is read by the DMAC until the quantity of receive data in SCFRDR becomes less than the specified receive trigger number.
				 RDF is cleared to 0 when SCFRDR is read by the DTC until the quantity of receive data in SCFRDR becomes less than the specified receive trigger number. (Except the transfer counter value of DTC has become H'0000)
				1: The quantity of receive data in SCFRDR is more than the specified receive trigger number
				[Setting condition]
				 RDF is set to 1 when a quantity of receive data more than the specified receive trigger number is stored in SCFRDR*
				Note: * As SCFTDR is a 16-byte FIFO register, the maximum quantity of data that can be read when RDF is 1 becomes the specified receive trigger number. If an attempt is made to read after all the data in SCFRDR has been read, the data is undefined. The quantity of receive data in SCFRDR is indicated by the lower 8 bits of SCFDR.


Bit	Bit Name	Initial Value	R/W	Description
0	DR	0	R/(W)*	Receive Data Ready
				Indicates that the quantity of data in the receive FIFO data register (SCFRDR) is less than the specified receive trigger number, and that the next data has not yet been received after the elapse of 15 ETU from the last stop bit in asynchronous mode. In clocked synchronous mode, this bit is not set to 1.
				0: Receiving is in progress, or no receive data remains in SCFRDR after receiving ended normally
				[Clearing conditions]
				 DR is cleared to 0 when the chip undergoes a power-on reset
				• DR is cleared to 0 when all receive data are read after 1 is read from DR and then 0 is written.
				 DR is cleared to 0 when all receive data in SCFRDR are read by the DMAC or DTC.
				1: Next receive data has not been received
				[Setting condition]
				DR is set to 1 when SCFRDR contains less data than the specified receive trigger number, and the next data has not yet been received after the elapse of 15 ETU from the last stop bit.*
				Note: * This is equivalent to 1.5 frames with the 8-bit, 1-stop-bit format. (ETU: elementary time unit)

Note: * Only 0 can be written to clear the flag after 1 is read.

17.3.8 Bit Rate Register (SCBRR)

SCBRR is an 8-bit register that, together with the baud rate generator clock source selected by the CKS[1:0] bits in the serial mode register (SCSMR), determines the serial transmit/receive bit rate.

The CPU can always read and write to SCBRR. SCBRR is initialized to H'FF by a power-on reset.



The SCBRR setting is calculated as follows:

Asynchronous mode:

• When the ABCS bit in serial extended mode register (SCSEMR) is 0

$$N = \frac{P\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

• When the ABCS bit in serial extended mode register (SCSEMR) is 1

$$N = \frac{P\phi}{32 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Clocked synchronous mode:

$$N = \frac{P\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

B: Bit rate (bits/s)

N: SCBRR setting for baud rate generator $(0 \le N \le 255)$ (The setting must satisfy the electrical characteristics.)

Pφ: Operating frequency for peripheral modules (MHz)

n: Baud rate generator clock source (n = 0, 1, 2, 3) (for the clock sources and values of n, see table 17.3.)

Table 17.3 SCSMR Settings

SCSMR	Settings
	OCCCINIGO

			-
n	Clock Source	CKS1	CKS0
0	Рф	0	0
1	Рф/4	0	1
2	Рф/16	1	0
3	Pø/64	1	1

The bit rate error in asynchronous mode is given by the following formula:

• When the ABCS bit in serial extended mode register (SCSEMR) is 0

Error (%) =
$$\left\{ \frac{P\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

• When the ABCS bit in serial extended mode register (SCSEMR) is 1

Error (%) =
$$\left\{ \frac{P\phi \times 10^6}{(N+1) \times B \times 32 \times 2^{2n-1}} - 1 \right\} \times 100$$

Table 17.4 lists examples of SCBRR settings in asynchronous mode, and table 17.5 lists examples of SCBRR settings in clocked synchronous mode.

Table 17.4 Bit Rates and SCBRR Settings (Asynchronous Mode)

Pφ (MHz)

		10		_	12				
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)			
110	2	177	-0.25	2	212	0.03			
150	2	129	0.16	2	155	0.16			
300	2	64	0.16	2	77	0.16			
600	1	129	0.16	1	155	0.16			
1200	1	64	0.16	1	77	0.16			
2400	0	129	0.16	0	155	0.16			
4800	0	64	0.16	0	77	0.16			
9600	0	32	-1.36	0	38	0.16			
19200	0	15	1.73	0	19	0.16			
31250	0	9	0.00	0	11	0.00			
38400	0	7	1.73	0	9	-2.34			

Pφ (MHz)

	12.288				14.7456			16			19.6608		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110	2	217	0.08	3	64	0.70	3	70	0.03	3	86	0.31	
150	2	159	0.00	2	191	0.00	2	207	0.16	2	255	0.00	
300	2	79	0.00	2	95	0.00	2	103	0.16	2	127	0.00	
600	1	159	0.00	1	191	0.00	1	207	0.16	1	255	0.00	
1200	1	79	0.00	1	95	0.00	1	103	0.16	1	127	0.00	
2400	0	159	0.00	0	191	0.00	0	207	0.16	0	255	0.00	
4800	0	79	0.00	0	95	0.00	0	103	0.16	0	127	0.00	
9600	0	39	0.00	0	47	0.00	0	51	0.16	0	63	0.00	
19200	0	19	0.00	0	23	0.00	0	25	0.16	0	31	0.00	
31250	0	11	2.40	0	14	-1.70	0	15	0.00	0	19	-1.70	
38400	0	9	0.00	0	11	0.00	0	12	0.16	0	15	0.00	

20				24			24.576			28.7		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	3	88	-0.25	3	106	-0.44	3	108	0.08	3	126	0.31
150	3	64	0.16	3	77	0.16	3	79	0.00	3	92	0.46
300	2	129	0.16	2	155	0.16	2	159	0.00	2	186	-0.08
600	2	64	0.16	2	77	0.16	2	79	0.00	2	92	0.46
1200	1	129	0.16	1	155	0.16	1	159	0.00	1	186	-0.08
2400	1	64	0.16	1	77	0.16	1	79	0.00	1	92	0.46
4800	0	129	0.16	0	155	0.16	0	159	0.00	0	186	-0.08
9600	0	64	0.16	0	77	0.16	0	79	0.00	0	92	0.46
19200	0	32	-1.36	0	38	0.16	0	39	0.00	0	46	-0.61
31250	0	19	0.00	0	23	0.00	0	24	-1.70	0	28	-1.03
38400	0	15	1.73	0	19	-2.34	0	19	0.00	0	22	1.55

Pφ (MHz)

Τ (
		30			3	33 40					5	50
Bit Rate (bit/s)	n	N	Error (%)									
110	3	132	0.13	3	145	0.33	3	117	-0.25	3	221	-0.02
150	3	97	-0.35	3	106	0.39	3	129	0.16	3	162	-0.15
300	2	194	0.16	2	214	-0.07	3	64	0.16	3	80	0.47
600	2	97	-0.35	2	106	0.39	2	129	0.16	2	162	-0.15
1200	1	194	0.16	1	214	-0.07	2	64	0.16	2	80	0.47
2400	1	97	-0.35	1	106	0.39	1	129	0.16	1	162	-0.15
4800	0	194	-1.36	0	214	-0.07	1	64	0.16	1	80	0.47
9600	0	97	-0.35	0	106	0.39	0	129	0.16	0	162	-0.15
19200	0	48	-0.35	0	53	-0.54	0	64	0.16	0	80	-0.47
31250	0	29	0.00	0	32	0.00	0	39	0.00	0	49	0
38400	0	23	1.73	0	26	-0.54	0	32	-1.36	0	40	-0.76

Note: Settings with an error of 1% or less are recommended.

Table 17.5 Bit Rates and SCBRR Settings (Clocked Synchronous Mode)

						Рφ	(IVITZ)				
Bit Rate		16		28.7		30		33		40		50
(bit/s)	n	N	n	N	n	N	n	N	n	N	n	N
110												
250	3	249										
500	3	124	3	223	3	233	3	255	_	_	_	_
1 k	2	249	3	111	3	116	3	125	3	152	3	194
2.5 k	2	99	2	178	2	187	2	200	2	243	3	77
5 k	1	199	2	89	2	93	2	100	2	121	2	155
10 k	1	99	1	178	1	187	1	200	2	60	2	77
25 k	0	159	1	71	1	74	1	80	1	97	1	124
50 k	0	79	0	143	0	149	0	160	1	48	0	249
100 k	0	39	0	71	0	74	0	80	0	97	0	124
250 k	0	15	_	_	0	29	0	31	0	38	0	49
500 k	0	7	_	_	0	14	0	15	0	19	0	24
1 M	0	3					0	7	0	9	_	_
2 M	0	1							0	3	_	_

På (MHz)

[Legend]

Blank: No setting possible

-: Setting possible, but error occurs

Table 17.6 indicates the maximum bit rates in asynchronous mode when the baud rate generator is used. Tables 17.7 and 17.8 list the maximum bit rates when the external clock input is used.

Table 17.6 Maximum Bit Rates for Various Frequencies with Baud Rate Generator (Asynchronous Mode)

			Settings	
Pφ (MHz)	Maximum Bit Rate (bits/s)	n	N	
12	375000	0	0	
14.7456	460800	0	0	
16	500000	0	0	
19.6608	614400	0	0	
20	625000	0	0	
24	750000	0	0	
24.576	768000	0	0	
28.7	896875	0	0	
30	937500	0	0	
33	1031250	0	0	
40	1250000	0	0	,
50	1562500	0	0	

Table 17.7 Maximum Bit Rates with External Clock Input (Asynchronous Mode)

Pφ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
12	3.0000	187500
14.7456	3.6864	230400
16	4.0000	250000
19.6608	4.9152	307200
20	5.0000	312500
24	6.0000	375000
24.576	6.1440	384000
28.7	7.1750	448436
30	7.5000	468750
33	8.2500	515625
40	10.0000	625000
50	12.5000	781250

Table 17.8 Maximum Bit Rates with External Clock Input

Pφ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
16	2.6667	2666666.7
24	4.0000	4000000.0
28.7	4.7833	4783333.3
30	5.0000	5000000.0
33	5.5000	5500000.0
40	6.6667	6666666.7
50	8.0000	8000000.0

17.3.9 FIFO Control Register (SCFCR)

SCFCR resets the quantity of data in the transmit and receive FIFO data registers, sets the trigger data quantity, and contains an enable bit for loop-back testing. SCFCR can always be read and written to by the CPU. It is initialized to H'0000 by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	RTR	G[1:0]	TTR	G[1:0]	-	TFRST	RFRST	LOOP
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Descri	iption				
15 to 8	_	All 0	R	Reserv	/ed				
				These bits are always read as 0. The write value shoul always be 0.					
7, 6	RTRG[1:0]	00	R/W	Receiv	Receive FIFO Data Trigger				
				data fu The RI data st	data which sets the receive erial status register (SCFSR). nen the quantity of receive FIFO register (SCFRDR) is et trigger number shown				
				• Asy	ynchronous mode •	Clocked synchronous mode			
				00:	: 1	00: 1			
				01:	4	01: 2			
				10:	8	10: 8			
				11:	14	11: 14			
				Note:	receive data using number to 1. If set	us mode, to transfer the DMAC, set the receive trigger to other than 1, CPU must ta left in SCFRDR.			

Bit	Bit Name	Initial Value	R/W	Description
5, 4	TTRG[1:0]	00	R/W	Transmit FIFO Data Trigger
				Set the quantity of remaining transmit data which sets the transmit FIFO data register empty (TDFE) flag in the serial status register (SCFSR). The TDFE flag is set to 1 when the quantity of transmit data in the transmit FIFO data register (SCFTDR) becomes less than the set trigger number shown below.
				00: 8 (8)*
				01: 4 (12)*
				10: 2 (14)*
				11: 0 (16)*
				Note: * Values in parentheses mean the number of empty bytes in SCFTDR when the TDFE flag is set to 1.
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2	TFRST	0	R/W	Transmit FIFO Data Register Reset
				Disables the transmit data in the transmit FIFO data register and resets the data to the empty state.
				0: Reset operation disabled*
				1: Reset operation enabled
				Note: * Reset operation is executed by a power-on reset.
1	RFRST	0	R/W	Receive FIFO Data Register Reset
				Disables the receive data in the receive FIFO data register and resets the data to the empty state.
				0: Reset operation disabled*
				1: Reset operation enabled
				Note: * Reset operation is executed by a power-on reset.
0	LOOP	0	R/W	Loop-Back Test
				Internally connects the transmit output pin (TXD) and receive input pin (RXD) and internally connects the $\overline{\text{RTS}}$ pin and $\overline{\text{CTS}}$ pin and enables loop-back testing.
				0: Loop back test disabled
				1: Loop back test enabled

17.3.10 FIFO Data Count Register (SCFDR)

SCFDR is a 16-bit register which indicates the quantity of data stored in the transmit FIFO data register (SCFTDR) and the receive FIFO data register (SCFRDR).

It indicates the quantity of transmit data in SCFTDR with the upper 8 bits, and the quantity of receive data in SCFRDR with the lower 8 bits. SCFDR can always be read by the CPU. SCFDR is initialized to H'0000 by a power on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-			T[4:0]			-	-	-			R[4:0]		
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12 to 8	T[4:0]	00000	R	T4 to T0 bits indicate the quantity of non-transmitted data stored in SCFTDR. H'00 means no transmit data, and H'10 means that SCFTDR is full of transmit data.
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4 to 0	R[4:0]	00000	R	R4 to R0 bits indicate the quantity of receive data stored in SCFRDR. H'00 means no receive data, and H'10 means that SCFRDR full of receive data.

17.3.11 Serial Port Register (SCSPTR)

SCSPTR controls input/output and data of pins multiplexed to SCIF function. Bits 3 and 2 can control input/output data of SCK pin. Bits 1 and 0 can input data from RXD pin and output data to TXD pin, so they control break of serial transmitting/receiving.

The CPU can always read and write to SCSPTR. SCSPTR is initialized to H'00xx by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	SCKIO	SCKDT	SPB2IC	SPB2DT
Initial value:	0	0	0	0	0	0	0	0	0	Undefined	0	Undefine	d 0	Undefine	d 0	Undefined
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	W	R/W	W


		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6	_	Undefined	R	Reserved
				Undefined value.
5	_	0	R	Reserved
				This bit is always read as 0. The write value should always be $\ensuremath{0}.$
4	_	Undefined	R	Reserved
				Undefined value.
3	SCKIO	0	R/W	SCK Port Input/Output
				Indicates input or output of the serial port SCK pin. When the SCK pin is actually used as a port outputting the SCKDT bit value, the CKE[1:0] bits in SCSCR should be cleared to 0.
				0: SCKDT bit value not output to SCK pin
				1: SCKDT bit value output to SCK pin
2	SCKDT	Undefined	W	SCK Port Data
				Indicates the input/output data of the serial port SCK pin. Input/output is specified by the SCKIO bit. For output, the SCKDT bit value is output to the SCK pin. The SCK pin status is read from the SCKDT bit regardless of the SCKIO bit setting. However, SCK input/output must be set in the PFC.
				0: Input/output data is low level
				1: Input/output data is high level

Bit	Bit Name	Initial Value	R/W	Description			
1	SPB2IO	0	R/W	Serial Port Break Input/Output			
				Indicates input or output of the serial port TXD pin. When the TXD pin is actually used as a port outputting the SPB2DT bit value, the TE bit in SCSCR should be cleared to 0.			
	0: SPB2E			0: SPB2DT bit value not output to TXD pin			
				1: SPB2DT bit value output to TXD pin			
0	SPB2DT	Undefined	W	Serial Port Break Data			
				Indicates the input data of the RXD pin and the output data of the TXD pin used as serial ports. Input/output is specified by the SPB2IO bit. When the TXD pin is set to output, the SPB2DT bit value is output to the TXD pin. The RXD pin status is read from the SPB2DT bit regardless of the SPB2IO bit setting. However, RXD input and TXD output must be set in the PFC.			
				0: Input/output data is low level			
				1: Input/output data is high level			

17.3.12 Line Status Register (SCLSR)

The CPU can always read or write to SCLSR, but cannot write 1 to the ORER flag. This flag can be cleared to 0 only if it has first been read (after being set to 1).

SCLSR is initialized to H'0000 by a power-on reset.




Note: * Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description						
15 to 1	_	All 0	R	Reserved						
				These bits are always read as 0. The write value should always be 0.						
0	ORER	0	R/(W)*	Overrun Error						
				Indicates the occurrence of an overrun error.						
				0: Receiving is in progress or has ended normally*1						
				[Clearing conditions]						
				ORER is cleared to 0 when the chip is a power-on reset						
				ORER is cleared to 0 when 0 is written after 1 is read from ORER.						
				1: An overrun error has occurred*2						
				[Setting condition]						
				 ORER is set to 1 when the next serial receiving is finished while the receive FIFO is full of 16-byte receive data. 						
				Notes: 1. Clearing the RE bit to 0 in SCSCR does not affect the ORER bit, which retains its previous value.						
				 The receive FIFO data register (SCFRDR) retains the data before an overrun error has occurred, and the next received data is discarded. When the ORER bit is set to 1, the SCIF cannot continue the next serial reception. 						

17.3.13 Serial Extended Mode Register (SCSEMR)

SCSEMR is an 8-bit register that extends the SCIF functions. The transfer rate can be doubled by setting the basic clock in asynchronous mode.

Be sure to set this register to H'00 in clocked synchronous mode. SCSEMR is initialized to H'00 by a power-on reset.



		Initial		
Bit	Bit Name	Value	R/W	Description
7	ABCS	0	R/W	Asynchronous Basic Clock Select
				Selects the basic clock for 1-bit period in asynchronous mode.
				Setting of ABCS is valid when the asynchronous mode bit $(C/\overline{A} \text{ in SCSMR}) = 0$.
				Basic clock with a frequency of 16 times the transfer rate
				1: Basic clock with a frequency of 8 times the transfer rate
6 to 0	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.

17.4 Operation

17.4.1 Overview

For serial communication, the SCIF has an asynchronous mode in which characters are synchronized individually, and a clocked synchronous mode in which communication is synchronized with clock pulses.

The SCIF has a 16-stage FIFO buffer for both transmission and receptions, reducing the overhead of the CPU, and enabling continuous high-speed communication.

The transmission format is selected in the serial mode register (SCSMR), as shown in table 17.9. The SCIF clock source is selected by the combination of the CKE1 and CKE0 bits in the serial control register (SCSCR), as shown in table 17.10.

(1) Asynchronous Mode

- Data length is selectable: 7 or 8 bits
- Parity bit is selectable. So is the stop bit length (1 or 2 bits). The combination of the preceding selections constitutes the communication format and character length.
- In receiving, it is possible to detect framing errors, parity errors, receive FIFO data full, overrun errors, receive data ready, and breaks.
- The number of stored data bytes is indicated for both the transmit and receive FIFO registers.
- An internal or external clock can be selected as the SCIF clock source.
 - When an internal clock is selected, the SCIF operates using the clock of on-chip baud rate generator.
 - When an external clock is selected, the external clock input must have a frequency 16 times the bit rate. (The on-chip baud rate generator is not used.)

(2) Clocked Synchronous Mode

- The transmission/reception format has a fixed 8-bit data length.
- In receiving, it is possible to detect overrun errors (ORER).
- An internal or external clock can be selected as the SCIF clock source.
 - When an internal clock is selected, the SCIF operates using the clock of the on-chip baud rate generator, and outputs this clock to external devices as the synchronous clock.
 - When an external clock is selected, the SCIF operates on the input synchronous clock not using the on-chip baud rate generator.

Table 17.9 SCSMR Settings and SCIF Communication Formats

	SCSMR				SCIF Communication Format						
Bit 7 C/A	Bit 6 CHR	Bit 5 PE	Bit 3 STOP	Mode	Data Length	Parity Bit	Stop Bit Length				
0	0 0 0 0		Asynchronous	8 bits	Not set	1 bit					
			1	-			2 bits				
		1	0	-		Set	1 bit				
			1	-			2 bits				
	1	0	0	-	7 bits	Not set	1 bit				
			1	-			2 bits				
		1	0	-		Set	1 bit				
			1	-			2 bits				
1	х	х	Х	Clocked synchronous	8 bits	Not set	None				

[Legend]

x: Don't care

Table 17.10 SCSMR and SCSCR Settings and SCIF Clock Source Selection

SCSMR	SCSCR							
Bit 7	Bit 1	Bit 0		Clock				
C/Ā	CKE1	CKE0	Mode	Source	SCK Pin Function			
0	0	0	Asynchronous	Internal	SCIF does not use the SCK pin			
		1	_		Outputs a clock with a frequency 16 times the bit rate			
	1 0			External	Inputs a clock with frequency 16 times the bit rate			
		1		Setting prohibited				
1	0	Х	Clocked	Internal	Outputs the serial clock			
	1	0	synchronous	External Inputs the serial clock				
		1	<u> </u>	Setting prohibited				

[Legend]

x: Don't care

17.4.2 Operation in Asynchronous Mode

In asynchronous mode, each transmitted or received character begins with a start bit and ends with a stop bit. Serial communication is synchronized one character at a time.

The transmitting and receiving sections of the SCIF are independent, so full duplex communication is possible. The transmitter and receiver are 16-byte FIFO buffered, so data can be written and read while transmitting and receiving are in progress, enabling continuous transmitting and receiving.

Figure 17.2 shows the general format of asynchronous serial communication.

In asynchronous serial communication, the communication line is normally held in the mark (high) state. The SCIF monitors the line and starts serial communication when the line goes to the space (low) state, indicating a start bit. One serial character consists of a start bit (low), data (LSB first), parity bit (high or low), and stop bit (high), in that order.

When receiving in asynchronous mode, the SCIF synchronizes at the falling edge of the start bit. The SCIF samples each data bit on the eighth pulse of a clock with a frequency 16 times the bit rate. Receive data is latched at the center of each bit.




Figure 17.2 Example of Data Format in Asynchronous Communication (8-Bit Data with Parity and Two Stop Bits)

(1) Transmit/Receive Formats

Table 17.11 lists the eight communication formats that can be selected in asynchronous mode. The format is selected by settings in the serial mode register (SCSMR).

Table 17.11 Serial Communication Formats (Asynchronous Mode)

SCSMR Bits				S	erial T	ransr	nit/Re	ceive l	Form	at and	l Frame	Lengt	:h	
CHR	PE	STOP	1	2	3	4	5	6	7	8	9	10	11	12
0	0	0	START				8-bit	data				STOP		
0	0	1	START				8-bit	data				STOP	STOP	
0	1	0	START	RT 8-bit data							Р	STOP		
0	1	1	START				8-bit	t data				Р	STOP	STOP
1	0	0	START			7	-bit da	ta			STOP			
1	0	1	START			7	-bit da	ta			STOP	STOP		
1	1	0	START			7	-bit da	ta			Р	STOP		
1	1	1	START			7	-bit da	ta			Р	STOP	STOP	

[Legend]

START: Start bit STOP: Stop bit P: Parity bit

(2) Clock

An internal clock generated by the on-chip baud rate generator or an external clock input from the SCK pin can be selected as the SCIF transmit/receive clock. The clock source is selected by the C/\overline{A} bit in the serial mode register (SCSMR) and bits CKE[1:0] in the serial control register (SCSCR). For clock source selection, refer to table 17.10.

When an external clock is input at the SCK pin, it must have a frequency equal to 16 times the desired bit rate.

When the SCIF operates on an internal clock, it can output a clock signal on the SCK pin. The frequency of this output clock is 16 times the desired bit rate.

(3) Transmitting and Receiving Data

• SCIF Initialization (Asynchronous Mode)

Before transmitting or receiving, clear the TE and RE bits to 0 in the serial control register (SCSCR), then initialize the SCIF as follows.

When changing the operating mode or the communication format, always clear the TE and RE bits to 0 before following the procedure given below. Clearing TE to 0 initializes the transmit shift register (SCTSR). Clearing TE and RE to 0, however, does not initialize the serial status register (SCFSR), transmit FIFO data register (SCFTDR), or receive FIFO data register (SCFRDR), which retain their previous contents. Clear TE to 0 after all transmit data has been transmitted and the TEND flag in the SCFSR is set. The TE bit can be cleared to 0 during transmission, but the transmit data goes to the Mark state after the bit is cleared to 0. Set the TFRST bit in SCFCR to 1 and reset SCFTDR before TE is set again to start transmission.

When an external clock is used, the clock should not be stopped during initialization or subsequent operation. SCIF operation becomes unreliable if the clock is stopped.

Figure 17.3 shows a sample flowchart for initializing the SCIF.




Figure 17.3 Sample Flowchart for SCIF Initialization

Page 871 of 1778

• Transmitting Serial Data (Asynchronous Mode)

Figure 17.4 shows a sample flowchart for serial transmission. Use the following procedure for serial data transmission after enabling the SCIF for transmission.




Figure 17.4 Sample Flowchart for Transmitting Serial Data

In serial transmission, the SCIF operates as described below.

- 1. When data is written into the transmit FIFO data register (SCFTDR), the SCIF transfers the data from SCFTDR to the transmit shift register (SCTSR) and starts transmitting. Confirm that the TDFE flag in the serial status register (SCFSR) is set to 1 before writing transmit data to SCFTDR. The number of data bytes that can be written is (16 transmit trigger setting).
- 2. When data is transferred from SCFTDR to SCTSR and transmission is started, consecutive transmit operations are performed until there is no transmit data left in SCFTDR. When the number of transmit data bytes in SCFTDR falls below the transmit trigger number set in the FIFO control register (SCFCR), the TDFE flag is set. If the TIE bit in the serial control register (SCSR) is set to 1 at this time, a transmit-FIFO-data-empty interrupt (TXI) request is generated.

The serial transmit data is sent from the TXD pin in the following order.

- A. Start bit: One-bit 0 is output.
- B. Transmit data: 8-bit or 7-bit data is output in LSB-first order.
- C. Parity bit: One parity bit (even or odd parity) is output. (A format in which a parity bit is not output can also be selected.)
- D. Stop bit(s): One or two 1 bits (stop bits) are output.
- E. Mark state: 1 is output continuously until the start bit that starts the next transmission is sent.
- 3. The SCIF checks the SCFTDR transmit data at the timing for sending the stop bit. If data is present, the data is transferred from SCFTDR to SCTSR, the stop bit is sent, and then serial transmission of the next frame is started.

Figure 17.5 shows an example of the operation for transmission.




Figure 17.5 Example of Transmit Operation (8-Bit Data, Parity, 1 Stop Bit)

• Receiving Serial Data (Asynchronous Mode)

Figures 17.6 and 17.7 show sample flowcharts for serial reception. Use the following procedure for serial data reception after enabling the SCIF for reception.





Figure 17.6 Sample Flowchart for Receiving Serial Data



- Whether a framing error or parity error has occurred in the receive data that is to be read from the receive FIFO data register (SCFRDR) can be ascertained from the FER and PER bits in the serial status register (SCFSR).
- When a break signal is received, receive data is not transferred to SCFRDR while the BRK flag is set. However, note that the last data in SCFRDR is H'00, and the break data in which a framing error occurred is stored.

Figure 17.7 Sample Flowchart for Receiving Serial Data (cont)

In serial reception, the SCIF operates as described below.

- 1. The SCIF monitors the transmission line, and if a 0 start bit is detected, performs internal synchronization and starts reception.
- 2. The received data is stored in SCRSR in LSB-to-MSB order.
- 3. The parity bit and stop bit are received.
 - After receiving these bits, the SCIF carries out the following checks.
 - A. Stop bit check: The SCIF checks whether the stop bit is 1. If there are two stop bits, only the first is checked.
 - B. The SCIF checks whether receive data can be transferred from the receive shift register (SCRSR) to SCFRDR.
 - C. Overrun check: The SCIF checks that the ORER flag is 0, indicating that the overrun error has not occurred.
 - D. Break check: The SCIF checks that the BRK flag is 0, indicating that the break state is not set.

If all the above checks are passed, the receive data is stored in SCFRDR.

Note: When a parity error or a framing error occurs, reception is not suspended.

4. If the RIE bit in SCSCR is set to 1 when the RDF or DR flag changes to 1, a receive-FIFO-data-full interrupt (RXI) request is generated. If the RIE bit or the REIE bit in SCSCR is set to 1 when the ER flag changes to 1, a receive-error interrupt (ERI) request is generated. If the RIE bit or the REIE bit in SCSCR is set to 1 when the BRK or ORER flag changes to 1, a break reception interrupt (BRI) request is generated.

Figure 17.8 shows an example of the operation for reception.




Figure 17.8 Example of SCIF Receive Operation (8-Bit Data, Parity, 1 Stop Bit)

17.4.3 Operation in Clocked Synchronous Mode

In clocked synchronous mode, the SCIF transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication.

The SCIF transmitter and receiver are independent, so full-duplex communication is possible while sharing the same clock. The transmitter and receiver are also 16-byte FIFO buffered, so continuous transmitting or receiving is possible by reading or writing data while transmitting or receiving is in progress.

Figure 17.9 shows the general format in clocked synchronous serial communication.




Figure 17.9 Data Format in Clocked Synchronous Communication

In clocked synchronous serial communication, each data bit is output on the communication line from one falling edge of the serial clock to the next. Data is guaranteed valid at the rising edge of the serial clock.

In each character, the serial data bits are transmitted in order from the LSB (first) to the MSB (last). After output of the MSB, the communication line remains in the state of the MSB.

In clocked synchronous mode, the SCIF receives data by synchronizing with the rising edge of the serial clock.

(1) Transmit/Receive Formats

The data length is fixed at eight bits. No parity bit can be added.

(2) Clock

An internal clock generated by the on-chip baud rate generator by the setting of the C/A bit in SCSMR and CKE[1:0] in SCSCR, or an external clock input from the SCK pin can be selected as the SCIF transmit/receive clock.

When the SCIF operates on an internal clock, it outputs the clock signal at the SCK pin. Eight clock pulses are output per transmitted or received character. When the SCIF is not transmitting or receiving, the clock signal remains in the high state. When only receiving, the clock signal outputs while the RE bit of SCSCR is 1 and the number of data in receive FIFO is more than the receive FIFO data trigger number.

(3)**Transmitting and Receiving Data**

SCIF Initialization (Clocked Synchronous Mode)

Before transmitting, receiving, or changing the mode or communication format, the software must clear the TE and RE bits to 0 in the serial control register (SCSCR), then initialize the SCIF. Clearing TE to 0 initializes the transmit shift register (SCTSR). Clearing RE to 0, however, does not initialize the RDF, PER, FER, and ORER flags and receive data register (SCRDR), which retain their previous contents.

Figure 17.10 shows a sample flowchart for initializing the SCIF.




Figure 17.10 Sample Flowchart for SCIF Initialization

• Transmitting Serial Data (Clocked Synchronous Mode)

Figure 17.11 shows a sample flowchart for transmitting serial data. Use the following procedure for serial data transmission after enabling the SCIF for transmission.




Figure 17.11 Sample Flowchart for Transmitting Serial Data

In serial transmission, the SCIF operates as described below.

- 1. When data is written into the transmit FIFO data register (SCFTDR), the SCIF transfers the data from SCFTDR to the transmit shift register (SCTSR) and starts transmitting. Confirm that the TDFE flag in the serial status register (SCFSR) is set to 1 before writing transmit data to SCFTDR. The number of data bytes that can be written is (16 transmit trigger setting).
- 2. When data is transferred from SCFTDR to SCTSR and transmission is started, consecutive transmit operations are performed until there is no transmit data left in SCFTDR. When the number of transmit data bytes in SCFTDR falls below the transmit trigger number set in the FIFO control register (SCFCR), the TDFE flag is set. If the TIE bit in the serial control register (SCSR) is set to 1 at this time, a transmit-FIFO-data-empty interrupt (TXI) request is generated.
 - If clock output mode is selected, the SCIF outputs eight synchronous clock pulses. If an external clock source is selected, the SCIF outputs data in synchronization with the input clock. Data is output from the TXD pin in order from the LSB (bit 0) to the MSB (bit 7).
- 3. The SCIF checks the SCFTDR transmit data at the timing for sending the MSB (bit 7). If data is present, the data is transferred from SCFTDR to SCTSR, and then serial transmission of the next frame is started. If there is no data, the TXD pin holds the state after the TEND flag in SCFSR is set to 1 and the MSB (bit 7) is sent.
- 4. After the end of serial transmission, the SCK pin is held in the high state.

Figure 17.12 shows an example of SCIF transmit operation.




Figure 17.12 Example of SCIF Transmit Operation

• Receiving Serial Data (Clocked Synchronous Mode)

Figures 17.13 and 17.14 show sample flowcharts for receiving serial data. When switching from asynchronous mode to clocked synchronous mode without SCIF initialization, make sure that ORER, PER, and FER are cleared to 0.




Figure 17.13 Sample Flowchart for Receiving Serial Data (1)




Figure 17.14 Sample Flowchart for Receiving Serial Data (2)

In serial reception, the SCIF operates as described below.

- 1. The SCIF synchronizes with serial clock input or output and starts the reception.
- 2. Receive data is shifted into SCRSR in order from the LSB to the MSB. After receiving the data, the SCIF checks the receive data can be loaded from SCRSR into SCFRDR or not. If this check is passed, the RDF flag is set to 1 and the SCIF stores the received data in SCFRDR. If the check is not passed (overrun error is detected), further reception is prevented.
- 3. After setting RDF to 1, if the receive FIFO data full interrupt enable bit (RIE) is set to 1 in SCSCR, the SCIF requests a receive-data-full interrupt (RXI). If the ORER bit is set to 1 and the receive-data-full interrupt enable bit (RIE) or the receive error interrupt enable bit (REIE) in SCSCR is also set to 1, the SCIF requests a break interrupt (BRI).

Figure 17.15 shows an example of SCIF receive operation.




Figure 17.15 Example of SCIF Receive Operation

• Transmitting and Receiving Serial Data Simultaneously (Clocked Synchronous Mode)
Figure 17.16 shows a sample flowchart for transmitting and receiving serial data simultaneously.
Use the following procedure for the simultaneous transmission/reception of serial data, after enabling the SCIF for transmission/reception.




Figure 17.16 Sample Flowchart for Transmitting/Receiving Serial Data

17.5 SCIF Interrupts

The SCIF has four interrupt sources: transmit-FIFO-data-empty (TXI), receive-error (ERI), receive FIFO data full (RXI), and break (BRI).

Table 17.12 shows the interrupt sources and their order of priority. The interrupt sources are enabled or disabled by means of the TIE, RIE, and REIE bits in SCSCR. A separate interrupt request is sent to the interrupt controller for each of these interrupt sources.

When a TXI request is enabled by the TIE bit and the TDFE flag in the serial status register (SCFSR) is set to 1, a TXI interrupt request is generated. The DMAC or DTC can be activated and data transfer performed by this TXI interrupt request. At DMAC activation, an interrupt request is not sent to the CPU.

When an RXI request is enabled by the RIE bit and the RDFE flag or the DR flag in SCFSR is set to 1, an RXI interrupt request is generated. The DMAC or DTC can be activated and data transfer performed by this RXI interrupt request. At DMAC activation, an interrupt request is not sent to the CPU. The RXI interrupt request caused by the DR flag is generated only in asynchronous mode.

When the RIE bit is set to 0 and the REIE bit is set to 1, the SCIF requests only an ERI interrupt without requesting an RXI interrupt.

The TXI interrupt indicates that transmit data can be written, and the RXI interrupt indicates that there is receive data in SCFRDR.

Table 17.12 SCIF Interrupt Sources

Interrupt Source	Description	DMAC or DTC Activation	Priority on Reset Release
BRI	Interrupt initiated by break (BRK) or overrun error (ORER)	Not possible	High
ERI	Interrupt initiated by receive error (ER)	Not possible	_
RXI	Interrupt initiated by receive FIFO data full (RDF) or data ready (DR)	Possible	_
TXI	Interrupt initiated by transmit FIFO data empty (TDFE)	Possible	Low

17.6 Usage Notes

Note the following when using the SCIF.

17.6.1 SCFTDR Writing and TDFE Flag

The TDFE flag in the serial status register (SCFSR) is set when the number of transmit data bytes written in the transmit FIFO data register (SCFTDR) has fallen below the transmit trigger number set by bits TTRG[1:0] in the FIFO control register (SCFCR). After the TDFE flag is set, transmit data up to the number of empty bytes in SCFTDR can be written, allowing efficient continuous transmission.

However, if the number of data bytes written in SCFTDR is equal to or less than the transmit trigger number, the TDFE flag will be set to 1 again after being read as 1 and cleared to 0. TDFE flag clearing should therefore be carried out when SCFTDR contains more than the transmit trigger number of transmit data bytes.

The number of transmit data bytes in SCFTDR can be found from the upper 8 bits of the FIFO data count register (SCFDR).

17.6.2 SCFRDR Reading and RDF Flag

The RDF flag in the serial status register (SCFSR) is set when the number of receive data bytes in the receive FIFO data register (SCFRDR) has become equal to or greater than the receive trigger number set by bits RTRG[1:0] in the FIFO control register (SCFCR). After RDF flag is set, receive data equivalent to the trigger number can be read from SCFRDR, allowing efficient continuous reception.

However, if the number of data bytes in SCFRDR exceeds the trigger number, the RDF flag will be set to 1 again if it is cleared to 0. The RDF flag should therefore be cleared to 0 after being read as 1 after reading the number of the received data in the receive FIFO data register (SCFRDR) which is less than the trigger number.

The number of receive data bytes in SCFRDR can be found from the lower 8 bits of the FIFO data count register (SCFDR).

17.6.3 Restriction on DMAC and DTC Usage

When the DMAC or DTC writes data to SCFTDR due to a TXI interrupt request, the state of the TEND flag becomes undefined. Therefore, the TEND flag should not be used as the transfer end flag in such a case.

17.6.4 **Break Detection and Processing**

Break signals can be detected by reading the RXD pin directly when a framing error (FER) is detected. In the break state the input from the RXD pin consists of all 0s, so the FER flag is set and the parity error flag (PER) may also be set.

Note that, although transfer of receive data to SCFRDR is halted in the break state, the SCIF receiver continues to operate.

17.6.5 Sending a Break Signal

The I/O condition and level of the TXD pin are determined by the SPB2IO and SPB2DT bits in the serial port register (SCSPTR). This feature can be used to send a break signal.

Until TE bit is set to 1 (enabling transmission) after initializing, the TXD pin does not work. During the period, mark status is performed by the SPB2DT bit. Therefore, the SPB2IO and SPB2DT bits should be set to 1 (high level output).

To send a break signal during serial transmission, clear the SPB2DT bit to 0 (designating low level), then clear the TE bit to 0 (halting transmission). When the TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, and 0 is output from the TXD pin.

17.6.6 Receive Data Sampling Timing and Receive Margin (Asynchronous Mode)

The SCIF operates on a base clock with a frequency of 16 times the transfer rate.* In reception, the SCIF synchronizes internally with the fall of the start bit, which it samples on the base clock. Receive data is latched at the rising edge of the eighth base clock pulse. The timing is shown in figure 17.17.

Note: * This is an example when ABCS = 0 in SCSEMR. When ABCS = 1, a frequency of 8 times the bit rate becomes the basic clock, and receive data is sampled at the fourth rising edge of the basic clock.




Figure 17.17 Receive Data Sampling Timing in Asynchronous Mode

The receive margin in asynchronous mode can therefore be expressed as shown in equation 1.

Equation 1:

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100 \%$$

Where: M: Receive margin (%)

N: Ratio of clock frequency to bit rate (N = 16)

D: Clock duty (D = 0 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute deviation of clock frequency

From equation 1, if F = 0 and D = 0.5, the receive margin is 46.875%, as given by equation 2.

Equation 2:

When D = 0.5 and F = 0:

$$M = (0.5 - 1/(2 \times 16)) \times 100\%$$

$$= 46.875\%$$

This is a theoretical value. A reasonable margin to allow in system designs is 20% to 30%.

17.6.7 FER Flag and PER Flag of Serial Status Register (SCFSR)

The FER flag and PER flag in the serial status register (SCFSR) are status flag that apply to next entry to be read from the receive FIFO data register (SCFRDR). After the CPU or DMAC reads the receive FIFO data register, the flags of framing errors and parity errors will disappear.

To check the received data for the states of framing errors and parity errors, only read the receive FIFO register after reading the serial status register.

Section 18 Synchronous Serial Communication Unit (SSU)

This LSI (SH7286 or SH7285) has an independent synchronous serial communication unit (SSU) channel. The SSU has master mode in which this LSI outputs clocks as a master device for synchronous serial communication and slave mode in which clocks are input from an external device for synchronous serial communication. Synchronous serial communication can be performed with devices having different clock polarity and clock phase.

18.1 Features

- Choice of SSU mode and clock synchronous mode
- Choice of master mode and slave mode
- Choice of standard mode and bidirectional mode
- Synchronous serial communication with devices with different clock polarity and clock phase
- Choice of 8/16/32-bit width of transmit/receive data
- Full-duplex communication capability
 The shift register is incorporated, enabling transmission and reception to be executed simultaneously.
- Consecutive serial communication
- Choice of LSB-first or MSB-first transfer
- Choice of a clock source
 Pφ/4, Pφ/8, Pφ/16, Pφ/32, Pφ/64, Pφ/128, Pφ/256, or an external clock
- Five interrupt sources
 Transmit end, transmit data register empty, receive data full, overrun error, and conflict error.
 The data transfer controller (DTC) can be activated by a transmit data register empty request or a receive data full request to transfer data.
- Module standby mode can be set

Figure 18.1 shows a block diagram of the SSU.




Figure 18.1 Block Diagram of SSU

18.2 Input/Output Pins

Table 18.1 shows the SSU pin configuration.

Table 18.1 Pin Configuration

Symbol	I/O	Function
SSCK	I/O	SSU clock input/output
SSI	I/O	SSU data input/output
SSO	I/O	SSU data input/output
SCS	I/O	SSU chip select input/output

18.3 Register Descriptions

The SSU has the following registers. For details on the addresses of these registers and the states of these registers in each processing state, see section 30, List of Registers.

Table 18.2 Register Configuration

Register Name	Abbrevia- tion	R/W	Initial value	Address	Access Size
SS control register H	SSCRH	R/W	H'0D	H'FFFFB000	8, 16
SS control register L	SSCRL	R/W	H'00	H'FFFFB001	8
SS mode register	SSMR	R/W	H'00	H'FFFFB002	8, 16
SS enable register	SSER	R/W	H'00	H'FFFFB003	8
SS status register	SSSR	R/W	H'04	H'FFFFB004	8, 16
SS control register 2	SSCR2	R/W	H'00	H'FFFFB005	8
SS transmit data register 0	SSTDR0	R/W	H'00	H'FFFFB006	8, 16
SS transmit data register 1	SSTDR1	R/W	H'00	H'FFFFB007	8
SS transmit data register 2	SSTDR2	R/W	H'00	H'FFFFB008	8, 16
SS transmit data register 3	SSTDR3	R/W	H'00	H'FFFFB009	8
SS receive data register 0	SSRDR0	R	H'00	H'FFFFB00A	8, 16
SS receive data register 1	SSRDR1	R	H'00	H'FFFFB00B	8
SS receive data register 2	SSRDR2	R	H'00	H'FFFFB00C	8, 16
SS receive data register 3	SSRDR3	R	H'00	H'FFFFB00D	8

18.3.1 SS Control Register H (SSCRH)

SSCRH specifies master/slave device selection, bidirectional mode enable, SSO pin output value selection, SSCK pin selection, and SCS pin selection.

Bit:	7	6	5	4	3	2	1	0
	MSS	BIDE	-	SOL	SOLP	-	CSS	[1:0]
Initial value:	0	0	0	0	1	1	0	1
R/W:	R/W	R/W	R	R/W	R/W	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	MSS	0	R/W	Master/Slave Device Select
				Selects that this module is used in master mode or slave mode. When master mode is selected, transfer clocks are output from the SSCK pin. When the CE bit in SSSR is set, this bit is automatically cleared.
				0: Slave mode is selected.
				1: Master mode is selected.
6	BIDE	0	R/W	Bidirectional Mode Enable
				Selects that both serial data input pin and output pin are used or one of them is used. However, transmission and reception are not performed simultaneously when bidirectional mode is selected. For details, section 18.4.3, Relationship between Data Input/Output Pins and Shift Register.
				Standard mode (two pins are used for data input and output)
				1: Bidirectional mode (one pin is used for data input and output)
5	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
4	SOL	0	R/W	Serial Data Output Value Select
				The serial data output retains its level of the last bit after completion of transmission. The output level before or after transmission can be specified by setting this bit. When specifying the output level, use the MOV instruction after clearing the SOLP bit to 0. Since writing to this bit during data transmission causes malfunctions, this bit should not be changed.
				0: Serial data output is changed to low.
				1: Serial data output is changed to high.
3	SOLP	1	R/W	SOL Bit Write Protect
				When changing the output level of serial data, set the SOL bit to 1 or clear the SOL bit to 0 after clearing the SOLP bit to 0 using the MOV instruction.
				0: Output level can be changed by the SOL bit
				1: Output level cannot be changed by the SOL bit. This bit is always read as 1.
2	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
1, 0	CSS[1:0]	01	R/W	SCS Pin Select
				Select that the \overline{SCS} pin functions as \overline{SCS} input or output.
				00: Setting prohibited
				01: Setting prohibited
				 Function as SCS automatic input/output (function as SCS input before and after transfer and output a low level during transfer)
				11: Function as SCS automatic output (outputs a high level before and after transfer and outputs a low level during transfer)

18.3.2 SS Control Register L (SSCRL)

SSCRL selects operating mode, software reset, and transmit/receive data length.

Bit:	7 6		5	4	3	2	1	0
[-	SSUMS	SRES	-	-	-	DATS	S[1:0]
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R	R	R	R/W	R/W

D:4	Dit Name	Initial	DAM	Describition
Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
				The bit is always read as 0. The write value should always be 0.
6	SSUMS	0	R/W	Selects transfer mode from SSU mode and clock synchronous mode.
				0: SSU mode
				1: Clock synchronous mode
5	SRES	0	R/W	Software Reset
				Setting this bit to 1 forcibly resets the SSU internal sequencer. After that, this bit is automatically cleared. The ORER, TEND, TDRE, RDRF, and CE bits in SSSR and the TE and RE bits in SSER are also initialized. Values of other bits for SSU registers are held.
				To stop transfer, set this bit to 1 to reset the SSU internal sequencer.
4 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
1, 0	DATS[1:0]	00	R/W	Transmit/Receive Data Length Select
				Select serial data length.
				00: 8 bits
				01: 16 bits
				10: 32 bits
				11: Setting prohibited

18.3.3 SS Mode Register (SSMR)

SSMR selects the MSB first/LSB first, clock polarity, clock phase, and clock rate of synchronous serial communication.

Bit:	7	6	5	4	3	2	1	0
	MLS	CPOS	CPHS	-	-		CKS[2:0]	
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	MLS	0	R/W	MSB First/LSB First Select
				Selects that the serial data is transmitted in MSB first or LSB first.
				0: LSB first
				1: MSB first
6	CPOS	0	R/W	Clock Polarity Select
				Selects the SSCK clock polarity.
				High output in idle mode, and low output in active mode
				1: Low output in idle mode, and high output in active mode
5	CPHS	0	R/W	Clock Phase Select (Only for SSU Mode)
				Selects the SSCK clock phase.
				0: Data changes at the first edge.
				1: Data is latched at the first edge.

Bit	Bit Name	Initial Value	R/W	Description
4, 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2 to 0	CKS[2:0]	000	R/W	Transfer Clock Rate Select
				Select the transfer clock rate (prescaler division rate) when an internal clock is selected.
				000: Reserved
				001: Pφ/4
				010: Ρφ/8
				011: Pφ/16
				100: Pφ/32
				101: Pφ/64
				110: Pφ/128
				111: Pφ/256

18.3.4 SS Enable Register (SSER)

SSER performs transfer/receive control of synchronous serial communication and setting of interrupt enable.

Bit:	7	6	5	4	3	2	1	0
	TE	RE	-	-	TEIE	TIE	RIE	CEIE
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7	TE	0	R/W	Transmit Enable
				When this bit is set to 1, transmission is enabled.
6	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enabled.
5, 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
3	TEIE	0	R/W	Transmit End Interrupt Enable
				When this bit is set to 1, an SSTEI interrupt request is enabled.
2	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, an SSTXI interrupt request is enabled.
1	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, an SSRXI interrupt request and an SSOEI interrupt request are enabled.
0	CEIE	0	R/W	Conflict Error Interrupt Enable
				When this bit is set to 1, an SSCEI interrupt request is enabled.

18.3.5 SS Status Register (SSSR)

SSSR is a status flag register for interrupts.

Bit:	7	6	5	4	3	2	1	0
[-	ORER	-	-	TEND	TDRE	RDRF	CE
Initial value:	0	0	0	0	0	1	0	0
R/W:	R	R/W	R	R	R/W	R/W	R/W	R/W


Bit	Bit Name	Initial Value	R/W	Description
7		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	ORER	0	R/W	Overrun Error
				If the next data is received while RDRF = 1 in data transfer mode (TE=RE=1), an overrun error occurs, indicating abnormal termination. SSRDR stores 1-frame receive data before an overrun error occurs and loses data to be received later. While ORER = 1, consecutive serial reception cannot be continued. Serial transmission cannot be continued, either.
				[Setting condition]
				 When one byte of the next serial reception is completed with RDRF = 1 in data transfer mode (TE=RE=1).
				[Clearing condition]
				 When writing 0 after reading ORER = 1
5, 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
3	TEND	0	R/W	Transmit End
				[Setting conditions]
				 When the last bit of transmit data is transmitted while the TENDSTS bit in SSCR2 is cleared to 0 and the TDRE bit is set to 1
				 After the last bit of transmit data is transmitted while the TENDSTS bit in SSCR2 is set to 1 and the TDRE bit is set to 1
				[Clearing conditions]
				 When writing 0 after reading TEND = 1
				When writing data to SSTDR
2	TDRE	1	R/W	Transmit Data Empty
				Indicates whether or not SSTDR contains transmit data.
				[Setting conditions]
				When the TE bit in SSER is 0
				 When data is transferred from SSTDR to SSTRSR and SSTDR is ready to be written to.
				[Clearing conditions]
				 When writing 0 after reading TDRE = 1
				 When writing data to SSTDR with TE = 1
				 When transmit data is written to SSTDR while the DMAC is activated by an SSTXI.
				 When transmit data is written to SSTDR while the DISEL bit in MRB of the DTC is 0 if the DMAC/DTC is activated by an SSTXI interrupt and then DMAC is activated.

Bit	Bit Name	Initial Value	R/W	Description
1	RDRF	0	R/W	Receive Data Register Full Indicates whether or not SSRDR contains receive data. [Setting condition] When receive data is transferred from SSTRSR to SSRDR after successful serial data reception [Clearing conditions] When writing 0 after reading RDRF = 1 When reading receive data from SSRDR When transmit data is read into SSRDR while the DISEL bit in MRB of the DTC is 0 if the DMAC/DTC is activated by an SSRXI interrupt and then DTC is activated
0	CE	0	R/W	Conflict/Incomplete Error Indicates that a conflict error has occurred when 0 is externally input to the \$\overline{SCS}\$ pin with SSUMS = 0 (SSU mode) and MSS = 1 (master mode). If the \$\overline{SCS}\$ pin level changes to 1 with SSUMS = 0 (SSU mode) and MSS = 0 (slave device), an incomplete error occurs because it is determined that a master device has terminated the transfer. In addition, an incomplete error occurs when the next serial reception starts as RDRF=1 in the state of SSUMS=0 (SSU mode) or MSS=0 (slave device), then the \$\overline{SCS}\$ pin is changed to 1 after the RDRF is cleared to 0 while the SSRDR was read before data reception is completed. Data reception does not continue while the CE bit is set to 1. Serial transmission also does not continue. Reset the SSU internal sequencer by setting the SRES bit in SSCRL to 1 before resuming transfer after incomplete error. [Setting conditions] • When a low level is input to the \$\overline{SCS}\$ pin in master mode (the MSS bit in SSCRH is set to 1) • When the \$\overline{SCS}\$ pin is changed to 1 during transfer in slave mode (the MSS bit in SSCRH is cleared to 0) • When the \$\overline{SCS}\$ pin is changed to 1, the next reception starts as RDRF=1, then after having read the SSRDR before data reception is completed during transfer in slave mode (the MSS bit in \$SCRH is cleared to 0) [Clearing condition] • When writing 0 after reading CE = 1

18.3.6 SS Control Register 2 (SSCR2)

SSCR2 is a register that enables/disables the open-drain outputs of the SSO, SSI, SSCK, and \overline{SCS} pins, selects the assert timing of the \overline{SCS} pin, data output timing of the SSO pin, and set timing of the TEND bit.



		Initial		
Bit	Bit Name	Value	R/W	Description
7	SDOS	0	R/W	Serial Data Pin Open Drain Select
				Selects whether the serial data output pin is used as a TTL or an NMOS open drain output. Pins to output serial data differ according to the register setting. For details, see section 18.4.3, Relationship between Data Input/Output Pins and Shift Register.
				0: TTL output
				1: NMOS open drain output
6	SSCKOS	0	R/W	SSCK Pin Open Drain Select
				Selects whether the SSCK pin is used as a TTL or an NMOS open drain output.
				0: TTL output
				1: NMOS open drain output
5	scsos	0	R/W	SCS Pin Open Drain Select
				Selects whether the $\overline{\text{SCS}}$ pin is used as a TTL or an NMOS open drain output.
				0: TTL output
				1: NMOS open drain output
4	TENDSTS	0	R/W	Selects the timing of setting the TEND bit (valid in SSU and master mode).
				Sets the TEND bit when the last bit is being transmitted
				1: Sets the TEND bit after the last bit is transmitted


Bit	Bit Name	Initial Value	R/W	Description
3	SCSATS	0	R/W	Selects the assertion timing of the \overline{SCS} pin (valid in SSU and master mode).
				0: Min. values of $t_{\mbox{\tiny LEAD}}$ and $t_{\mbox{\tiny LAG}}$ are 1/2 $\timest_{\mbox{\tiny SUcyc}}$
				1: Min. values of $t_{\mbox{\tiny LEAD}}$ and $t_{\mbox{\tiny LAG}}$ are $3/2 \times t_{\mbox{\tiny SUcyc}}$
2	SSODTS	0	R/W	Selects the data output timing of the SSO pin (valid in SSU and master mode)
				0: While BIDE = 0, MSS = 1, and TE = 1 or while BIDE = 1, TE = 1, and RE = 0, the SSO pin outputs data
				1: While BIDE = 0, MSS = 1, and TE = 1 or while BIDE = 1, TE = 1, and RE = 0, the SSO pin outputs data while the \overline{SCS} pin is driven low
1, 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

18.3.7 SS Transmit Data Registers 0 to 3 (SSTDR0 to SSTDR3)

SSTDR is an 8-bit register that stores transmit data. When 8-bit data length is selected by bits DATS1 and DATS0 in SSCRL, SSTDR0 is valid. When 16-bit data length is selected, SSTDR0 and SSTDR1 are valid. When 32-bit data length is selected, SSTDR0 to SSTDR3 are valid. Do not access SSTDR that is not valid.

When the SSU detects that SSTRSR is empty, it transfers the transmit data written in SSTDR to SSTRSR and starts serial transmission. If the next transmit data has already been written to SSTDR during serial transmission, the SSU performs consecutive serial transmission.

Although SSTDR can always be read from or written to by the CPU and DTC/DMAC, to achieve reliable serial transmission, write transmit data to SSTDR after confirming that the TDRE bit in SSSR is set to 1.



		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 0		All 0	R/W	Serial transmit data

Table 18.3 Setting of DATS Bits in SSCRL and Corresponding SSTDR

	DATS[1.0] Setting					
	00	01	10	11 (Invalid Setting)		
SSTDR0	Valid	Valid	Valid	Invalid		
SSTDR1	Invalid	Valid	Valid	Invalid		
SSTDR2	Invalid	Invalid	Valid	Invalid		
SSTDR3	Invalid	Invalid	Valid	Invalid		

DATEI1:01 Cotting


18.3.8 SS Receive Data Registers 0 to 3 (SSRDR0 to SSRDR3)

SSRDR is an 8-bit register that stores receive data. When 8-bit data length is selected by bits DATS1 and DATS0 in SSCRL, SSRDR0 is valid. When 16-bit data length is selected, SSRDR0 and SSRDR1 are valid. When 32-bit data length is selected, SSRDR0 to SSRDR3 are valid. Do not access SSRDR that is not valid.

When the SSU has received 1-byte data, it transfers the received serial data from SSTRSR to SSRDR where it is stored. After this, SSTRSR is ready for reception. Since SSTRSR and SSRDR function as a double buffer in this way, consecutive receive operations can be performed.

Read SSRDR after confirming that the RDRF bit in SSSR is set to 1.

SSRDR is a read-only register, therefore, cannot be written to by the CPU.



		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 0		All 0	R	Serial receive data

Table 18.4 Setting of DATS Bit in SSCRL and Corresponding SSRDR

DATS[1:0] Setting

	00	01	10	11 (Invalid Setting)
SSRDR0	Valid	Valid	Valid	Invalid
SSRDR1	Invalid	Valid	Valid	Invalid
SSRDR2	Invalid	Invalid	Valid	Invalid
SSRDR3	Invalid	Invalid	Valid	Invalid

18.3.9 SS Shift Register (SSTRSR)

SSTRSR is a shift register that transmits and receives serial data.

When data is transferred from SSTDR to SSTRSR, bit 0 of transmit data is bit 0 in the SSTDR contents (MLS = 0: LSB first communication) and is bit 7 in the SSTDR contents (MLS = 1: MSB first communication). The SSU transfers data from the LSB (bit 0) in SSTRSR to the SSO pin to perform serial data transmission.

In reception, the SSU sets serial data that has been input via the SSI pin in SSTRSR from the LSB (bit 0). When 1-byte data has been received, the SSTRSR contents are automatically transferred to SSRDR. SSTRSR cannot be directly accessed by the CPU.



18.4 Operation

18.4.1 Transfer Clock

A transfer clock can be selected from seven internal clocks and an external clock. Before using this module, enable the SSCK pin function in the PFC. When the MSS bit in SSCRH is 1, an internal clock is selected and the SSCK pin is used as an output pin. When transfer is started, the clock with the transfer rate set by bits CKS2 to CKS0 in SSMR is output from the SSCK pin. When MSS = 0, an external clock is selected and the SSCK pin is used as an input pin.

18.4.2 Relationship of Clock Phase, Polarity, and Data

The relationship of clock phase, polarity, and transfer data depends on the combination of the CPOS and CPHS bits in SSMR when the value of the SSUMS bit in SSCRL is 0. Figure 18.2 shows the relationship. When SSUMS = 1, the CPHS setting is invalid although the CPOS setting is valid.

Setting the MLS bit in SSMR selects that MSB or LSB first communication. When MLS = 0, data is transferred from the LSB to the MSB. When MLS = 1, data is transferred from the MSB to the LSB.




Figure 18.2 Relationship of Clock Phase, Polarity, and Data

18.4.3 Relationship between Data Input/Output Pins and Shift Register

The connection between data input/output pins and the SS shift register (SSTRSR) depends on the combination of the MSS and BIDE bits in SSCRH and the SSUMS bit in SSCRL. Figure 18.3 shows the relationship.

The SSU transmits serial data from the SSO pin and receives serial data from the SSI pin when operating with BIDE = 0 and MSS = 1 (standard, master mode) (see figure 18.3 (1)). The SSU transmits serial data from the SSI pin and receives serial data from the SSO pin when operating with BIDE = 0 and MSS = 0 (standard, slave mode) (see figure 18.3 (2)).

The SSU transmits and receives serial data from the SSO pin regardless of master or slave mode when operating with BIDE = 1 (bidirectional mode) (see figures 18.3 (3) and (4)).

However, even if both the TE and RE bits are set to 1, transmission and reception are not performed simultaneously. Either the TE or RE bit must be selected.

The SSU transmits serial data from the SSO pin and receives serial data from the SSI pin when operating with SSUMS = 1. The SSCK pin outputs the internal clock when MSS = 1 and function as an input pin when MSS = 0 (see figures 18.3 (5) and (6)).




Figure 18.3 Relationship between Data Input/Output Pins and the Shift Register

18.4.4 Communication Modes and Pin Functions

The SSU switches the input/output pin (SSI, SSO, SSCK, and \overline{SCS}) functions according to the communication modes and register settings. The input/output directions of the pins should be selected in the port I/O registers. The relationship of communication modes and input/output pin functions are shown in tables 18.5 to 18.7.

Table 18.5 Communication Modes and Pin States of SSI and SSO Pins

Communication		R	Pin State				
Mode	SSUMS	BIDE	MSS	TE	RE	SSI	SSO
SSU communication	0	0	0	0	1	_	Input
mode				1	0	Output	
					1	Output	Input
			1	0	1	Input	
				1	0	_	Output
					1	Input	Output
SSU (bidirectional)	0	1	0	0	1	_	Input
communication mode				1	0	_	Output
			1	0	1	_	Input
				1	0	_	Output
Clock synchronous	1	0	0	0	1	Input	
communication mode				1	0	_	Output
					1	Input	Output
			1	0	1	Input	_
				1	0	_	Output
					1	Input	Output

[Legend]

—: Not used as SSU pin

Table 18.6 Communication Modes and Pin States of SSCK Pin

	Regi	Pin State	
Communication Mode	SSUMS	MSS	SSCK
SSU communication mode	0	0	Input
		1	Output
Clock synchronous communication mode	1	0	Input
		1	Output

Table 18.7 Communication Modes and Pin States of SCS Pin

Communication		Pin State			
Mode	SSUMS	MSS	CSS1	CSS0	SCS
SSU communication	0	0	Х	Х	Input
mode		1	0	0	_
			0	1	_
			1	0	Automatic input/output
			1	1	Output
Clock synchronous communication mode	1	х	х	х	_

[Legend]

x: Don't care

-: Not used as SSU pin

18.4.5 SSU Mode

In SSU mode, data communications are performed via four lines: clock line (SSCK), data input line (SSI or SSO), data output line (SSI or SSO), and chip select line (SCS).

In addition, the SSU supports bidirectional mode in which a single pin functions as data input and data output lines.

(1) Initial Settings in SSU Mode

Figure 18.4 shows an example of the initial settings in SSU mode. Before data transfer, clear both the TE and RE bits in SSER to 0 to set the initial values.

Note: Before changing operating modes and communications formats, clear both the TE and RE bits to 0. Although clearing the TE bit to 0 sets the TDRE bit to 1, clearing the RE bit to 0 does not change the values of the RDRF and ORER bits and SSRDR. Those bits retain the previous values.




Figure 18.4 Example of Initial Settings in SSU Mode

(2) Data Transmission

Figure 18.5 shows an example of transmission operation, and figure 18.6 shows a flowchart example of data transmission.

When transmitting data, the SSU operates as shown below.

In master mode, the SSU outputs a transfer clock and data. In slave mode, when a low level signal is input to the \overline{SCS} pin and a transfer clock is input to the SSCK pin, the SSU outputs data in synchronization with the transfer clock.

Writing transmit data to SSTDR after the TE bit is set to 1 clears the TDRE bit in SSSR to 0, and the SSTDR contents are transferred to SSTRSR. After that, the SSU sets the TDRE bit to 1 and starts transmission. At this time, if the TIE bit in SSER is set to 1, a TXI interrupt is generated.

When 1-frame data has been transferred with TDRE = 0, the SSTDR contents are transferred to SSTRSR to start the next frame transmission. When the 8th bit of transmit data has been transferred with TDRE = 1, the TEND bit in SSSR is set to 1 and the state is retained. At this time, if the TEIE bit is set to 1, a TEI interrupt is generated. After transmission, the output level of the SSCK pin is fixed high when CPOS = 0 and low when CPOS = 1.

While the ORER bit in SSSR is set to 1, transmission is not performed. Check that the ORER bit is cleared to 0 before transmission.




Figure 18.5 Example of Transmission Operation (SSU Mode)




Figure 18.6 Flowchart Example of Data Transmission (SSU Mode)

(3) Data Reception

Figure 18.7 shows an example of reception operation, and figure 18.8 shows a flowchart example of data reception. When receiving data, the SSU operates as shown below.

After setting the RE bit to 1 and dummy-reading SSRDR, the SSU starts data reception.

In master mode, the SSU outputs a transfer clock and receives data. In slave mode, when a low level signal is input to the \overline{SCS} pin and a transfer clock is input to the SSCK pin, the SSU receives data in synchronization with the transfer clock.

When 1-frame data has been received, the RDRF bit in SSSR is set to 1 and the receive data is stored in SSRDR. At this time, if the RIE bit in SSER is set to 1, an RXI interrupt is generated. The RDRF bit is automatically cleared to 0 by reading SSRDR.

In continuous reception as the slave device in SSU mode, be sure to read SSRDR before reception of the next frame starts. If reception of a next frame starts before clearing RDRF to 0, then read SSRDR before completing the reception of the next frame, CE in SSSR will be set to 1 at the end of the next frame.

If reception of the next frame starts before RDRF is cleared to 0 then SSRDR will not be read until the end of completion, neither CE nor ORER in SSSR will be set but the received data will be discarded.




Figure 18.7 Example of Reception Operation (SSU Mode)




Figure 18.8 Flowchart Example of Data Reception (SSU Mode)

(4) Data Transmission/Reception

Figure 18.9 shows a flowchart example of simultaneous transmission/reception. The data transmission/reception is performed combining the data transmission and data reception as mentioned above. The data transmission/reception is started by writing transmit data to SSTDR with TE = RE = 1.

Before switching transmission mode (TE=1) or reception mode (RE=1) to transmission/reception mode (TE=RE=1), clear the TE and RE bits to 0. When starting the transfer, confirm that the TEND, RDRF, and ORER bits are cleared to 0 before setting the TE or TE bit to TE.

When the RDRF bit has been set to 1 at the 8th rising edge of the transfer clock, the ORER bit in SSSR is set to 1. This indicates that an overrun error (OEI) has occurred. At this time, data reception is stopped. While the ORER bit in SSSR is set to 1, reception is not performed. To resume the reception, clear the ORER bit to 0.




Figure 18.9 Flowchart Example of Simultaneous Transmission/Reception (SSU Mode)

18.4.6 SCS Pin Control and Conflict Error

When bits CSS1 and CSS0 in SSCRH are set to B'10 and the SSUMS bit in SSCRL is cleared to 0, the \overline{SCS} pin becomes an input pin (Hi-Z) before the serial transfer is started and after the serial transfer is complete. Because of this, the SSU performs conflict error detection during these periods. If a low level signal is input to the \overline{SCS} pin during these periods, it is detected as a conflict error. At this time, the CE bit in SSSR is set to 1 and the MSS bit is cleared to 0.

Note: While the CE bit is set to 1, transmission or reception cannot be restarted. Clear the CE bit to 0 before restarting the transmission or reception.




Figure 18.10 Conflict Error Detection Timing (Before Transfer)

Page 927 of 1778




Figure 18.11 Conflict Error Detection Timing (After Transfer End)

18.4.7 Clock Synchronous Communication Mode

In clock synchronous communication mode, data communications are performed via three lines: clock line (SSCK), data input line (SSI), and data output line (SSO).

(1) Initial Settings in Clock Synchronous Communication Mode

Figure 18.12 shows an example of the initial settings in clock synchronous communication mode. Before data transfer, clear both the TE and RE bits in SSER to 0 to set the initial values.

Note: Before changing operating modes and communications formats, clear both the TE and RE bits to 0. Although clearing the TE bit to 0 sets the TDRE bit to 1, clearing the RE bit to 0 does not change the values of the RDRF and ORER bits and SSRDR. Those bits retain the previous values.




Figure 18.12 Example of Initial Settings in Clock Synchronous Communication Mode

(2) Data Transmission

Figure 18.13 shows an example of transmission operation, and figure 18.14 shows a flowchart example of data transmission. When transmitting data in clock synchronous communication mode, the SSU operates as shown below.

In master mode, the SSU outputs a transfer clock and data. In slave mode, when a transfer clock is input to the SSCK pin, the SSU outputs data in synchronization with the transfer clock.

Writing transmit data to SSTDR after the TE bit is set to 1 clears the TDRE bit in SSSR to 0, and the SSTDR contents are transferred to SSTRSR. After that, the SSU sets the TDRE bit to 1 and starts transmission. At this time, if the TIE bit in SSER is set to 1, a TXI interrupt is generated.

When 1-frame data has been transferred with TDRE = 0, the SSTDR contents are transferred to SSTRSR to start the next frame transmission. When the 8th bit of transmit data has been transferred with TDRE = 1, the TEND bit in SSSR is set to 1 and the state is retained. At this time, if the TEIE bit is set to 1, a TEI interrupt is generated.

While the ORER bit in SSSR is set to 1, transmission is not performed. Check that the ORER bit is cleared to 0 before transmission.




Figure 18.13 Example of Transmission Operation (Clock Synchronous Communication Mode)




Figure 18.14 Flowchart Example of Transmission Operation (Clock Synchronous Communication Mode)

(3) Data Reception

Figure 18.15 shows an example of reception operation, and figure 18.16 shows a flowchart example of data reception. When receiving data, the SSU operates as shown below.

After setting the RE bit in SSER to 1, the SSU starts data reception.

In master mode, the SSU outputs a transfer clock and receives data. In slave mode, when a transfer clock is input to the SSCK pin, the SSU receives data in synchronization with the transfer clock.

When 1-frame data has been received, the RDRF bit in SSSR is set to 1 and the receive data is stored in SSRDR. At this time, if the RIE bit is set to 1, an RXI interrupt is generated. The RDRF bit is automatically cleared to 0 by reading SSRDR.

When SSU is set in slave mode and receive data continuously, read SSRDR before starting reception of a next frame. When the next reception starts before RDRF is cleared to 0, all subsequent data is not guaranteed.




Figure 18.15 Example of Reception Operation (Clock Synchronous Communication Mode)




Figure 18.16 Flowchart Example of Data Reception (Clock Synchronous Communication Mode)

(4) Data Transmission/Reception

Figure 18.17 shows a flowchart example of simultaneous transmission/reception. The data transmission/reception is performed combining the data transmission and data reception as mentioned above. The data transmission/reception is started by writing transmit data to SSTDR with TE = RE = 1.

Before switching transmission mode (TE=1) or reception mode (RE=1) to transmission/reception mode (TE=RE=1), clear the TE and RE bits to 0. When starting the transfer, confirm that the TEND, RDRF, and ORER bits are cleared to 0 before setting the TE or RE bits to 1.

When the RDRF bit has been set to 1 at the 8th rising edge of the transfer clock, the ORER bit in SSSR is set to 1. This indicates that an overrun error (OEI) has occurred. At this time, data reception is stopped. While the ORER bit in SSSR is set to 1, reception is not performed. To resume the reception, clear the ORER bit to 0.




Figure 18.17 Flowchart Example of Simultaneous Transmission/Reception (Clock Synchronous Communication Mode)

18.5 SSU Interrupt Sources and DTC or DMAC

The SSU interrupt requests are an overrun error, a conflict error, a receive data register full, transmit data register empty, and a transmit end interrupts. Of these interrupt sources, a receive data register full, and a transmit data register empty can activate the DTC or DMAC for data transfer.

Since both an overrun error and a conflict error interrupts are allocated to the SSERI vector address, and both a transmit data register empty and a transmit end interrupts are allocated to the SSTXI vector address, the interrupt source should be decided by their flags. Table 18.8 lists the interrupt sources.

When an interrupt condition shown in table 18.8 is satisfied, an interrupt is requested. Clear the interrupt source by CPU, DTC, or DMAC data transfer.

Table 18.8 SSU Interrupt Sources

Abbreviation	Interrupt Source	Symbol	Interrupt Condition	DTC or DMAC Activation
SSERI	Overrun error	SSOEI	(RIE = 1) • (ORER = 1)	_
	Conflict error	SSCEI	(CEIE = 1) • (CE = 1)	_
SSRXI	Receive data register full	SSRXI	(RIE = 1) • (RDRF = 1)	Yes
SSTXI	Transmit data register empty	SSTXI	(TIE = 1) • (TDRE = 1)	Yes
	Transmit end	SSTEI	(TEIE = 1) • (TEND = 1)	

18.6 Usage Notes

18.6.1 Module Standby Mode Setting

The SSU operation can be disabled or enabled using the standby control register. The initial setting is for SSU operation to be halted. Access to registers is enabled by clearing module standby mode. For details, refer to section 28, Power-Down Modes.

18.6.2 Access to SSTDR and SSRDR Registers

Do not access SSTDR and SSRDR registers not validated by the setting of the DATS bits of the SSCRL register. If accessed, transmission or reception thereafter may not be performed normally.

18.6.3 Continuous Transmission/Reception in SSU Slave Mode

During continuous transmission/reception in SSU slave mode, negate the \overline{SCS} pin (high level) for every frame. If the \overline{SCS} pin is kept asserted (low level) for more than one frame, transmission or reception cannot be performed correctly.

18.6.4 Note for Reception Operations in SSU Slave Mode

In continuous reception when slave reception in SSU mode has been selected, read the SS receivedata register (SSRDR) before each next round of reception starts (i.e. before an externally connected master device starts a next round of transmission).

If the next round of reception starts after the SS status register receive-data full (RDRF) bit has been set to 1 but before the SSRDR has been read, and the SSRDR is read before the reception of one frame is complete, the conflict /incomplete error bit in SSSR will be set to 1 on completion of reception.

Furthermore, when the next round of reception starts after the receive-data full (RDRF) bit has been set to 1 and before the SSRDR has been read, and the SSRDR has not been read by the end of the reception of the frame, the CE and overflow-error (ORER) bits will not have been set, but the received data will be discarded.

Further note that this point for caution does not apply to simultaneous transmission and reception in SSU slave mode or to clock-synchronous mode.

18.6.5 Note on Master Transmission and Master Reception Operations in SSU Mode

To perform master transmission or reception in SSU mode, perform one of the following operations:

- After the TDRE flag in SSSR is set to 1, store the next byte of transmit data in SSTDR before transmission of the second to last bit starts.
- Store the next byte of transmit data in SSTDR after confirming that the TEND flag in SSSR has been set to 1.
- Use the SSU with the TENDSTS bit in SSCR2 cleared to 0, or with both the TENDSTS and SCSATS bits in SSCR2 set to 1.

18.6.6 Note on DTC Transfers

When a DTC transfer occurs with SSTXI as the activation source, TDRE is not cleared when the transfer counter reaches H'0000 but communication operation starts anyway.

When using the SSTXI interrupt to clear the flag, perform interrupt handling first.

However, do not clear the flag within the SSTXI interrupt handler when the initial value of the DTC's transfer counter is set to H'0001 and the DISEL bit is set to 1. In this case, clearing the flag by the interrupt handler may cause the SSU to start communication operation a second time.

Page 938 of 1778

Section 19 I²C Bus Interface 3 (IIC3)

The I²C bus interface 3 conforms to and provides a subset of the Philips I²C (Inter-IC) bus interface functions. However, the configuration of the registers that control the I²C bus differs partly from the Philips register configuration.

19.1 Features

- Selection of I²C format or clocked synchronous serial format
- Continuous transmission/reception
 Since the shift register, transmit data register, and receive data register are independent from each other, the continuous transmission/reception can be performed.

I²C bus format:

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization/wait function
 - In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically. If transmission/reception is not yet possible, set the SCL to low until preparations are completed.
- Six interrupt sources
 - Transmit data empty (including slave-address match), transmit end, receive data full (including slave-address match), arbitration lost, NACK detection, and stop condition detection
- The direct memory access controller (DMAC) or data transfer controller (DTC) can be activated by a transmit-data-empty request or receive-data-full request to transfer data.
- · Direct bus drive
 - Two pins, SCL and SDA pins, function as NMOS open-drain outputs when the bus drive function is selected.

Clocked synchronous serial format:

- Four interrupt sources
 - Transmit-data-empty, transmit-end, receive-data-full, and overrun error
- The direct memory access controller (DMAC)) or data transfer controller (DTC) can be activated by a transmit-data-empty request or receive-data-full request to transfer data.

Figure 19.1 shows a block diagram of the I²C bus interface 3.




Figure 19.1 Block Diagram of I²C Bus Interface 3

19.2 Input/Output Pins

Table 19.1 shows the pin configuration of the I²C bus interface 3.

Table 19.1 Pin Configuration

Pin Name	Symbol	I/O	Function
Serial clock	SCL	I/O	I ² C serial clock input/output
Serial data	SDA	I/O	I ² C serial data input/output

Figure 19.2 shows an example of I/O pin connections to external circuits.




Figure 19.2 External Circuit Connections of I/O Pins

19.3 Register Descriptions

The I²C bus interface 3 has the following registers.


Table 19.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
I ² C bus control register 1	ICCR1	R/W	H'00	H'FFFEE000	8
I ² C bus control register 2	ICCR2	R/W	H'7D	H'FFFEE001	8
I ² C bus mode register	ICMR	R/W	H'38	H'FFFEE002	8
I ² C bus interrupt enable register	ICIER	R/W	H'00	H'FFFEE003	8
I ² C bus status register	ICSR	R/W	H'00	H'FFFEE004	8
Slave address register	SAR	R/W	H'00	H'FFFEE005	8
I ² C bus transmit data register	ICDRT	R/W	H'FF	H'FFFEE006	8
I ² C bus receive data register	ICDRR	R/W	H'FF	H'FFFEE007	8
NF2CYC register	NF2CYC	R/W	H'00	H'FFFEE008	8

I²C Bus Control Register 1 (ICCR1) 19.3.1

ICCR1 is an 8-bit readable/writable register that enables or disables the I²C bus interface 3, controls transmission or reception, and selects master or slave mode, transmission or reception, and transfer clock frequency in master mode.

ICCR1 is initialized to H'00 by a power-on reset.



Bit	Bit Name	Initial Value	R/W	Description
7	ICE	0	R/W	I ² C Bus Interface 3 Enable
				0: Output from SCL and SDA is disabled. (Input to SCL and SDA enabled.)
				1: This bit is enabled for transfer operations. (SCL and SDA pins are bus drive state.)
6	RCVD	0	R/W	Reception Disable
				Enables or disables the next operation when TRS is 0 and ICDRR is read. In master receive mode, when ICDRR cannot be read before the rising edge of the 8th clock of SCL, set the RCVD bit to 1 so that data is received in byte units. Clear this bit to 0 in other modes.
				When receiving data in byte units with the RCVD bit set to 1, read from ICDRR after the fall of the ninth clock.
				0: Enables next reception
				1: Disables next reception

Bit	Bit Name	Initial Value	R/W	Description
5	MST	0	R/W	Master/Slave Select
4	TRS	0	R/W	Transmit/Receive Select
4	ino	O	IT/VV	In master mode with the I ² C bus format, when arbitration is lost, MST and TRS are both reset by hardware, causing a transition to slave receive mode. Modification of the TRS bit should be made between transfer frames.
				When seven bits after the start condition is issued in slave receive mode match the slave address set to SAR and the 8th bit is set to 1, TRS is automatically set to 1. If an overrun error occurs in master receive mode with the clocked synchronous serial format, MST is cleared and the mode changes to slave receive mode.
				Operating modes are described below according to MST and TRS combination. When clocked synchronous serial format is selected and MST = 1, clock is output.
				00: Slave receive mode
				01: Slave transmit mode
				10: Master receive mode
				11: Master transmit mode
3 to 0	CKS[3:0]	0000	R/W	Transfer Clock Select
				These bits should be set according to the necessary transfer rate (table 19.3) in master mode.

Table 19.3 Transfer Rate

Bit 3	Bit 2	Bit 1	Bit 0			Transfer Rate	•
CKS3	CKS2	CKS1	CKS0	Clock	Pφ = 40 MHz (160/8)	Pφ = 48 MHz (160/6)	Pφ = 50 MHz (160/4)
0	0	0	0	Рф/64	625	750	781
0	0	0	1	Ρφ/72	556	667	694
0	0	1	0	Рф/84	476	571	595
0	0	1	1	Ρφ/92	435	521	543
0	1	0	0	Ρφ/100	400	480	500
0	1	0	1	Pφ/108	370	444	463
0	1	1	0	Ρφ/120	333	400	417
0	1	1	1	Ρφ/124	322	387	403
1	0	0	0	Pφ/256	156	188	195
1	0	0	1	Pφ/288	139	167	174
1	0	1	0	Pø/336	119	143	149
1	0	1	1	Pø/368	109	130	136
1	1	0	0	Рф/400	100	120	125
1	1	0	1	Рф/432	92.6	111	116
1	1	1	0	Рф/480	83.3	100	104
1	1	1	1	Pø/496	80.6	96.7	101

Note: The settings should satisfy external specifications.

19.3.2 I²C Bus Control Register 2 (ICCR2)

ICCR2 is an 8-bit readable/writable register that issues start/stop conditions, manipulates the SDA pin, monitors the SCL pin, and controls reset in the control part of the I²C bus.

ICCR2 is initialized to H'7D by a power-on reset.

Bit:	7	6	5	4	3	2	1	0
	BBSY	SCP	SDAO	SDAOP	SCLO	-	IICRST	-
Initial value:	0	1	1	1	1	1	0	1
R/W:	R/W	R/W	R/W	R/W	R	R	R/W	R


Bit	Bit Name	Initial Value	R/W	Description
7	BBSY	0	R/W	Bus Busy
				Enables to confirm whether the I^2C bus is occupied or released and to issue start/stop conditions in master mode. With the clocked synchronous serial format, this bit is always read as 0. With the I^2C bus format, this bit is set to 1 when the SDA level changes from high to low under the condition of $SCL = high$, assuming that the start condition has been issued. This bit is cleared to 0 when the SDA level changes from low to high under the condition of $SCL = high$, assuming that the stop condition has been issued. Write 1 to BBSY and 0 to SCP to issue a start condition. Follow this procedure when also re-transmitting a start condition. Write 0 in BBSY and 0 in SCP to issue a stop condition.
6	SCP	1	R/W	Start/Stop Issue Condition Disable
				Controls the issue of start/stop conditions in master mode. To issue a start condition, write 1 in BBSY and 0 in SCP. A retransmit start condition is issued in the same way. To issue a stop condition, write 0 in BBSY and 0 in SCP. This bit is always read as 1. Even if 1 is written to this bit, the data will not be stored.

Bit	Bit Name	Initial Value	R/W	Description
5	SDAO	1	R/W	SDA Output Value Control
				This bit is used with SDAOP when modifying output level of SDA. This bit should not be manipulated during transfer.
				0: When reading, SDA pin outputs low.
				When writing, SDA pin is changed to output low.
				1: When reading, SDA pin outputs high.
				When writing, SDA pin is changed to output Hi-Z (outputs high by external pull-up resistance).
4	SDAOP	1	R/W	SDAO Write Protect
				Controls change of output level of the SDA pin by modifying the SDAO bit. To change the output level, clear SDAO and SDAOP to 0 or set SDAO to 1 and clear SDAOP to 0. This bit is always read as 1.
3	SCLO	1	R	SCL Output Level
				Monitors SCL output level. When SCLO is 1, SCL pin outputs high. When SCLO is 0, SCL pin outputs low.
2	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
1	IICRST	0	R/W	IIC Control Part Reset
				Resets the control part except for I ² C registers. If this bit is set to 1 when hang-up occurs because of communication failure during I ² C bus operation, some IIC3 registers and the control part can be reset.
0	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.

19.3.3 I²C Bus Mode Register (ICMR)

ICMR is an 8-bit readable/writable register that selects whether the MSB or LSB is transferred first, and selects the transfer bit count.

ICMR is initialized to H'38 by a power-on reset. Bits BC[2:0] are initialized to H'0 by the IICRST bit in ICCR2.




		Initial		
Bit	Bit Name	Value	R/W	Description
7	MLS	0	R/W	MSB-First/LSB-First Select
				0: MSB-first
				1: LSB-first
				Set this bit to 0 when the I ² C bus format is used.
6	_	0	R/W	Reserved
				This bit is always read as 0. The write value should always be 0.
5, 4	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
3	BCWP	1	R/W	BC Write Protect
				Controls the BC[2:0] modifications. When modifying the BC[2:0] bits, this bit should be cleared to 0. In clocked synchronous serial mode, the BC[2:0] bits should not be modified.
				0: When writing, values of the BC[2:0] bits are set.
				1: When reading, 1 is always read.
				When writing, settings of the BC[2:0] bits are invalid.

Bit	Bit Name	Initial Value	R/W	Description	
2 to 0	BC[2:0]	000	R/W	Bit Counter	
_ 10 0			next. When read, is indicated. With transferred with or be made between to a value other the while the SCL pindetected, the value B'111. The value transfer, including cleared by a power mode and module cleared by setting	the number of bits to be transferred the remaining number of transfer bits the I ² C bus format, the data is ne addition acknowledge bit. Should a transfer frames. If these bits are set nan B'000, the setting should be made is low. After the stop condition is see of these bits returns automatically to returns to B'000 at the end of a data the acknowledge bit. These bits are set on reset and in software standby a standby mode. These bits are also the IICRST bit of ICCR2 to 1. With pronous serial format, these bits diffied.	
				I ² C Bus Format	Clocked Synchronous Serial Format
				000: 9 bits	000: 8 bits
				001: 2 bits	001: 1 bit
				010: 3 bits	010: 2 bits
				011: 4 bits	011: 3 bits
				100: 5 bits	100: 4 bits
				101: 6 bits	101: 5 bits
				110: 7 bits	110: 6 bits
				111: 8 bits	111: 7 bits

19.3.4 I²C Bus Interrupt Enable Register (ICIER)

ICIER is an 8-bit readable/writable register that enables or disables interrupt sources and acknowledge bits, sets acknowledge bits to be transferred, and confirms acknowledge bits received.

ICIER is initialized to H'00 by a power-on reset.



Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When the TDRE bit in ICSR is set to 1 or 0, this bit enables or disables the transmit data empty interrupt (TXI).
				Transmit data empty interrupt request (TXI) is disabled.
				 Transmit data empty interrupt request (TXI) is enabled.
6	TEIE	0	R/W	Transmit End Interrupt Enable
				Enables or disables the transmit end interrupt (TEI) at the rise of the ninth clock while the TDRE bit in ICSR is 1. TEI can be canceled by clearing the TEND bit or the TEIE bit to 0.
				0: Transmit end interrupt request (TEI) is disabled.
				1: Transmit end interrupt request (TEI) is enabled.
5	RIE	0	R/W	Receive Interrupt Enable
				Enables or disables the receive data full interrupt request (RXI) when receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. RXI can be canceled by clearing the RDRF or RIE bit to 0.
				0: Receive data full interrupt request (RXI) are disabled.
				1: Receive data full interrupt request (RXI) are enabled.

Bit	Bit Name	Initial Value	R/W	Description
4	NAKIE	0	R/W	NACK Receive Interrupt Enable
				Enables or disables the NACK detection and arbitration lost/overrun error interrupt request (NAKI) when the NACKF or AL/OVE bit in ICSR is set. NAKI can be canceled by clearing the NACKF, AL/OVE, or NAKIE bit to 0.
				 Disables the NACK detection and arbitration lost/overrun error interrupt request (NAKI).
				 Enables the NACK detection and arbitration lost/overrun error interrupt request (NAKI).
3	STIE	0	R/W	Stop Condition Detection Interrupt Enable
				Enables or disables the stop condition detection interrupt request (STPI) when the STOP bit in ICSR is set.
				Stop condition detection interrupt request (STPI) is disabled.
				 Stop condition detection interrupt request (STPI) is enabled.
2	ACKE	0	R/W	Acknowledge Bit Judgment Select
				0: The value of the receive acknowledge bit is ignored, and continuous transfer is performed.
				 If the receive acknowledge bit is 1, continuous transfer is halted.
1	ACKBR	0	R	Receive Acknowledge
				In transmit mode, this bit stores the acknowledge data that are returned by the receive device. This bit cannot be modified. This bit can be canceled by setting the BBSY bit in ICCR2 to 1.
				0: Receive acknowledge = 0
				1: Receive acknowledge = 1
0	ACKBT	0	R/W	Transmit Acknowledge
				In receive mode, this bit specifies the bit to be sent at the acknowledge timing.
				0: 0 is sent at the acknowledge timing.
-				1: 1 is sent at the acknowledge timing.

Page 952 of 1778

19.3.5 I²C Bus Status Register (ICSR)

ICSR is an 8-bit readable/writable register that confirms interrupt request flags and their status.

ICSR is initialized to H'00 by a power-on reset.

Bit:	7	6	5	4	3	2	1	0
	TDRE	TEND	RDRF	NACKF	STOP	AL/OVE	AAS	ADZ
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

D.:	D'I M	Initial	D.04/	S • • • • •
Bit	Bit Name	Value	R/W	Description
7	TDRE	0	R/W	Transmit Data Register Empty
				[Clearing conditions]
				• When 0 is written in TDRE after reading TDRE = 1
				When data is written to ICDRT
				[Setting conditions]
				 When data is transferred from ICDRT to ICDRS and ICDRT becomes empty
				When TRS is set
				 When the start condition (including retransmission) is issued
				When slave mode is changed from receive mode to transmit mode
6	TEND	0	R/W	Transmit End
				[Clearing conditions]
				• When 0 is written in TEND after reading TEND = 1
				When data is written to ICDRT
				[Setting conditions]
				 When the ninth clock of SCL rises with the I²C bus format while the TDRE flag is 1
				When the final bit of transmit frame is sent with the clocked synchronous serial format


Bit	Bit Name	Initial Value	R/W	Description	
5	RDRF	0	R/W	Receive Data Full	
				[Clearing conditions]	
				• When 0 is written in RDRF after reading RDRF = 1	
				When ICDRR is read	
				[Setting condition]	
				 When a receive data is transferred from ICDRS to ICDRR 	
4	NACKF	0	R/W	No Acknowledge Detection Flag	
				[Clearing condition]	
				 When 0 is written in NACKF after reading NACKF = 1 	
				[Setting condition]	
				 When no acknowledge is detected from the receive device in transmission while the ACKE bit in ICIER is 1 	
3	STOP	0	R/W	Stop Condition Detection Flag	
				[Clearing condition]	
				• When 0 is written in STOP after reading STOP = 1	
				[Setting conditions]	
				 In master mode, when a stop condition is detected after frame transfer 	
				 In slave mode, when the slave address in the first byte after the general call and detecting start condition matches the address set in SAR, and then the stop condition is detected 	

Bit	Bit Name	Initial Value	R/W	Description		
2	AL/OVE	0	R/W	Arbitration Lost Flag/Overrun Error Flag		
				Indicates that arbitration was lost in master mode with the l^2C bus format and that the final bit has been received while RDRF = 1 with the clocked synchronous format.		
				When two or more master devices attempt to seize the bus at nearly the same time, if the I ² C bus interface 3 detects data differing from the data it sent, it sets AL to 1 to indicate that the bus has been occupied by another master.		
				[Clearing condition]		
				 When 0 is written in AL/OVE after reading AL/OVE = 1 		
				[Setting conditions]		
				 If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode 		
				 When the SDA pin outputs high in master mode while a start condition is detected 		
				 When the final bit is received with the clocked synchronous format while RDRF = 1 		
1	AAS	0	R/W	Slave Address Recognition Flag		
				In slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA[6:0] in SAR.		
				[Clearing condition]		
				• When 0 is written in AAS after reading AAS = 1		
				[Setting conditions]		
				 When the slave address is detected in slave receive mode 		
				 When the general call address is detected in slave receive mode. 		
0	ADZ	0	R/W	General Call Address Recognition Flag		
				This bit is valid in slave receive mode with the I ² C bus format.		
				[Clearing condition]		
				 When 0 is written in ADZ after reading ADZ = 1 		
				[Setting condition]		
				When the general call address is detected in slave receive mode		

19.3.6 Slave Address Register (SAR)

SAR is an 8-bit readable/writable register that selects the communications format and sets the slave address. In slave mode with the I²C bus format, if the upper seven bits of SAR match the upper seven bits of the first frame received after a start condition, this module operates as the slave device.


SAR is initialized to H'00 by a power-on reset.



		Initial			
Bit	Bit Name	Value	R/W	Description	
7 to 1	SVA[6:0]	0000000	R/W	Slave Address	
				These bits set a unique address in these bits, differing form the addresses of other slave devices connected to the I ² C bus.	
0	FS	0	R/W	Format Select	
				0: I ² C bus format is selected	
				1: Clocked synchronous serial format is selected	

I²C Bus Transmit Data Register (ICDRT) 19.3.7


ICDRT is an 8-bit readable/writable register that stores the transmit data. When ICDRT detects the space in the shift register (ICDRS), it transfers the transmit data which is written in ICDRT to ICDRS and starts transferring data. If the next transfer data is written to ICDRT during transferring data of ICDRS, continuous transfer is possible. ICDRT is initialized to H'FF.



19.3.8 I²C Bus Receive Data Register (ICDRR)

ICDRR is an 8-bit register that stores the receive data. When data of one byte is received, ICDRR transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDRR is a receive-only register, therefore the CPU cannot write to this register.

ICDRR is initialized to H'FF by a power-on reset.



19.3.9 I²C Bus Shift Register (ICDRS)

ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred from ICDRS to ICDRR after data of one byte is received. This register cannot be read directly from the CPU.



NF2CYC Register (NF2CYC)

NF2CYC is an 8-bit readable/writable register that selects the range of the noise filtering for the SCL and SDA pins. For details of the noise filter, see section 19.4.7, Noise Filter.

NF2CYC is initialized to H'00 by a power-on reset.



Bit	Bit Name	Initial Value	R/W	Description	
7 to 1	_	All 0	R	Reserved	
				These bits are always read as 0. The write value should always be 0.	
0	NF2CYC	0	R/W	Noise Filtering Range Select	
				0: The noise less than one cycle of the peripheral clock can be filtered out	
				1: The noise less than two cycles of the peripheral clock can be filtered out	

19.4 Operation

The I²C bus interface 3 can communicate either in I²C bus mode or clocked synchronous serial mode by setting FS in SAR.

19.4.1 I²C Bus Format

Figure 19.3 shows the I²C bus formats. Figure 19.4 shows the I²C bus timing. The first frame following a start condition always consists of eight bits.




Figure 19.3 I²C Bus Formats




Figure 19.4 I²C Bus Timing

[Legend]

S: Start condition. The master device drives SDA from high to low while SCL is high.

SLA: Slave address

 R/\overline{W} : Indicates the direction of data transfer: from the slave device to the master device when

R/W is 1, or from the master device to the slave device when R/W is 0.

A: Acknowledge. The receive device drives SDA to low.

DATA: Transfer data

P: Stop condition. The master device drives SDA from low to high while SCL is high.

19.4.2 Master Transmit Operation

In master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For master transmit mode operation timing, refer to figures 19.5 and 19.6. The transmission procedure and operations in master transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Also, set ICMR and bits CKS[3:0] in ICCR1. (Initial setting)
- 2. Read the BBSY flag in ICCR2 to confirm that the bus is released. Set the MST and TRS bits in ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP. (Start condition issued) This generates the start condition.
- 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte data show the slave address and R/W) to ICDRT. At this time, TDRE is automatically cleared to 0, and data is transferred from ICDRT to ICDRS. TDRE is set again.
- 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set to 1 at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the slave device has been selected. Then, write second byte data to ICDRT. When ACKBR is 1, the slave device has not been acknowledged, so issue the stop condition. To issue the stop condition, write 0 to BBSY and SCP. SCL is fixed low until the transmit data is prepared or the stop condition is issued.
- 5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
- 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of last byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEND or NACKF.
- 7. When the STOP bit in ICSR is set to 1, the operation returns to slave receive mode.




Figure 19.5 Master Transmit Mode Operation Timing (1)




Figure 19.6 Master Transmit Mode Operation Timing (2)

19.4.3 **Master Receive Operation**

In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal. For master receive mode operation timing, refer to figures 19.7 and 19.8. The reception procedure and operations in master receive mode are shown below.

- 1. Clear the TEND bit in ICSR to 0, then clear the TRS bit in ICCR1 to 0 to switch from master transmit mode to master receive mode. Then, clear the TDRE bit to 0.
- 2. When ICDRR is read (dummy data read), reception is started, and the receive clock is output, and data received, in synchronization with the internal clock. The master device outputs the level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse.
- 3. After the reception of first frame data is completed, the RDRF bit in ICSR is set to 1 at the rise of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and RDRF is cleared to 0.
- 4. The continuous reception is performed by reading ICDRR every time RDRF is set. If 8th receive clock pulse falls after reading ICDRR by the other processing while RDRF is 1, SCL is fixed low until ICDRR is read.
- 5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading ICDRR. This enables the issuance of the stop condition after the next reception.
- 6. When the RDRF bit is set to 1 at the rise of the 9th receive clock pulse, issue the stage condition.
- 7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
- 8. The operation returns to slave receive mode.

If only one byte is received, read ICDRR (dummy-read) after the RCVD bit in ICCR1 is Note: set.




Figure 19.7 Master Receive Mode Operation Timing (1)




Figure 19.8 Master Receive Mode Operation Timing (2)

19.4.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, while the master device outputs the receive clock and returns an acknowledge signal. For slave transmit mode operation timing, refer to figures 19.9 and 19.10.

The transmission procedure and operations in slave transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At this time, if the 8th bit data (R/W) is 1, the TRS bit in ICCR1 and the TDRE bit in ICSR are set to 1, and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to ICDRT every time TDRE is set.
- 3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set to 1, with TDRE = 1. When TEND is set, clear TEND.
- 4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is opened.
- Clear TDRE.




Figure 19.9 Slave Transmit Mode Operation Timing (1)




Figure 19.10 Slave Transmit Mode Operation Timing (2)

19.4.5 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For slave receive mode operation timing, refer to figures 19.11 and 19.12. The reception procedure and operations in slave receive mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (Since the read data show the slave address and R/W, it is not used.)
- 3. Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is 1, SCL is fixed low until ICDRR is read. The change of the acknowledge before reading ICDRR, to be returned to the master device, is reflected to the next transmit frame.
- 4. The last byte data is read by reading ICDRR.




Figure 19.11 Slave Receive Mode Operation Timing (1)




Figure 19.12 Slave Receive Mode Operation Timing (2)

19.4.6 Clocked Synchronous Serial Format

This module can be operated with the clocked synchronous serial format, by setting the FS bit in SAR to 1. When the MST bit in ICCR1 is 1, the transfer clock output from SCL is selected. When MST is 0, the external clock input is selected.

(1) Data Transfer Format

Figure 19.13 shows the clocked synchronous serial transfer format.

The transfer data is output from the fall to the fall of the SCL clock, and the data at the rising edge of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer, in either the MSB first or LSB first. The output level of SDA can be changed during the transfer wait, by the SDAO bit in ICCR2.




Figure 19.13 Clocked Synchronous Serial Transfer Format

(2) Transmit Operation

In transmit mode, transmit data is output from SDA, in synchronization with the fall of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For transmit mode operation timing, refer to figure 19.14. The transmission procedure and operations in transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS[3:0] bits in ICCR1. (Initial setting)
- 2. Set the TRS bit in ICCR1 to select transmit mode. Then, TDRE in ICSR is set.
- 3. Confirm that TDRE has been set. Then, write the transmit data to ICDRT. The data is transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous transmission is performed by writing data to ICDRT every time TDRE is set. When changing from transmit mode to receive mode, clear TRS while TDRE is 1.




Figure 19.14 Transmit Mode Operation Timing

(3) Receive Operation

In receive mode, data is latched at the rise of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For receive mode operation timing, refer to figure 19.15. The reception procedure and operations in receive mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting)
- 2. When the transfer clock is output, set MST to 1 to start outputting the receive clock.
- 3. When the receive operation is completed, data is transferred from ICDRS to ICDRR and RDRF in ICSR is set. When MST = 1, the next byte can be received, so the clock is continually output. The continuous reception is performed by reading ICDRR every time RDRF is set. When the 8th clock rises while RDRF is 1, the overrun is detected and AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDRR.
- 4. To stop receiving when MST = 1, set RCVD in ICCR1 to 1, then read ICDRR. Then, SCL is fixed high after receiving the next byte data.

Notes: Follow the steps below to receive only one byte with MST = 1 specified. See figure 19.16 for the operation timing.

- 1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting)
- 2. Set MST = 1 while the RCVD bit in ICCR1 is 0. This causes the receive clock to be output.
- 3. Check if the BC2 bit in ICMR is set to 1 and then set the RCVD bit in ICCR1 to 1. This causes the SCL to be fixed to the high level after outputting one byte of the receive clock.




Figure 19.15 Receive Mode Operation Timing




Figure 19.16 Operation Timing For Receiving One Byte (MST = 1)

19.4.7 Noise Filter

The logic levels at the SCL and SDA pins are routed through noise filters before being latched internally. Figure 19.17 shows a block diagram of the noise filter circuit.

The noise filter consists of three cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the peripheral clock. When NF2CYC is set to 0, this signal is not passed forward to the next circuit unless the outputs of both latches agree. When NF2CYC is set to 1, this signal is not passed forward to the next circuit unless the outputs of three latches agree. If they do not agree, the previous value is held.




Figure 19.17 Block Diagram of Noise Filter

19.4.8 Using the IICRST Bit to Reset I²C Bus Interface 3

Some registers and the control part for I²C of the I²C bus interface 3 can be reset by writing 1 to the IICRST bit in ICCR2. Figure 19.18 shows an example of the sequence for resetting the I²C bus interface 3 by using the IICRST bit.




Figure 19.18 Sequence for Using the IICRST Bit to Reset I²C Bus Interface 3

19.4.9 Example of Use

Flowcharts in respective modes that use the I²C bus interface 3 are shown in figures 19.19 to 19.22.




Figure 19.19 Sample Flowchart for Master Transmit Mode




Figure 19.20 Sample Flowchart for Master Receive Mode




Figure 19.21 Sample Flowchart for Slave Transmit Mode




Figure 19.22 Sample Flowchart for Slave Receive Mode

19.5 Interrupt Requests

There are six interrupt requests in this module; transmit data empty, transmit end, receive data full, NACK detection, STOP recognition, and arbitration lost/overrun error. Table 19.4 shows the contents of each interrupt request.

Table 19.4 Interrupt Requests

Interrupt Request	Abbreviation	Interrupt Condition	I ² C Bus Format	Clocked Synchronous Serial Format
Transmit data Empty	TXI	(TDRE = 1) • (TIE = 1)	\checkmark	\checkmark
Transmit end	TEI	(TEND = 1) • (TEIE = 1)	√	\checkmark
Receive data full	RXI	(RDRF = 1) • (RIE = 1)	√	\checkmark
STOP recognition	STPI	(STOP = 1) • (STIE = 1)	√	_
NACK detection	NAKI	{(NACKF = 1) + (AL = 1)} ●	√	_
Arbitration lost/ overrun error		(NAKIE = 1)	√	1

When the interrupt condition described in table 19.4 is 1, the CPU executes an interrupt exception handling. Note that a TXI or RXI interrupt can activate the DMAC or DTC if the setting for DMAC or DTC activation has been made. In such a case, an interrupt request is not sent to the CPU. In cases other than data transfer by the DMAC or DTC, interrupt sources should be cleared in the exception handling. The TDRE and TEND bits are automatically cleared to 0 by writing the transmit data to ICDRT. The RDRF bit is automatically cleared to 0 by reading ICDRR. The TDRE bit is set to 1 again at the same time when the transmit data is written to ICDRT. Therefore, when the TDRE bit is cleared to 0, then an excessive data of one byte may be transmitted.

Data Transfer Using DTC 19.6

In the I²C bus format, the slave device and transfer direction are selected through the slave address and R/\overline{W} bit, and data reception is confirmed and the last frame is indicated through the acknowledge bit. Therefore, when the DTC is used to transfer data continuously, the DTC processing should be done in combination with the CPU processing activated by interrupts.

Table 19.5 shows an example of I²C data transfer using the DTC. This example assumes that the transfer data count is determined in advance in slave mode.

Table 19.5 Example of Data Transfer Using DTC

Item	Master Transmit Mode	Master Receive Mode	Slave Transmit Mode	Slave Receive Mode	
Slave address + R/W	Transmitted by DTC	Transmitted by CPU	Received by CPU	Received by CPU	
bit transmit/receive	(ICDR writing)	(ICDR writing)	(ICDR reading)	(ICDR reading)	
Dummy data read	_	Processed by CPU	_	_	
		(ICDR writing)			
Main data	Transmitted by DTC	Received by DTC	Transmitted by DTC	Received by DTC	
transmit/receive	(ICDR writing)	(ICDR reading)	(ICDR writing)	(ICDR reading)	
Last frame	Not necessary	Received by CPU	Not necessary	Received by CPU	
processing		(ICDR reading)		(ICDR reading)	
DTC transfer data frame count setting	Transmission: Actual data count + 1 (+1 is required for the slave address + R/W bit transfer)	Reception; Actual data count	Transmission; Actual data count	Reception; Actual data count	

19.7 Bit Synchronous Circuit

In master mode, this module has a possibility that high level period may be short in the two states described below.

- When SCL is driven to low by the slave device
- When the rising speed of SCL is lowered by the load of the SCL line (load capacitance or pullup resistance)

Therefore, it monitors SCL and communicates by bit with synchronization.

Figure 19.23 shows the timing of the bit synchronous circuit and table 19.6 shows the time when the SCL output changes from low to Hi-Z then SCL is monitored.




Figure 19.23 Bit Synchronous Circuit Timing

Table 19.6 Time for Monitoring SCL

CKS[3]	CKS[2]	Time for Monitoring SCL
0	0	9 t _{pcyc} *
	1	21 t _{pcyc} *
1	0	39 t _{pcyc} *
	1	87 t _{pcyc} *

 t_{pcyc} indicates peripheral clock (P ϕ) cycle. Note:

19.8 Usage Notes

19.8.1 Setting for Multi-Master Operation

In multi-master operation, when the setting for IIC transfer rate (ICCR1.CKS[3:0]) makes this LSI slower than the other masters, pulse cycles with an unexpected length will infrequently be output on SCL.

Be sure to specify a transfer rate that is at least 1/1.8 of the fastest transfer rate among the other masters.

19.8.2 Note on Master Receive Mode

Reading ICDRR around the falling edge of the 8th clock might fail to fetch the receive data.

In addition, when the RCVD bit is set to 1 around the falling edge of the 8th clock and the receive buffer is full, a stop condition may not be issued.

Use the following measure against the situations above.

• In master receive mode, read ICDRR before the rising edge of the 8th clock.

19.8.3 Note on Setting ACKBT in Master Receive Mode

In master receive mode operation, set ACKBT before the falling edge of the 8th SCL cycle of the last data being continuously transferred. Not doing so can lead to an overrun for the slave transmission device.

19.8.4 Note on the States of Bits MST and TRN when Arbitration Is Lost

When sequential bit-manipulation instructions are used to set the MST and TRS bits to select master transmission in multi-master operation, a conflicting situation where AL in ICSR = 1 but the mode is master transmit mode (MST = 1 and TRS = 1) may arise; this depends on the timing of the loss of arbitration when the bit manipulation instruction for TRS is executed.

This can be avoided in either of the following ways.

- In multi-master operation, use the MOV instruction to set the MST and TRS bits.
- When arbitration is lost, check whether the MST and TRS bits are 0. If the MST and TRS bits have been set to a value other than 0, clear the bits to 0.

19.8.5 Access to ICE and IICRST Bits during I²C Bus Operations

Writing 0 to the ICE bit in ICCR1 or 1 to the IICRST bit in ICCR2 while this LSI is in any of the following states (1 to 4) causes the BBSY flag in ICCR2 and the STOP flag in ICSR to become undefined.

- 1. This module is the I^2C bus master in master transmit mode (MST = 1 and TRS = 1 in ICCR1).
- 2. This module is the I^2C bus master in master receive mode (MST = 1 and TRS = 0 in ICCR1).
- 3. This module is transmitting data in slave transmit mode (MST = 0 and TRS = 1 in ICCR1).
- 4. This module is transmitting acknowledge signals in slave receive mode (MST = 0 and TRS = 0 in ICCR1).

Executing any of the following procedures releases the BBSY flag in ICCR2 from the undefined state.

- Input a start condition (falling edge of SDA while SCL is at the high level) to set the BBSY flag to 1.
- Input a stop condition (rising edge of SDA while SCL is at the high level) to clear the BBSY flag to 0.
- If the module is in master transmit mode, issue a start condition by writing 1 and 0 to the BBSY flag and the SCP bit in ICCR2, respectively, while SCL and SDA are at the high level. The BBSY flag is set to 1 on output of the start condition (falling edge of SDA while SCL is at the high level).
- With the module in master transmit or master receive mode, SDA at the low level, and no other device holding SCL at the low level, issue a stop condition by writing 0 to the BBSY flag and the SCP bit in ICCR2. The BBSY flag is cleared to 0 on output of the stop condition (rising edge of SDA while SCL is at the high level).
- Writing 1 to the FS bit in SAR clears the BBSY flag to 0.

19.8.6 Using the IICRST Bit to Initialize the Registers

- Writing 1 to the IICRST bit sets the SDAO and SCLO bits in ICCR2 to 1.
- Writing 1 to the IICRST bit in master transmit mode or slave transmit mode sets the TDRE flag in ICSR to 1.
- During a reset due to the IICRST bit being set to 1, writing to the BBSY flag and the SCP and SDAO bits is disabled.
- Even during a reset due to the IICRST bit being set to 1, the input of a start (falling edge of SDA while SCL is at the high level) or stop (rising edge of SDA while SCL is at the high level) condition on SCL and SDA causes the BBSY flag to be set to 1 or cleared to 0, respectively.

Operation of I^2C Bus Interface 3 while ICE = 019.8.7

Writing 0 to the ICE bit in ICCR1 disables output to SCL and SDA. However, input on SCL and SDA remains valid. This module operates in accord with the signals input on SCL and SDA.

Note on Master Transmit Mode 19.8.8

When the ACKE bit is set to 1 in master transmit mode, issue a stop condition after confirming the falling edge of the 9th clock of SCL.

Section 20 A/D Converter (ADC)

This LSI includes a successive approximation type 12-bit A/D converter.

20.1 Features

- 12-bit resolution
- Input channels: Twelve channels (SH7286) or eight channels (SH7285 and SH7243)
- High-speed conversion

When $A\phi = 50$ MHz: Minimum 1.0 µs per channel

AD clock = 50 MHz, 50 conversion states

- Two operating modes
 - Single-cycle scan mode: Continuous A/D conversion on one to four channels
 - Continuous scan mode: Repetitive A/D conversion on one to four channels
- Twelve A/D data registers (SH7286) or eight A/D data registers (SH7285 and SH7243)
 A/D conversion results are stored in 16-bit A/D data registers (ADDR) that correspond to the input channels.
- Sample-and-hold function
 - Sample-and-hold circuits are built into the A/D converter of this LSI, simplifying the configuration of the external analog input circuitry. Multiple channels can be sampled simultaneously because sample-and-hold circuits can be dedicated to channels 0 to 2.
 - Group A (GrA): Analog input pins selected from channels 0, 1, and 2 can be simultaneously sampled.
- Offset canceling (OFC) function

The offset canceling processing for the A/D converter is automatically performed.

• Three methods for starting A/D conversion

Software: Setting of the ADST bit in ADCR

Timer: TRGAN, TRG0N, TRG4AN, and TRG4BN from the MTU2

TRGAN, TRG4AN, and TRG4BN from the MTU2S

External trigger: ADTRG (LSI pin)

- Selectable analog input channel
 A/D conversion of a selected channel is accomplished by setting the A/D analog input channel select registers (ADANSR).
- A/D conversion end interrupt, DMAC transfer function, and DTC transfer function are supported

On completion of A/D conversion, A/D conversion end interrupts (ADI) can be generated and the DMAC or DTC can be activated by an ADI.

Figure 20.1 shows a block diagram of the A/D converter.




Figure 20.1 Block Diagram of A/D Converter

20.2 Input/Output Pins

Table 20.1 shows the configuration of the pins used by the A/D converter. For the pin usage, refer to the usage notes in section 20.7, Usage Notes.

Table 20.1 Pin Configuration

Module	Pin Name	I/O	Function
Common	AV _{cc}	Input	Analog block power supply pin
	AV _{ss}	Input	Analog block ground pin
	AVREF	Input	Analog block reference power supply pin (high)
	AVREFVSS	Input	Analog block reference power supply pin (low)
	ADTRG	Input	A/D external trigger input pin
A/D module 0	AN0	Input	Analog input pin 0 (Group A)
(A/D_0)	AN1	Input	Analog input pin 1 (Group A)
	AN2	Input	Analog input pin 2 (Group A)
	AN3	Input	Analog input pin 3
A/D module 1	AN4	Input	Analog input pin 4
(A/D_1)	AN5	Input	Analog input pin 5
	AN6	Input	Analog input pin 6
	AN7	Input	Analog input pin 7
A/D module 2	AN8	Input	Analog input pin 8 (only for SH7286)
(A/D_2)	AN9	Input	Analog input pin 9 (only for SH7286)
	AN10	Input	Analog input pin 10 (only for SH7286)
	AN11	Input	Analog input pin 11 (only for SH7286)

20.3 Register Descriptions

The A/D converter has the following registers. (ADCR_2 to ADANSR_2, and ADDR8 to ADDR11 are only in the SH7286.)

Table 20.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
A/D control register_0	ADCR_0	R/W	H'00	H'FFFFE800	8
A/D status register_0	ADSR_0	R/W	H'00	H'FFFFE802	8
A/D start trigger select register_0	ADSTRGR_0	R/W	H'00	H'FFFFE81C	8
A/D analog input channel select register_0	ADANSR_0	R/W	H'00	H'FFFFE820	8
A/D bypass control register_0	ADBYPSCR_0	R/W	H'00	H'FFFFE830	8
A/D data register 0	ADDR0	R	H'0000	H'FFFFE840	16
A/D data register 1	ADDR1	R	H'0000	H'FFFFE842	16
A/D data register 2	ADDR2	R	H'0000	H'FFFFE844	16
A/D data register 3	ADDR3	R	H'0000	H'FFFFE846	16
A/D control register_1	ADCR_1	R/W	H'00	H'FFFFEC00	8
A/D status register_1	ADSR_1	R/W	H'00	H'FFFFEC02	8
A/D start trigger select register_1	ADSTRGR_1	R/W	H'00	H'FFFFEC1C	8
A/D analog input channel select register_1	ADANSR_1	R/W	H'00	H'FFFFEC20	8
A/D bypass control register_1	ADBYPSCR_1	R/W	H'00	H'FFFFEC30	8
A/D data register 4	ADDR4	R	H'0000	H'FFFFEC40	16
A/D data register 5	ADDR5	R	H'0000	H'FFFFEC42	16
A/D data register 6	ADDR6	R	H'0000	H'FFFFEC44	16
A/D data register 7	ADDR7	R	H'0000	H'FFFFEC46	16
A/D control register_2	ADCR_2	R/W	H'00	H'FFFFEE00	8
A/D status register_2	ADSR_2	R/W	H'00	H'FFFFEE02	8
A/D start trigger select register_2	ADSTRGR_2	R/W	H'00	H'FFFFEE1C	8
A/D analog input channel select register_2	ADANSR_2	R/W	H'00	H'FFFFEE20	8
A/D bypass control register_2	ADBYPSCR_2	R/W	H'00	H'FFFFEE30	8

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
A/D data register 8	ADDR8	R	H'0000	H'FFFFEE40	16
A/D data register 9	ADDR9	R	H'0000	H'FFFFEE42	16
A/D data register 10	ADDR10	R	H'0000	H'FFFFEE44	16
A/D data register 11	ADDR11	R	H'0000	H'FFFFEE46	16

20.3.1 A/D Control Registers 0 to 2 (ADCR_0 to ADCR_2)

ADCR is an 8-bit readable/writable register that selects A/D conversion mode and others.

Bit:	7	6	5	4	3	2	1	0
	ADST	ADCS	ACE	ADIE	-	-	TRGE	EXTRG
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	ADST	0	R/W	A/D Start
				When this bit is cleared to 0, A/D conversion is stopped and the A/D converter enters the idle state. When this bit is set to 1, A/D conversion is started. In single-cycle scan mode, this bit is automatically cleared to 0 when A/D conversion ends on the selected single channel. In continuous scan mode, A/D conversion is continuously performed for the selected channels in sequence until this bit is cleared by software, a reset, or in software standby mode.
6	ADCS	0	R/W	A/D Continuous Scan
				Selects either a single-cycle or a continuous scan in scan mode. This bit is valid only when scan mode is selected.
				0: Single-cycle scan
				1: Continuous scan
				When changing the operating mode, first clear the ADST bit to 0.
5	ACE	0	R/W	Automatic Clear Enable
				Enables or disables the automatic clearing of ADDR after ADDR is read by the CPU or DMAC. When this bit is set to 1, ADDR is automatically cleared to H'0000 after the CPU or DMAC reads ADDR. This function allows the detection of any renewal failures of ADDR.
				Automatic clearing of ADDR after being read is disabled.
				1: Automatic clearing of ADDR after being read is enabled.

Bit	Bit Name	Initial Value	R/W	Description
4	ADIE	0	R/W	A/D Interrupt Enable
				Enables or disables the generation of A/D conversion end interrupts (ADI) to the CPU. Operating modes must be changed when the ADST bit is 0 to prevent incorrect operations.
				When A/D conversion ends and the ADF bit in ADSR is set to 1 and this bit is set to 1, ADI is sent to the CPU. By clearing the ADF bit or the ADIE bit to 0, ADI can be cleared.
				In addition, ADIE activates the DMAC when an ADI is generated. At this time, no interrupt to the CPU is generated.
				0: Generation of A/D conversion end interrupt is disabled
				1: Generation of A/D conversion end interrupt is enabled
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	TRGE	0	R/W	Trigger Enable
				Enables or disables A/D conversion start by the external trigger input (ADTRG) or A/D conversion start triggers from the MTU2 and MTU2S (TRGAN, TRG0N, TRG4AN, and TRG4BN from the MTU2 and TRGAN, TRG4AN, and TRG4BN from the MTU2S). For selection of the external trigger and A/D conversion start trigger from the MTU2 or MTU2S, see the description of the EXTRG bit.
				 A/D conversion start by the external trigger or an A/D conversion start trigger from the MTU or MTU2S is disabled
				A/D conversion start by the external trigger or an A/D conversion start trigger from the MTU2 or MTU2S is enabled

Bit	Bit Name	Initial Value	R/W	Description
0	EXTRG	0	R/W	Trigger Select
				Selects the external trigger (ADTRG) or an A/D conversion start trigger from the MTU2 or MTU2S as an A/D conversion start trigger.
				When the external trigger is selected (EXTRG = 1), upon input of a low-level pulse to the ADTRG pin after the TRGE bit is set to 1, the A/D converter detects the falling edge of the pulse, and sets the ADST bit in ADCR to 1. The operation which is performed when 1 is written to the ADST bit by software is subsequently performed. A/D conversion start by the external trigger input is enabled only when the ADST bit is cleared to 0.
				When the external trigger is used as an A/D conversion start trigger, the low-level pulse input to the $\overline{\text{ADTRG}}$ pin must be at least 1.5 P ϕ clock cycles in width.
				A/D converter is started by the A/D conversion start trigger from the MTU2 or MTU2S
				1: A/D converter is started by the external pin (ADTRG)

20.3.2 A/D Status Registers 0 to 2 (ADSR_0 to ADSR_2)

ADSR is an 8-bit readable/writable register that indicates the status of the A/D converter.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	ADF
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/(W)*

Note: * Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

Do not overwrite 0 while this flag is 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	ADF	0	R/(W)*	A/D End Flag
				A status flag that indicates the completion of A/D conversion.
				[Setting condition]
				 When A/D conversion on all specified channels is completed in scan mode
				[Clearing conditions]
				 When 0 is written after reading ADF = 1
				 When the DMAC is activated by an ADI interrupt and ADDR is read

20.3.3 A/D Start Trigger Select Registers 0 to 2 (ADSTRGR_0 to ADSTRGR_2)

ADSTRGR selects an A/D conversion start trigger from the MTU2 or MTU2S. The A/D conversion start trigger is used as an A/D conversion start source when the TRGE bit in ADCR is set to 1 and the EXTRG bit in ADCR is set to 0.

Bit:	7	6	5	4	3	2	1	0
	-	STR6	STR5	STR4	STR3	STR2	STR1	STR0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R/W						

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	STR6	0	R/W	Start Trigger 6
				Enables or disables the A/D conversion start request input from the MTU2S.
				Disables the A/D conversion start by TRGAN trigger (MTU2S).
				 Enables the A/D conversion start by TRGAN trigger (MTU2S).
5	STR5	0	R/W	Start Trigger 5
				Enables or disables the A/D conversion start request input from the MTU2S.
				Disables the A/D conversion start by TRG4AN trigger (MTU2S).
				 Enables the A/D conversion start by TRG4AN trigger (MTU2S).
4	STR4	0	R/W	Start Trigger 4
				Enables or disables the A/D conversion start request input from the MTU2S.
				Disables the A/D conversion start by TRG4BN trigger (MTU2S).
				1: Enables the A/D conversion start by TRG4BN trigger (MTU2S).

Bit	Bit Name	Initial Value	R/W	Description
3	STR3	0	R/W	Start Trigger 3
				Enables or disables the A/D conversion start request input from the MTU2.
				Disables the A/D conversion start by TRG0N trigger (MTU2).
				 Enables the A/D conversion start by TRG0N trigger (MTU2).
2	STR2	0	R/W	Start Trigger 2
				Enables or disables the A/D conversion start request input from the MTU2.
				Disables the A/D conversion start by TRGAN trigger (MTU2).
				 Enables the A/D conversion start by TRGAN trigger (MTU2).
1	STR1	0	R/W	Start Trigger 1
				Enables or disables the A/D conversion start request input from the MTU2.
				Disables the A/D conversion start by TRG4AN trigger (MTU2).
				 Enables the A/D conversion start by TRG4AN trigger (MTU2).
0	STR0	0	R/W	Start Trigger 0
				Enables or disables the A/D conversion start request input from the MTU2.
				Disables the A/D conversion start by TRG4BN trigger (MTU2).
				1: Enables the A/D conversion start by TRG4BN trigger (MTU2).

20.3.4 A/D Analog Input Channel Select Registers 0 to 2 (ADANSR_0 to ADANSR_2)

ADANSR is an 8-bit readable/writable register that selects an analog input channel.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	ANS3	ANS2	ANS1	ANS0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	ANS3	0	R/W	Setting bits in the A/D analog input channel select
2	ANS2	0	R/W	register to 1 selects a channel that corresponds to a specified bit. For the correspondence between analog
1	ANS1	0	R/W	input pins and bits, see table 20.3.
0	ANS0	0	R/W	When changing the analog input channel, the ADST bit in ADCR must be cleared to 0 to prevent incorrect operations.

Table 20.3 Channel Select List

Analog Input Channels

Bit Name	A/D_0	A/D_1	A/D_2
ANS0	AN0	AN4	AN8 (only for SH7286)
ANS1	AN1	AN5	AN9 (only for SH7286)
ANS2	AN2	AN6	AN10 (only for SH7286)
ANS3	AN3	AN7	AN11 (only for SH7286)

20.3.5 A/D Bypass Control Registers 0 to 2 (ADBYPSCR_0 to ADBYPSCR_2)

For A/D conversion of group A (GrA), it can be selected whether or not to use the sample-and-hold circuits dedicated to the group A channels.

Setting the SH bit in ADBYPSCR_0 to 1 selects the sample-and-hold circuits dedicated to the channels. When the sample-and-hold circuits are not to be used, the A/D conversion time does not include the time for sampling in the dedicated sample-and-hold circuits. For details, refer to section 20.4, Operation.

Setting the OFC bit to 0 enables the offset canceling processing (OFC) for the comparator in the A/D converter; setting the OFC bit to 1 disables automatic correction during A/D conversion. To obtain a higher accuracy, clear the OFC bit to 0.

The function of the SH bit in this register is available only for A/D converter_0. A/D converter_1, 2 are always in the same state as when the SH bit is set to 0.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	OFC	SH
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	OFC	0	R/W	Offset Canceling Bypass
				A/D conversion in high-accuracy automatic correction mode
				1: A/D conversion without no correction
0	SH	0	R/W	Dedicated Sample-and-Hold Circuit Select (ADBYPSCR_0 only)
				0: Does not select the sample-and-hold circuits
				1: Selects the sample-and-hold circuits
				This bit is a reserved bit in ADBYPSCR_1 and ADBYPSCR_2. The writing value should always be 0.

20.3.6 A/D Data Registers 0 to 11 (ADDR0 to ADDR11)

ADDRs are 16-bit read-only registers. The conversion result for each analog input channel is stored in ADDR with the corresponding number. (See table 20.4.)

The converted 12-bit data is stored in bits 11 to 0.

The initial value of ADDR is H'0000.

After ADDR is read, ADDR can be automatically cleared to H'0000 by setting the ACE bit in ADCR to 1.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-						ADD[[11:0]					
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	_	All 0	R	Reserved
11 to 0	ADD[11:0]	All 0	R	12-bit data

Table 20.4 Correspondence between Analog Channels and Registers (ADDR0 to ADDR11)

Analog Input Channels	A/D Data Registers
AN0	ADDR0
AN1	ADDR1
AN2	ADDR2
AN3	ADDR3
AN4	ADDR4
AN5	ADDR5
AN6	ADDR6
AN7	ADDR7
AN8	ADDR8 (only for SH7286)
AN9	ADDR9 (only for SH7286)
AN10	ADDR10 (only for SH7286)
AN11	ADDR11 (only for SH7286)

20.4 Operation

The A/D converter has two operating modes: single-cycle scan mode and continuous scan mode. In single-cycle scan mode, A/D conversion is performed once on one or more specified channels and then it ends. In continuous scan mode, the A/D conversion is performed sequentially on one or more specified channels until the ADST bit is cleared to 0.

The ADCS bit in the A/D control register (ADCR) is used to select the operating mode. Setting the ADCS bit to 0 selects single-cycle scan mode and setting the ADCS bit to 1 selects continuous scan mode. In both modes, A/D conversion starts on the channel with the lowest number in the analog input channels selected by the A/D analog input channel select register (ADANSR) from ANO to AN3.

In single-cycle scan mode, when one cycle of A/D conversion on all specified channels is completed, the ADF bit in ADSR is set to 1 and the ADST bit is automatically cleared to 0. In continuous scan mode, when conversion on all specified channels is completed, the ADF bit in ADSR is set to 1. To stop A/D conversion, write 0 to the ADST bit. When the ADF bit is set to 1, if the ADIE bit in ADCR is set to 1, an A/D conversion end interrupt (ADI) is generated. When clearing the ADF bit to 0, read the ADF bit while set to 1 and then write 0. However, when the DMAC or DTC is activated by an ADI interrupt, the ADF bit is automatically cleared to 0.

20.4.1 Single-Cycle Scan Mode

The following example shows the operation when analog input channels 0 to 3 (AN0 to AN3) are selected and the A/D conversion is performed in single-cycle scan mode using four channels.

- 1. Set the ADCS bit in the A/D control register (ADCR) to 0.
- 2. Set all bits ANS0 to ANS3 in the A/D analog input channel select register (ADANSR) to 1.
- 3. Set the OFC and SH bits in the A/D bypass control register_0 (ADBYPSCR_0).
- 4. Set the ADST bit in the A/D control register (ADCR) to 1 to start A/D conversion.
- 5. After channels 0 to 2 (GrA) are sampled simultaneously, offset canceling processing (OFC) is performed*. Then, A/D conversion is performed on channel 0. Upon completion of the A/D conversion, the A/D conversion result is transferred to ADDR1. In the same way, channel 2 is converted and the A/D conversion result is transferred to ADDR2.
- 6. A/D conversion of channel 3 is then started. Upon completion of the A/D conversion, the A/D conversion result is transferred to ADDR3.
- 7. When A/D conversion ends on all specified channels (AN0 to AN3), the ADF bit is set to 1, the ADST bit is automatically cleared to 0, and the A/D conversion ends. At this time, if the ADIE bit is set to 1, an ADI interrupt is generated after the A/D conversion.

Note: * The operation depends on the OFC and SH bit settings in ADBYPSCR_0. For details, see figures 20.2 through 20.5.




Figure 20.2 Example 1 of A/D_0 Converter Operation (Single-Cycle Scan Mode, Sample-and-Hold Circuit Enabled, and Offset Canceling Circuit Enabled)




Figure 20.3 Example 2 of A/D_0 Converter Operation (Single-Cycle Scan Mode, Sample-and-Hold Circuit Disabled, and Offset Canceling Circuit Enabled)




Figure 20.4 Example 3 of A/D_0 Converter Operation (Single-Cycle Scan Mode, Sample-and-Hold Circuit Enabled, and Offset Canceling Circuit Disabled)




Figure 20.5 Example 4 of A/D_0 Converter Operation (Single-Cycle Scan Mode, Sample-and-Hold Circuit Disabled, and Offset Canceling Circuit Disabled)

20.4.2 Continuous Scan Mode

The following example shows the operation when analog input 0, 2, and 3 (AN0, AN2, AN3) are selected and the A/D conversion is performed in continuous scan mode using the three channels. This operation also applies to the A/D_1 conversion.

- 1. Set the ADCS bit in the A/D control register (ADCR) to 0.
- 2. Set all bits of ANS0, ANS2, and ANS3 in the A/D analog input channel select register (ADANSR) to 1.
- 3. Set the OFC and SH bits in the A/D bypass control register_0 (ADBYPSCR_0).
- 4. Set the ADST bit in the A/D control register (ADCR) to 1 to start A/D conversion.
- 5. Channels 0 and 2 (GrA) are sampled simultaneously*. As the ANS1 bit in ADANSR is set to 0, channel 1 is not sampled. After this, offset canceling processing (OFC) is performed*. Then the A/D conversion on channel 0 is started. Upon completion of the A/D conversion, the A/D conversion result is transferred to ADDR0. In the same way, channel 2 is converted and the A/D conversion result is transferred to ADDR2. The A/D conversion is not performed on channel 1.
- 6. The A/D conversion of channel 3 starts. Upon completion of the A/D conversion, the A/D conversion result is transferred to ADDR3.
- 7. When the A/D conversion ends on all the specified channels (AN0, AN2, and AN3), the ADF bit is set to 1. At this time, if the ADIE bit is set to 1, an ADI interrupt is generated after the A/D conversion.
- 8. Steps 5 to 7 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, the A/D conversion stops. After this, if the ADST bit is set to 1, the A/D conversion starts again and repeats steps 5 to 7.

Note: * The operation depends on the OFC and SH bit settings in ADBYPSCR_0. For details, see figures 20.6 through 20.9.




Figure 20.6 Example 1 of A/D Converter Operation (Continuous Scan Mode, Sample-and-Hold Circuit Enabled, and Offset Canceling Circuit Enabled)




Figure 20.7 Example 2 of A/D Converter Operation (Continuous Scan Mode, Sample-and-Hold Circuit Disabled, and Offset Canceling Circuit Enabled)




Figure 20.8 Example 3 of A/D Converter Operation (Continuous Scan Mode, Sample-and-Hold Circuit Enabled, and Offset Canceling Circuit Disabled)




Figure 20.9 Example 4 of A/D Converter Operation (Continuous Scan Mode, Sample-and-Hold Circuit Disabled, and Offset Canceling Circuit Disabled)

20.4.3 Input Sampling and A/D Conversion Time

The A/D converter has built-in sample-and-hold circuits. Channels 0 to 2 can be simultaneously sampled as one group when the SH bit in ADBYPSCR_0 is set to 1. This group is referred to as Group A (GrA) (in table 20.5). When the SH bit is cleared to 0, these channels are sampled individually in the same way as other channels.

Setting the ADST bit to 1 starts A/D conversion. The A/D conversion time (t_{CONV}) from the beginning to the end of conversion is determined by the following five time factors (figure 20.10): the A/D conversion start delay time (t_{D}), sampling time (t_{SPLSH}), offset canceling processing time (t_{OFC}), sampling time (t_{SPL}), and A/D conversion processing time; the A/D conversion time (t_{CONV}) is the sum of these times. t_{SPLSH} and t_{OFC} can be reduced according to the following procedures.

To reduce t_{SPLSH} , clear the SH bit in ADBYPSCR_0 to 0 (initial value). Note that when GrA channels should be sampled simultaneously, the SH bit should be set to 1 to provide appropriate t_{SPLSH} . t_{SPLSH} indicates the time required for the operation of the sample-and-hold circuits dedicated to channels 0 to 2 and it does not depend on the number of channels sampled simultaneously.

To reduce t_{OFC} , set the OFC bit in ADBYPSCR_0 to 1. Note that when highly accurate A/D conversion is required, the OFC bit should be cleared to 0 (initial value) to provide appropriate t_{OFC} . In most cases, it is recommended to clear the OFC bit to 0 (initial value).

In continuous scan mode, the A/D conversion time (t_{CONV}) given in table 20.6 applies to the conversion time of the first cycle. The conversion time of the second and subsequent cycles is expressed as $(t_{CONV} - t_p + 6)$.

Table 20.6 shows the state for the A ϕ 1 clock. The value is calculated by multiplying the cycle time of A ϕ and the number of the state. The A ϕ should always be set to P ϕ or greater (P $\phi \le A\phi$) value.

Page 1014 of 1778

Table 20.5 Correspondence between Analog Input Channels and Groups being Allowed Simultaneous Sampling

A/D Converter Module	Analog Input Channels	Group		
A/D converter module 0	AN0	GrA		
	AN1			
	AN2			
	AN3	_		
A/D converter module 1	AN4	_		
	AN5	_		
	AN6	_		
	AN7	_		
A/D converter module 2	AN8	_		
(available only in SH7286)	AN9	_		
	AN10	_		
	AN11	_		

Table 20.6 A/D Conversion Time

Item		Symbol	Min.	Тур.	Max.
A/D conversion	on start delay time	t _D	11*1	_	15* ²
.	sampling time of sample- uits dedicated to GrA	t _{splsh}	_	30	_
Offset canceli	ing processing time	t _{ofc}	_	50	_
.	sampling time of sample- uit common to all channels	t _{SPL}	_	20	_
Completion of	f conversion	t _{end}	_	4	_
A/D conversion	ADBYPSCR.SH = 0, ADBYPSCR.OFC = 0	t _{conv}	50n + 65* ³	_	50n + 69* ³
ADBYPSCR.SH = 0, ADBYPSCR.OFC = 1 ADBYPSCR.SH = 1, ADBYPSCR.OFC = 0			50n + 15* ³	_	50n + 19* ³
			50n + 95*3	_	50n + 99* ³
	ADBYPSCR.SH = 1, ADBYPSCR.OFC = 1		50n + 45* ³	_	50n + 49* ³

Notes: 1. A/D activation by MTU2, MTU2S trigger signal

- 2. A/D activation by the external trigger signal
- 3. n is a number of channel (n = 1 to 4)




Figure 20.10 A/D Conversion Timing

20.4.4 A/D Converter Activation by MTU2 and MTU2S

A/D conversion is activated by the A/D conversion start triggers (TRGAN, TRG0N, TRG4N, and TRG4BN) from the MTU2 and A/D conversion start triggers (TRGAN, TRG4AN, and TRG4BN) from the MTU2S. To enable this function, set the TRGE bit in ADCR to 1 and clear the EXTRG bit to 0. After this setting is made, if an A/D conversion start trigger from the MTU2 or MTU2S is generated, the ADST bit is set to 1. The time between the setting of the ADST bit to 1 and the start of the A/D conversion is the same as when A/D conversion is activated by writing 1 to the ADST bit by software.

20.4.5 External Trigger Input Timing

The A/D conversion can also be externally triggered. To input an external trigger, set the pin function controller (PFC) to select the \overline{ADTRG} pin function, drive the \overline{ADTRG} pin high, set the TRGE bit to 1 in ADCR, clear the ADST bit to 0, and set the EXTRG bit to 1. In this state, input a trigger through the \overline{ADTRG} pin. A falling edge of the \overline{ADTRG} signal sets the ADST bit to 1 in ADCR, starting the A/D conversion. Other operations are conducted in the same way as when A/D conversion is activated by writing 1 to the ADST bit by software. Figure 20.11 shows the timing.

The ADST bit is set to 1 after $((5 - n^*)P\phi)$ states have elapsed from the point at which the A/D converter detects a falling edge on the \overline{ADTRG} pin.

```
Notes: * n=0 when P\phi: A\phi=1:1

n=1 when P\phi: A\phi=1:2

n=2 when P\phi: A\phi=1:4
```




Figure 20.11 External Trigger Input Timing

20.4.6 Example of ADDR Auto-Clear Function

When the A/D data register (ADDR) is read by the CPU or DMAC, ADDR can be automatically cleared to H'0000 by setting the ACE bit in ADCR to 1. This function allows the detection of non-updated ADDR states.

Figure 20.12 shows an example of when the auto-clear function of ADDR is disabled (normal state) and enabled.

When the ACE bit is 0 (initial value) and the A/D conversion result (H'0222) is not written to ADDR for some reason, the old data (H'0111) becomes the ADDR value. In addition, when the ADDR value is read into a general register using an A/D conversion end interrupt, the old data (H'0111) is stored in the general register. To detect a renewal failure, every time the old data needs to be stored in the RAM, a general register, etc.

When the ACE bit is 1, reading ADDR = H'0111 by the CPU, DMAC, or DTC automatically clears ADDR to H'0000. After this, if the A/D conversion result (H'0222) cannot be transferred to ADDR for some reason, the cleared data (H'0000) remains as the ADDR value. When this ADDR value is read into a general register, H'0000 is stored in the general register. Just by checking whether the read data value is H'0000 or not allows the detection of non-updated ADDR states.




Figure 20.12 Example of When ADDR Auto-clear Function is Disabled (Normal Condition)/Enabled

20.5 Interrupt Sources and DMAC or DTC Transfer Requests

The A/D converter generates A/D conversion end interrupts (ADI). An ADI interrupt generation is enabled when the ADIE bit in ADCR is set to 1. The DMAC or DTC can be activated by the DMAC or DTC setting when an ADI interrupt is generated. At this time, no interrupt to the CPU is generated. When the DMAC or DTC is activated by an ADI interrupt, the ADF bit in ADSR is automatically cleared at the data transfer by the DMAC or DTC.

Table 20.7 AD Interrupt Sources

A/D Converter Module	Name	DMAC Activation Request	DTC Activation Request
A/D converter module 0	ADI0	Available	Available
A/D converter module 1	ADI1	Not available	Available
A/D converter module 2	ADI2	Not available	Available

Page 1021 of 1778

20.6 Definitions of A/D Conversion Accuracy

This LSI's A/D conversion accuracy definitions are given below.

Resolution

The number of A/D converter digital conversion output codes

Offset error

The deviation of the actual A/D conversion characteristic from the ideal A/D conversion characteristic when the digital output value changes from the minimum voltage value (zero voltage) B'000000000000 to B'00000000001. Does not include a quantization error (see figure 20.13).

Full-scale error

The deviation of the actual A/D conversion characteristic from the ideal A/D conversion characteristic when the digital output value changes from B'111111111111 to the maximum voltage value (full-scale voltage) B'1111111111111. Does not include a quantization error (see figure 20.13).

Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 20.13).

• Nonlinearity error

The deviation of the actual A/D conversion characteristic from the ideal A/D conversion characteristic between zero voltage and full-scale voltage. Does not include offset error, full-scale error, or quantization error (see figure 20.13).

• Absolute accuracy

The deviation between the digital value and the analog input value. Includes offset error, full-scale error, quantization error, and nonlinearity error.




Figure 20.13 Definitions of A/D Conversion Accuracy

20.7 Usage Notes

20.7.1 Analog Input Voltage Range

The voltage applied to analog input pin (ANn) during A/D conversion should be in the range $AVss \le ANn$ (n = 0 to 11) $\le AVref$.

20.7.2 Relationship between AVcc, AVss and Vcc, Vss

When using the A/D converter, set AVcc = $5.0 \text{ V} \pm 0.5 \text{ V}$ and AVss = Vss. When the A/D converter is not used, set Vcc \leq AVcc \leq 5.0V \pm 0.5 V, AVss = Vss, and do not leave the AVcc pin open.

20.7.3 Range of AVREF Pin Settings

Set AVREF = 4.5 V to AVcc when using the A/D converter, or set AVREF = AVcc when not using the A/D converter. Set AVREFVSS = AVSS, and do not leave the AVREFVSS pin open. If these conditions are not met, the reliability of the LSI may be adversely affected.

20.7.4 Notes on Board Design

In board design, digital circuitry and analog circuitry should be as mutually isolated as possible, and the layout in which the digital circuit signal lines and analog circuit signal lines cross or are in close proximity to each other should be avoided as much as possible. Failure to do so may result in the incorrect operation of the analog circuitry due to inductance, adversely affecting the A/D conversion values.

In addition, digital circuitry must be isolated from the analog input signals (AN0 to AN11), analog reference power supply (AVREF), the analog power supply (AVcc), and the analog ground (AVss). AVss should be connected at one point to a stable digital ground (Vss) on the board.

20.7.5 Notes on Noise Countermeasures

To prevent damage due to an abnormal voltage, such as an excessive surge at the analog input pins (AN0 to AN11) and analog reference power supply (AVREF), a protection circuit should be connected between the AVcc and AVss, as shown in figure 20.14. The bypass capacitors connected to AVREF and the filter capacitor connected to ANn should be connected to the AVREFVSS. The 0.1- μ F capacitor in figure 20.14 should be placed close to the pin.

If a filter capacitor is connected as shown in figure 20.14, the input currents at the analog input pin (ANn) are averaged, and an error may occur. Careful consideration is therefore required when deciding the circuit constants.




Figure 20.14 Example of Analog Input Pin Protection Circuit

20.7.6 Permissible Signal Source Impedance

This LSI's analog input is designed such that conversion precision is guaranteed for an input signal for which the signal source impedance is 3 k Ω or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 3 k Ω , charging may be insufficient and it may not be possible to guarantee A/D conversion precision. However, for A/D conversion in single mode with a large capacitance provided externally for A/D conversion in single mode, the input load will essentially comprise only the internal input resistance of 10 k Ω , and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/ μ s or greater). When converting a high-speed analog signal or in scan mode, a low-impedance buffer should be inserted.

20.7.7 Influences on Absolute Precision

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute precision. Be sure to make the connection to an electrically stable GND such as AVss.

Care is also required to insure that filter circuits do not communicate with digital signals on the mounting board (i.e., acting as antennas).

20.7.8 Notes when Two A/D Modules Run Simultaneously

The SH7243 and SH7285 have two A/D modules, and the SH7286 has three A/D modules. When two or more modules run simultaneously, or if the conversion of the next A/D module is started during the conversion of the first A/D module, as shown in figures 20.15 and 20.16, the guaranteed absolute precision of the A/D conversion module which has been activated first will be the values as listed in tables 20.8 and 20.9. The absolute precision depends on the cycle difference ($T_{\tiny AD0-AD1}$ in figures 20.15 and 20.16) between the start of the first activated A/D conversion and the one of the next activated A/D conversion. Therefore, evaluate the specifications fully when two or more A/D modules are run simultaneously.




Figure 20.15 A/D Conversion Start Timing between A/D_0 Converter and A/D_1 Converter (Sample-and-Hold Circuits Disabled and Offset Canceling Circuits Disabled in A/D 0 and A/D 1)




Figure 20.16 A/D Conversion Start Timing between A/D_0 Converter and A/D_1 Converter (Sample-and-Hold Circuit Enabled and Offset Canceling Circuit Enabled in A/D_0, Offset Canceling Circuit Disabled in A/D_1)

Table 20.8 Absolute Precision and A/D Conversion Start Cycle Difference, T_{AD0-AD1} (Aφ) between A/D 0 and A/D 1 in Figure 20.15

	T _{AD0-AD1}	Unit
	0 to 15, 21 to 30, 45 or more	Aφ (clock)
Absolute precision	±8	LSB

Notes: 1. This table lists the A/D_0 absolute precision when the converter of A/D_0 is started first.

- The precision of A/D_1 is ±8LSB regardless of T_{AD0-AD1} when the converter of A/D_0 is started first.
- 3. When the conversion of A/D_0 and A/D_1 is started simultaneously, the absolute precision values of A/D_0 and A/D_1 are ± 8 LSB because $T_{AD0-AD1} = 0$.
- When two A/D modules run simultaneously, the absolute precision of the first activated A/D is not guaranteed except for T_{ADD-AD1}.
- 5. When A/D_0 and A/D_1 are activated separately, each of $T_{\tiny{AD0-AD1}}$ values is 45 or more. Thus, the absolute precision values of A/D_0 and A/D_1 are $\pm 8LSB$.

Table 20.9 Absolute Precision and A/D Conversion Start Cycle Difference, T_{AD0-AD1} (Aφ) between A/D_0 and A/D_1 in Figure 20.16

	T _{AD0-AD1}	Unit
	0 to 15, 33 to 45, 55 to 65, 83 to 95, 107 or more	Aφ (clock)
Absolute precision	±8	LSB

Notes: 1. This table lists the A/D_0 absolute precision when the converter of A/D_0 is started first.

- 2. The precision of A/D_1 is $\pm 8LSB$ regardless of $T_{AD0-AD1}$ when the converter of A/D_0 is started first.
- 3. When the conversion of A/D_0 and A/D_1 is started simultaneously, the absolute precision values of A/D_0 and A/D_1 are ± 8 LSB because $T_{AD0-AD1} = 0$.
- 4. When two A/D modules run simultaneously, the absolute precision of the first activated A/D is not guaranteed except for T_{ADD-AD1}.
- 5. When A/D_0 and A/D_1 are activated separately, each of $T_{\tiny AD0-AD1}$ values is 107 or more. Thus, the absolute precision values of A/D_0 and A/D_1 are $\pm 8LSB$.

Section 21 D/A Converter (DAC) (SH7286 Only)

21.1 Features

- 8-bit resolution
- Two output channels
- Maximum conversion time of 10 µs (with 20 pF load)
- Output voltage of 0 V to AVREF (AV_{cc})
- D/A output hold function in software standby mode
- Module standby mode can be set




Figure 21.1 Block Diagram of D/A Converter

21.2 Input/Output Pins

Table 21.1 shows the pin configuration of the D/A converter.

Table 21.1 Pin Configuration

Pin Name	Symbol	I/O	Function
Analog power supply pin	AVcc	Input	Analog block power supply (pin 156)
Analog ground pin	AVss	Input	Analog block ground (pin 157)
Analog output pin 0	DA0	Output	Channel 0 analog output
Analog output pin 1	DA1	Output	Channel 1 analog output

Register Descriptions 21.3

The D/A converter has the following registers.


Table 21.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
D/A data register 0	DADR0	R/W	H'00	H'FFFE6800	8, 16
D/A data register 1	DADR1	R/W	H'00	H'FFFE6801	8, 16
D/A control register	DACR	R/W	H'1F	H'FFFE6802	8, 16

D/A Data Registers 0 and 1 (DADR0 and DADR1) 21.3.1

DADR is an 8-bit readable/writable register that stores data to which D/A conversion is to be performed. Whenever analog output is enabled, the values in DADR are converted and output to the analog output pins.

DADR is initialized to H'00 by a power-on reset or in module standby mode.



21.3.2 D/A Control Register (DACR)

DACR is an 8-bit readable/writable register that controls the operation of the D/A converter.

DACR is initialized to H'1F by a power-on reset or in module standby mode.

Bit:	7	6	5	4	3	2	1	0
	DAOE1	DAOE0	DAE	-	-	-	-	-
Initial value:	0	0	0	1	1	1	1	1
R/W:	R/W	R/W	R/W	-	_	_	_	_

Bit	Bit Name	Initial Value	R/W	Description
7	DAOE1	0	R/W	D/A Output Enable 1
				Controls D/A conversion and analog output for channel 1.
				0: Analog output of channel 1 (DA1) is disabled
				1: D/A conversion of channel 1 is enabled. Analog output of channel 1 (DA1) is enabled.
6	DAOE0	0	R/W	D/A Output Enable 0
				Controls D/A conversion and analog output for channel 0.
				0: Analog output of channel 0 (DA0) is disabled
				1: D/A conversion of channel 0 is enabled. Analog output of channel 0 (DA0) is enabled.
5	DAE	0	R/W	D/A Enable
				Used together with the DAOE0 and DAOE1 bits to control D/A conversion. Output of conversion results is always controlled by the DAOE0 and DAOE1 bits. For details, see table 21.3.
				D/A conversion for channels 0 and 1 is controlled independently
				1: D/A conversion for channels 0 and 1 is controlled together
4 to 0	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.

Table 21.3 Control of D/A Conversion

Bit 5	Bit 7	Bit 6	
DAE	DAOE1	DAOE0	Description
0	0	0	D/A conversion is disabled.
		1	D/A conversion of channel 0 is enabled and D/A conversion of channel 1 is disabled.
	1	0	D/A conversion of channel 1 is enabled and D/A conversion of channel 0 is disabled.
		1	D/A conversion of channels 0 and 1 is enabled.
1	0	0	D/A conversion is disabled.
		1	D/A conversion of channels 0 and 1 is enabled.
	1	0	_
		1	_

21.4 Operation

The D/A converter includes D/A conversion circuits for two channels, each of which can operate independently. When the DAOE bit in DACR is set to 1, D/A conversion is enabled and the conversion result is output.

An operation example of D/A conversion on channel 0 is shown below. Figure 21.2 shows the timing of this operation.

- Write the conversion data to DADRO.
- 2. Set the DAOE0 bit in DACR to 1 to start D/A conversion. The conversion result is output from the analog output pin DA0 after the conversion time t_{DCONV} has elapsed. The conversion result continues to be output until DADR0 is written to again or the DAOE0 bit is cleared to 0. The output value is expressed by the following formula:

- 3. If DADR0 is written to again, the conversion is immediately started. The conversion result is output after the conversion time t_{DCONV} has elapsed.
- 4. If the DAOE0 bit is cleared to 0, analog output is disabled.




Figure 21.2 Example of D/A Converter Operation

Usage Notes 21.5

21.5.1 Module Standby Mode Setting

Operation of the D/A converter can be disabled or enabled using the standby control register. The initial setting is for operation of the D/A converter to be halted. Register access is enabled by canceling module standby mode. For details, see section 28, Power-Down Modes.

21.5.2 D/A Output Hold Function in Software Standby Mode

When this LSI enters software standby mode with D/A conversion enabled, the D/A outputs are retained, and the analog power supply current is equal to as during D/A conversion. If the analog power supply current needs to be reduced in software standby mode, clear the DAOE0, DAOE1, and DAE bits to 0 to disable the D/A outputs.

21.5.3 **Setting Analog Input Voltage**

The reliability of this LSI may be adversely affected if the following voltage range is exceeded.

AVcc and AVss input voltages

Input voltages AVcc and AVss should be $Vcc - 0.3 \text{ V} \leq \text{AVcc}$ and AVss = Vss. Do not leave the AVcc and AVss pins open when the A/D converter or D/A converter is not in use and in software standby mode. When not in use, connect AVcc to the power supply (Vcc) and AVss to the ground (Vss).

Section 22 Controller Area Network (RCAN-ET) (SH7286 Only)

22.1 Summary

22.1.1 Overview

This document primarily describes the programming interface for the RCAN-ET module. It serves to facilitate the hardware/software interface so that engineers involved in the RCAN-ET implementation can ensure the design is successful.

22.1.2 Scope

The CAN Data Link Controller function is not described in this document. It is the responsibility of the reader to investigate the CAN Specification Document (see references). The interfaces from the CAN Controller are described, in so far as they pertain to the connection with the User Interface.

The programming model is described in some detail. It is not the intention of this document to describe the implementation of the programming interface, but to simply present the interface to the underlying CAN functionality.

The document places no constraints upon the implementation of the RCAN-ET module in terms of process, packaging or power supply criteria. These issues are resolved where appropriate in implementation specifications.

22.1.3 Audience

In particular this document provides the design reference for software authors who are responsible for creating a CAN application using this module.

In the creation of the RCAN-ET user interface LSI engineers must use this document to understand the hardware requirements.

22.1.4 References

- 1. CAN Licence Specification, Robert Bosch GmbH, 1992
- 2. CAN Specification Version 2.0 part A, Robert Bosch GmbH, 1991
- 3. CAN Specification Version 2.0 part B, Robert Bosch GmbH, 1991
- 4. Implementation Guide for the CAN Protocol, CAN Specification 2.0 Addendum, CAN In Automation, Erlangen, Germany, 1997
- 5. Road vehicles Controller area network (CAN): Part 1: Data link layer and physical signalling (ISO-11898-1, 2003)

22.1.5 Features

- supports CAN specification 2.0B
- Bit timing compliant with ISO-11898-1
- 16 Mailbox version
- Clock 20 to 50 MHz
- 15 programmable Mailboxes for transmit / receive + 1 receive-only mailbox
- sleep mode for low power consumption and automatic recovery from sleep mode by detecting CAN bus activity
- programmable receive filter mask (standard and extended identifier) supported by all Mailboxes
- programmable CAN data rate up to 1MBit/s
- transmit message queuing with internal priority sorting mechanism against the problem of priority inversion for real-time applications
- data buffer access without SW handshake requirement in reception
- flexible micro-controller interface
- flexible interrupt structure

22.2 Architecture

The RCAN-ET device offers a flexible and sophisticated way to organise and control CAN frames, providing the compliance to CAN2.0B Active and ISO-11898-1. The module is formed from 5 different functional entities. These are the Micro Processor Interface (MPI), Mailbox, Mailbox Control and CAN Interface. The figure below shows the block diagram of the RCAN-ET Module. The bus interface timing is designed according to the peripheral bus I/F required for each product.




Figure 22.1 RCAN-ET Architecture

Important: Although core of RCAN-ET is designed based on a 32-bit bus system, the whole RCAN-ET including MPI for the CPU has 16-bit bus interface to CPU. In that case, LongWord (32-bit) access must be implemented as 2 consecutive word (16-bit) accesses. In this manual, LongWord access means the two consecutive accesses.

• Micro Processor Interface (MPI)

The MPI allows communication between the Renesas CPU and RCAN-ET's registers/mailboxes to control the memory interface. It also contains the Wakeup Control logic that detects the CAN bus activities and notifies the MPI and the other parts of RCAN-ET so that the RCAN-ET can automatically exit the Sleep mode.

It contains registers such as MCR, IRR, GSR and IMR.

Mailbox

The Mailboxes consists of RAM configured as message buffers and registers. There are 16 Mailboxes, and each mailbox has the following information.

- < RAM >
- CAN message control (identifier, rtr, ide,etc)
- CAN message data (for CAN Data frames)
- Local Acceptance Filter Mask for reception
- <Registers>
- CAN message control (dlc)
- 3-bit wide Mailbox Configuration, Disable Automatic Re-Transmission bit, Auto-Transmission for Remote Request bit, New Message Control bit

Mailbox Control

The Mailbox Control handles the following functions:

- For received messages, compare the IDs and generate appropriate RAM addresses/data to store messages from the CAN Interface into the Mailbox and set/clear appropriate registers accordingly.
- To transmit messages, RCAN-ET will run the internal arbitration to pick the correct priority message, and load the message from the Mailbox into the Tx-buffer of the CAN Interface and set/clear appropriate registers accordingly.
- Arbitrates Mailbox accesses between the CPU and the Mailbox Control.
- Contains registers such as TXPR, TXCR, TXACK, ABACK, RXPR, RFPR, UMSR and MBIMR.

CAN Interface

This block conforms to the requirements for a CAN Bus Data Link Controller which is specified in Ref. [2, 4]. It fulfils all the functions of a standard DLC as specified by the OSI 7 Layer Reference model. This functional entity also provides the registers and the logic which are specific to a given CAN bus, which includes the Receive Error Counter, Transmit Error Counter, the Bit Configuration Registers and various useful Test Modes. This block also contains functional entities to hold the data received and the data to be transmitted for the CAN Data Link Controller.

22.3 Programming Model - Overview

The purpose of this programming interface is to allow convenient, effective access to the CAN bus for efficient message transfer. Please bear in mind that the user manual reports all settings allowed by the RCAN-ET IP. Different use of RCAN-ET is not allowed.

22.3.1 Memory Map

Page 1042 of 1778

The diagram of the memory map is shown below.




Figure 22.2 RCAN-ET Memory Map

The locations not used (between H'000 and H'2F2) are reserved and cannot be accessed.

22.3.2 Mailbox Structure

Mailboxes play a role as message buffers to transmit / receive CAN frames. Each Mailbox is comprised of 3 identical storage fields that are 1): Message Control, 2): Local Acceptance Filter Mask, 3): Message Data. The following table shows the address map for the control, LAFM, data and addresses for each mailbox.

Δ	d	d	ress

	Control0	LAFM	Data	Control1
Mailbox	4 bytes	4 bytes	8 bytes	2 bytes
0 (Receive Only)	100 – 103	104– 107	108 – 10F	110 – 111
1	120 – 123	124 – 127	128 – 12F	130 – 131
2	140 – 143	144 – 147	148 – 14F	150 – 151
3	160 – 163	164 - 167	168 – 16F	170 – 171
4	180 – 183	184 – 187	188 – 18F	190 – 191
5	1A0 – 1A3	1A4 – 1A7	1A8 – 1AF	1B0 – 1B1
6	1C0 – 1C3	1C4 – 1C7	1C8 – 1CF	1D0 – 1D1
7	1E0 – 1E3	1E4 – 1E7	1E8 – 1EF	1F0 – 1F1
8	200 – 203	204 – 207	208 – 20F	210 – 211
9	220 – 223	224 – 227	228 – 22F	230 – 231
10	240 – 243	244 – 247	248 – 24F	250 – 251
11	260 – 263	264 – 267	268 – 26F	270 – 271
12	280 – 283	284 – 287	288 – 28F	290 – 291
13	2A0 – 2A3	2A4 – 2A7	2A8 – 2AF	2B0 – 2B1
14	2C0 - 2C3	2C4 - 2C7	2C8 – 2CF	2D0 – 2D1
15	2E0 – 2E3	2E4 – 2E7	2E8 – 2EF	2F0 – 2F1

Mailbox-0 is a receive-only box, and all the other Mailboxes can operate as both receive and transmit boxes, dependant upon the MBC (Mailbox Configuration) bits in the Message Control. The following diagram shows the structure of a Mailbox in detail.

Table 22.1 Roles of Mailboxes

	Tx	Rx
MB15-1	OK	OK
MB0	_	OK

MB0 (reception	n MB)								Буі	te: 8-bi	acces	3, 110	iu. 10	on acce	555, LV	(Longitora): 02	
Address							Data	a Bus								Access Size	Field Name
	15	14	13	12	11	10	9 8	7	6	5	4	3	2	1	0		
H'100 + N*32	IDE	RTR	0				S	FDID[10	0:0]					EXTID	[17:16]	Word/LW	
H'102 + N*32							EXTI	D[15:0]								Word	Control 0
H'104 + N*32	IDE_ LAFM	0	0				STDI	D_LAF	VI[10:0]]				EX*	TID_ [17:16]	Word/LW	
H'106 + N*32							EXTID_L	AFM[1	5:0]							Word	LAFM
H'108 + N*32			MSG_I	DATA_	0 (first	Rx Byt	e)				MSG_I	DATA_	1			Byte/Word/LW	
H'10A + N*32				MSG_	DATA_	_2					MSG_I	DATA_	_3			Byte/Word	Data
H'10C + N*32				MSG_	DATA_	_4					MSG_I	DATA_	5			Byte/Word/LW	
H'10E + N*32	MSG_DATA_6				MSG_DATA_7						Byte/Word						
	0 0 NMC 0 0 MBC[2:0] 0 0 0 0 DLC[3:0														,		
H'110 + N*32	0	0	NMC	0	-	_	· ·	-	0	0	0		DLO	0[3:0]		Byte/Word	Control 1
H'110 + N*32 MB15-1 (MB fo				-	-	_	is fixed to "1"	-	0	0	0		DLO	0[3:0]		Byte/Word Access Size	Control 1 Field Name
MB15-1 (MB fo				-	-	_	is fixed to "1"		6	5	0	3	DL([3:0]	0	,	
MB15-1 (MB fo	or trans	missio	n/recep	tion)	N	IBC[1] i	Date 9 8	a Bus	6			3		1	0	,	Field Name
MB15-1 (MB fo	or trans	mission 14	n/recep	tion)	N	IBC[1] i	Date 9 8	a Bus	6			3		1		Access Size	
MB15-1 (MB fo Address H'100 + N*32 H'102 + N*32	15	mission 14	n/recep	tion)	N	IBC[1] i	Date 9 8 ST	a Bus 7 TDID[10	6	5		3		1 EXTID	[17:16]	Access Size Word/LW	Field Name Control 0
MB15-1 (MB fo Address H'100 + N*32 H'102 + N*32	or trans	mission 14 RTR	13	tion)	N	IBC[1] i	Date 9 8 ST	a Bus 7 FDID[10 D[15:0] D_LAFI	6 0:0] M[10:0]	5		3		1 EXTID	[17:16]	Access Size Word/LW Word	Field Name
MB15-1 (MB fo Address H'100 + N*32 H'102 + N*32 H'104 + N*32	15	14 RTR	13 0	tion)	11	IBC[1] i	Dat	a Bus 7 FDID[10 D[15:0] D_LAFI	6 0:0] M[10:0]	5			2	1 EXTID	[17:16]	Access Size Word/LW Word Word/LW	Field Name Control 0 LAFM
MB15-1 (MB fo Address H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32	15	14 RTR	13 0	tion)	N 11 (first F	10 1x/Tx B	Dat	a Bus 7 FDID[10 D[15:0] D_LAFI	6 0:0] M[10:0]	5	4	DATA_	2	1 EXTID	[17:16]	Access Size Word/LW Word Word/LW Word	Field Name Control 0
MB15-1 (MB for Address H'100 + N*32 H'104 + N*32 H'106 + N*32 H'108 + N*32 H'108 + N*32	15	14 RTR	13 0 0 ISG_D	12 ATA_0	11 (first F	10 tx/Tx B	Dat	a Bus 7 FDID[10 D[15:0] D_LAFI	6 0:0] M[10:0]	5	4 MSG_I	DATA_	2	1 EXTID	[17:16]	Access Size Word/LW Word Word/LW Word Byte/Word/LW	Field Name Control 0 LAFM
MB15-1 (MB for Address H'100 + N*32 H'104 + N*32 H'106 + N*32 H'108 + N*32	15	14 RTR	13 0 0	tion) 12 ATA_0 MSG_	11 (first F DATA_	10 10 xx/Tx By 2 4	Dat	a Bus 7 FDID[10 D[15:0] D_LAFI	6 0:0] M[10:0]	5	4 MSG_I	DATA_ DATA_	1 3 5	1 EXTID	[17:16]	Access Size Word/LW Word Word/LW Word Byte/Word/LW Byte/Word	Field Name Control 0 LAFM

Figure 22.3 Mailbox-N Structure

Notes: 1. All bits shadowed in grey are reserved and must be written LOW. The value returned by a read may not always be '0' and should not be relied upon.

- 2. ATX and DART are not supported by Mailbox-0, and the MBC setting of Mailbox-0 is limited.
- 3. ID Reorder (MCR15) can change the order of STDID, RTR, IDE and EXTID of both message control and LAFM.

(1) Message Control Field

STDID[10:0]: These bits set the identifier (standard identifier) of data frames and remote frames.

EXTID[17:0]: These bits set the identifier (extended identifier) of data frames and remote frames.

RTR (Remote Transmission Request bit): Used to distinguish between data frames and remote frames. This bit is overwritten by received CAN Frames depending on Data Frames or Remote Frames.

Important: Please note that, when ATX bit is set with the setting MBC=001(bin), the RTR bit will never be set. When a Remote Frame is received, the CPU can be notified by the corresponding RFPR set or IRR[2] (Remote Frame Request Interrupt), however, as RCAN-ET needs to transmit the current message as a Data Frame, the RTR bit remains unchanged.

Important: In order to support automatic answer to remote frame when MBC=001(bin) is used and ATX=1 the RTR flag must be programmed to zero to allow data frame to be transmitted.

Note: when a Mailbox is configured to send a remote frame request the DLC used for transmission is the one stored into the Mailbox.

RTR	Description
0	Data frame
1	Remote frame

IDE (Identifier Extension bit): Used to distinguish between the standard format and extended format of CAN data frames and remote frames.

IDE	Description
0	Standard format
1	Extended format

Mailbox-0

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[0	0	NMC	0	0		MBC[2:0]	0	0	0	0		DLC	[3:0]	
Initial value:	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R	R	R/W	R/W	R/W	R	R	R	R	R/W	R/W	R/W	R/W

Note: MBC[1] of MB0 is always "1".

Mailbox-15 to 1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[0	0	NMC	ATX	DART		MBC[2:0]		0	0	0	0		DLC	[3:0]	
Initial value:	: 0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W	R/W	R/W

NMC (New Message Control): When this bit is set to '0', the Mailbox of which the RXPR or RFPR bit is already set does not store the new message but maintains the old one and sets the UMSR correspondent bit. When this bit is set to '1', the Mailbox of which the RXPR or RFPR bit is already set overwrites with the new message and sets the UMSR correspondent bit.

Important: Please note that if a remote frame is overwritten with a data frame or vice versa could be that both RXPR and RFPR flags (together with UMSR) are set for the same Mailbox. In this case the RTR bit within the Mailbox Control Field should be relied upon.

NMC	Description
0	Overrun mode (Initial value)
1	Overwrite mode

ATX (Automatic Transmission of Data Frame): When this bit is set to '1' and a Remote Frame is received into the Mailbox DLC is stored. Then, a Data Frame is transmitted from the same Mailbox using the current contents of the message data and updated DLC by setting the corresponding TXPR automatically. The scheduling of transmission is still governed by ID priority or Mailbox priority as configured with the Message Transmission Priority control bit (MCR.2). In order to use this function, MBC[2:0] needs to be programmed to be '001' (Bin). When a transmission is performed by this function, the DLC (Data Length Code) to be used is the one that has been received. Application needs to guarantee that the DLC of the remote frame correspond to the DLC of the data frame requested.

Important: When ATX is used and MBC=001 (Bin) the filter for the IDE bit cannot be used since ID of remote frame has to be exactly the same as that of data frame as the reply message.

Important: Please note that, when this function is used, the RTR bit will never be set despite receiving a Remote Frame. When a Remote Frame is received, the CPU will be notified by the corresponding RFPR set, however, as RCAN-ET needs to transmit the current message as a Data Frame, the RTR bit remains unchanged.

Important: Please note that in case of overrun condition (UMSR flag set when the Mailbox has its NMC = 0) the message received is discarded. In case a remote frame is causing overrun into a Mailbox configured with ATX = 1, the transmission of the corresponding data frame may be triggered only if the related RFPR flag is cleared by the CPU when the UMSR flag is set. In such case RFPR flag would get set again.

ATX	Description
0	Automatic Transmission of Data Frame disabled (Initial value)
1	Automatic Transmission of Data Frame enabled

DART (Disable Automatic Re-Transmission): When this bit is set, it disables the automatic retransmission of a message in the event of an error on the CAN bus or an arbitration lost on the CAN bus. In effect, when this function is used, the corresponding TXCR bit is automatically set at the start of transmission. When this bit is set to '0', RCAN-ET tries to transmit the message as many times as required until it is successfully transmitted or it is cancelled by the TXCR.

DART	Description
0	Re-transmission enabled (Initial value)
1	Re-Transmission disabled

MBC[2:0] (Mailbox Configuration): These bits configure the nature of each Mailbox as follows. When MBC=111 (Bin), the Mailbox is inactive, i.e., it does not receive or transmit a message regardless of TXPR or other settings. The MBC='110', '101' and '100' settings are prohibited. When the MBC is set to any other value, the LAFM field becomes available. Please don't set TXPR when MBC is set as reception. There is no hardware protection, and TXPR remains set. MBC[1] of Mailbox-0 is fixed to "1" by hardware. This is to ensure that MB0 cannot be configured to transmit Messages.

			Data Frame	Remote Frame	Data Frame	Remote Frame	
MBC[2]	MBC[1]	MBC[0]	Transmit	Transmit	Receive	Receive	Remarks
0	0	0	Yes	Yes	No	No	Not allowed for Mailbox-0
0	0	1	Yes	Yes	No	Yes	Can be used with ATX*
							 Not allowed for Mailbox-0
							 LAFM can be used
0	1	0	No	No	Yes	Yes	Allowed for Mailbox-0
							 LAFM can be used
0	1	1	No	No	Yes	No	Allowed for Mailbox-0
							 LAFM can be used
1	0	0	Setting pr	ohibited			
1	0	1	Setting pr	ohibited			
1	1	0	Setting pr	ohibited			
1	1	1	Mailbox ir	active (Init	ial value)		

Notes: * In order to support automatic retransmission, RTR shall be "0" when MBC=001(bin) and ATX=1.

When ATX=1 is used the filter for IDE must not be used

DLC[3:0] (**Data Length Code**): These bits encode the number of data bytes from 0,1, 2, ... 8 that will be transmitted in a data frame. Please note that when a remote frame request is transmitted the DLC value to be used must be the same as the DLC of the data frame that is requested.

DLC[3]	DLC[2]	DLC[1]	DLC[0]	Description
0	0	0	0	Data Length = 0 bytes (Initial value)
0	0	0	1	Data Length = 1 byte
0	0	1	0	Data Length = 2 bytes
0	0	1	1	Data Length = 3 bytes
0	1	0	0	Data Length = 4 bytes
0	1	0	1	Data Length = 5 bytes
0	1	1	0	Data Length = 6 bytes
0	1	1	1	Data Length = 7 bytes
1	х	х	х	Data Length = 8 bytes

(2) Local Acceptance Filter Mask (LAFM)

This area is used as Local Acceptance Filter Mask (LAFM) for receive boxes.

LAFM: When MBC is set to 001, 010, 011 (Bin), this field is used as LAFM Field. It allows a Mailbox to accept more than one identifier. The LAFM is comprised of two 16-bit read/write areas as follows.




Figure 22.4 Acceptance Filter

If a bit is set in the LAFM, then the corresponding bit of a received CAN identifier is ignored when the RCAN-ET searches a Mailbox with the matching CAN identifier. If the bit is cleared, then the corresponding bit of a received CAN identifier must match to the STDID/IDE/EXTID set in the mailbox to be stored. The structure of the LAFM is same as the message control in a Mailbox. If this function is not required, it must be filled with '0'.

Important: RCAN-ET starts to find a matching identifier from Mailbox-15 down to Mailbox-0. As soon as RCAN-ET finds one matching, it stops the search. The message will be stored or not depending on the NMC and RXPR/RFPR flags. This means that, even using LAFM, a received message can only be stored into 1 Mailbox.

Important: When a message is received and a matching Mailbox is found, the whole message is stored into the Mailbox. This means that, if the LAFM is used, the STDID, RTR, IDE and EXTID may differ to the ones originally set as they are updated with the STDID, RTR, IDE and EXTID of the received message.

STD_LAFM[10:0] — Filter mask bits for the CAN base identifier [10:0] bits.

STD_LAFM[10:0]	Description
0	Corresponding STD_ID bit is cared
1	Corresponding STD_ID bit is "don't cared"

EXT_LAFM[17:0] — Filter mask bits for the CAN Extended identifier [17:0] bits.

EXT_LAFM[17:0]	Description
0	Corresponding EXT_ID bit is cared
1	Corresponding EXT_ID bit is "don't cared"

IDE_LAFM — Filter mask bit for the CAN IDE bit.

IDE_LAFM	Description
0	Corresponding IDE_ID bit is cared
1	Corresponding IDE_ID bit is "don't cared"

(3) Message Data Fields

Storage for the CAN message data that is transmitted or received. MSG_DATA[0] corresponds to the first data byte that is transmitted or received. The bit order on the CAN bus is bit 7 through to bit 0.

22.3.3 RCAN-ET Control Registers

The following sections describe RCAN-ET control registers. The address is mapped as follow.

Important: These registers can only be accessed in Word size (16-bit).

Description	Address	Name	Access Size (bits)
Master Control Register	000	MCR	Word
General Status Register	002	GSR	Word
Bit Configuration Register 1	004	BCR1	Word
Bit Configuration Register 0	006	BCR0	Word
Interrupt Request Register	008	IRR	Word
Interrupt Mask Register	00A	IMR	Word
Error Counter Register	00C	TEC/REC	Word

Figure 22.5 RCAN-ET Control Registers

(1) Master Control Register (MCR)

The Master Control Register (MCR) is a 16-bit read/write register that controls RCAN-ET.

• MCR (Address = H'000)

Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MCR ⁻	5 MCR14	-	-	-		TST[2:0]		MCR7	MCR6	MCR5	-	-	MCR2	MCR1	MCR0
Initial value: 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
R/W: R/W	/ R/W	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W

Bit 15 — **ID Reorder** (MCR15): This bit changes the order of STDID, RTR, IDE and EXTID of both message control and LAFM.

Bit15 : MCR15	Description
0	RCAN-ET is the same as HCAN2
1	RCAN-ET is not the same as HCAN2 (Initial value)




Figure 22.6 ID Reorder

This bit can be modified only in reset mode.

Bit 14 — **Auto Halt Bus Off (MCR14):** If both this bit and MCR6 are set, MCR1 is automatically set as soon as RCAN-ET enters BusOff.

Bit14 : MCR14	Description
0	RCAN-ET remains in BusOff for normal recovery sequence (128 x 11 Recessive Bits) (Initial value)
1	RCAN-ET moves directly into Halt Mode after it enters BusOff if MCR6 is set.

This bit can be modified only in reset mode.

- Bit 13 Reserved. The written value should always be '0' and the returned value is '0'.
- Bit 12 Reserved. The written value should always be '0' and the returned value is '0'.
- **Bit 11 Reserved**. The written value should always be '0' and the returned value is '0'.
- **Bit 10 8 Test Mode** (**TST[2:0]**): This bit enables/disables the test modes. Please note that before activating the Test Mode it is requested to move RCAN-ET into Halt mode or Reset mode. This is to avoid that the transition to Test Mode could affect a transmission/reception in progress. For details, please refer to section 22.4.1, Test Mode Settings.

Please note that the test modes are allowed only for diagnosis and tests and not when RCAN-ET is used in normal operation.

Bit10: TST2	Bit9: TST1	Bit8: TST0	Description
0	0	0	Normal Mode (initial value)
0	0	1	Listen-Only Mode (Receive-Only Mode)
0	1	0	Self Test Mode 1 (External)
0	1	1	Self Test Mode 2 (Internal)
1	0	0	Write Error Counter
1	0	1	Error Passive Mode
1	1	0	setting prohibited
1	1	1	setting prohibited

Bit 7 — **Auto-wake Mode (MCR7):** MCR7 enables or disables the Auto-wake mode. If this bit is set, the RCAN-ET automatically cancels the sleep mode (MCR5) by detecting CAN bus activity (dominant bit). If MCR7 is cleared the RCAN-ET does not automatically cancel the sleep mode.

RCAN-ET cannot store the message that wakes it up.

Note: MCR7 cannot be modified while in sleep mode.

Bit7 : MCR7	Description
0	Auto-wake by CAN bus activity disabled (Initial value)
1	Auto-wake by CAN bus activity enabled

Bit 6 — **Halt during Bus Off (MCR6):** MCR6 enables or disables entering Halt mode immediately when MCR1 is set during Bus Off. This bit can be modified only in Reset or Halt mode. Please note that when Halt is entered in Bus Off the CAN engine is also recovering immediately to Error Active mode.

Bit6 : MCR6	Description
0	If MCR[1] is set, RCAN-ET will not enter Halt mode during Bus Off but wait up to end of recovery sequence (Initial value)
1	Enter Halt mode immediately during Bus Off if MCR[1] or MCR[14] are asserted.

Bit 5 — **Sleep Mode** (MCR5): Enables or disables Sleep mode transition. If this bit is set, while RCAN-ET is in halt mode, the transition to sleep mode is enabled. Setting MCR5 is allowed after entering Halt mode. The two Error Counters (REC, TEC) will remain the same during Sleep mode. This mode will be exited in two ways:

- 1. by writing a '0' to this bit position,
- 2. or, if MCR[7] is enabled, after detecting a dominant bit on the CAN bus.

If Auto wake up mode is disabled, RCAN-ET will ignore all CAN bus activities until the sleep mode is terminated. When leaving this mode the RCAN-ET will synchronise to the CAN bus (by checking for 11 recessive bits) before joining CAN Bus activity. This means that, when the No.2 method is used, RCAN-ET will miss the first message to receive. CAN transceivers stand-by mode will also be unable to cope with the first message when exiting stand by mode, and the S/W needs to be designed in this manner.

In sleep mode only the following registers can be accessed: MCR, GSR, IRR and IMR.

Important: RCAN-ET is required to be in Halt mode before requesting to enter in Sleep mode. That allows the CPU to clear all pending interrupts before entering sleep mode. Once all interrupts are cleared RCAN-ET must leave the Halt mode and enter Sleep mode simultaneously (by writing MCR[5]=1 and MCR[1]=0 at the same time).

Bit 5 : MCR5	Description
0	RCAN-ET sleep mode released (Initial value)
1	Transition to RCAN-ET sleep mode enabled

- Bit 4 Reserved. The written value should always be '0' and the returned value is '0'.
- Bit 3 Reserved. The written value should always be '0' and the returned value is '0'.
- Bit 2 Message Transmission Priority (MCR2): MCR2 selects the order of transmission for pending transmit data. If this bit is set, pending transmit data are sent in order of the bit position in the Transmission Pending Register (TXPR). The order of transmission starts from Mailbox-15 as the highest priority, and then down to Mailbox-1 (if those mailboxes are configured for transmission).

If MCR2 is cleared, all messages for transmission are queued with respect to their priority (by running internal arbitration). The highest priority message has the Arbitration Field (STDID + IDE bit + EXTID (if IDE=1) + RTR bit) with the lowest digital value and is transmitted first. The internal arbitration includes the RTR bit and the IDE bit (internal arbitration works in the same way as the arbitration on the CAN Bus between two CAN nodes starting transmission at the same time).

This bit can be modified only in Reset or Halt mode.

Bit 2 : MCR2	Description
0	Transmission order determined by message identifier priority (Initial value)
1	Transmission order determined by mailbox number priority (Mailbox-15 → Mailbox-1)

Bit 1—Halt Request (MCR1): Setting the MCR1 bit causes the CAN controller to complete its current operation and then enter Halt mode (where it is cut off from the CAN bus). The RCAN-ET remains in Halt Mode until the MCR1 is cleared. During the Halt mode, the CAN Interface does not join the CAN bus activity and does not store messages or transmit messages. All the user registers (including Mailbox contents and TEC/REC) remain unchanged with the exception of IRRO and GSR4 which are used to notify the halt status itself. If the CAN bus is in idle or intermission state regardless of MCR6, RCAN-ET will enter Halt Mode within one Bit Time. If MCR6 is set, a halt request during Bus Off will be also processed within one Bit Time. Otherwise the full Bus Off recovery sequence will be performed beforehand. Entering the Halt Mode can be notified by IRR0 and GSR4.

If both MCR14 and MCR6 are set, MCR1 is automatically set as soon as RCAN-ET enters BusOff.

In the Halt mode, the RCAN-ET configuration can be modified with the exception of the Bit Timing setting, as it does not join the bus activity. MCR[1] has to be cleared by writing a '0' in order to re-join the CAN bus. After this bit has been cleared, RCAN-ET waits until it detects 11 recessive bits, and then joins the CAN bus.

After issuing a Halt request the CPU is not allowed to set TXPR or TXCR or clear MCR1 Note: until the transition to Halt mode is completed (notified by IRR0 and GSR4). After MCR1 is set this can be cleared only after entering Halt mode or through a reset operation (SW or HW).

Transition into or recovery from HALT mode, is only possible if the BCR1 and BCR0 Note: registers are configured to a proper Baud Rate.

Bit 1 : MCR1	Description
0	Clear Halt request (Initial value)
1	Halt mode transition request

Bit 0 — **Reset Request (MCR0):** Controls resetting of the RCAN-ET module. When this bit is changed from '0' to '1' the RCAN-ET controller enters its reset routine, re-initialising the internal logic, which then sets GSR3 and IRR0 to notify the reset mode. During a re-initialisation, all user registers are initialised.

RCAN-ET can be re-configured while this bit is set. This bit has to be cleared by writing a '0' to join the CAN bus. After this bit is cleared, the RCAN-ET module waits until it detects 11 recessive bits, and then joins the CAN bus. The Baud Rate needs to be set up to a proper value in order to sample the value on the CAN Bus.

After Power On Reset, this bit and GSR3 are always set. This means that a reset request has been made and RCAN-ET needs to be configured.

The Reset Request is equivalent to a Power On Reset but controlled by Software.

Bit 0 : MCR0	Description
0	Clear Reset Request
1	CAN Interface reset mode transition request (Initial value)

(2) General Status Register (GSR)

The General Status Register (GSR) is a 16-bit read-only register that indicates the status of RCAN-ET.

GSR (Address = H'002)

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	GSR5	GSR4	GSR3	GSR2	GSR1	GSR0
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0
R/W	: R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bits 15 to 6: Reserved. The written value should always be '0' and the returned value is '0'.

Bit 5 — Error Passive Status Bit (GSR5): Indicates whether the CAN Interface is in Error Passive or not. This bit will be set high as soon as the RCAN-ET enters the Error Passive state and is cleared when the module enters again the Error Active state (this means the GSR5 will stay high during Error Passive and during Bus Off). Consequently to find out the correct state both GSR5 and GSR0 must be considered.

Bit 5 : GSR5	Description
0	RCAN-ET is not in Error Passive or in Bus Off status (Initial value)
	[Reset condition] RCAN-ET is in Error Active state
1	RCAN-ET is in Error Passive (if GSR0=0) or Bus Off (if GSR0=1)
	[Setting condition] When TEC \geq 128 or REC \geq 128 or if Error Passive Test Mode is selected

Bit 4 — Halt/Sleep Status Bit (GSR4): Indicates whether the CAN engine is in the halt/sleep state or not. Please note that the clearing time of this flag is not the same as the setting time of IRR12.

Please note that this flag reflects the status of the CAN engine and not of the full RCAN-ET IP. RCAN-ET exits sleep mode and can be accessed once MCR5 is cleared. The CAN engine exits sleep mode only after two additional transmission clocks on the CAN Bus.

Bit 4 : GSR4	Description
0	RCAN-ET is not in the Halt state or Sleep state (Initial value)
1	Halt mode (if MCR1=1) or Sleep mode (if MCR5=1)
	[Setting condition] If MCR1 is set and the CAN bus is either in intermission or idle or MCR5 is set and RCAN-ET is in the halt mode or RCAN-ET is moving to Bus Off when MCR14 and MCR6 are both set

Bit 3 — Reset Status Bit (GSR3): Indicates whether the RCAN-ET is in the reset state or not.

Bit 3 : GSR3	Description
0	RCAN-ET is not in the reset state
1	Reset state (Initial value)
	[Setting condition] After an RCAN-ET internal reset (due to SW or HW reset)

Bit 2 — **Message Transmission in progress Flag (GSR2):** Flag that indicates to the CPU if the RCAN-ET is in Bus Off or transmitting a message or an error/overload flag due to error detected during transmission. The timing to set TXACK is different from the time to clear GSR2. TXACK is set at the 7th bit of End Of Frame. GSR2 is set at the 3rd bit of intermission if there are no more messages ready to be transmitted. It is also set by arbitration lost, bus idle, reception, reset or halt transition.

Bit 2 : GSR2	Description
0	RCAN-ET is in Bus Off or a transmission is in progress
1	[Setting condition] Not in Bus Off and no transmission in progress (Initial value)

Bit 1—Transmit/Receive Warning Flag (GSR1): Flag that indicates an error warning.

Bit 1 : GSR1	Description
0	[Reset condition] When (TEC < 96 and REC < 96) or Bus Off (Initial value)
1	[Setting condition] When 96 ≤ TEC < 256 or 96 ≤ REC < 256

Note: REC is incremented during Bus Off to count the recurrences of 11 recessive bits as requested by the Bus Off recovery sequence. However the flag GSR1 is not set in Bus Off.

Bit 0—Bus Off Flag (GSR0): Flag that indicates that RCAN-ET is in the bus off state.

Bit 0 : GSR0	Description
0	[Reset condition] Recovery from bus off state or after a HW or SW reset (Initial value)
1	[Setting condition] When TEC ≥ 256 (bus off state)

Note: Only the lower 8 bits of TEC are accessible from the user interface. The 9^{th} bit is equivalent to GSR0.

(3) Bit Configuration Register (BCR0, BCR1)

The bit configuration registers (BCR0 and BCR1) are 2 X 16-bit read/write register that are used to set CAN bit timing parameters and the baud rate pre-scaler for the CAN Interface.

The Time quanta is defined as:

$$Timequanta = \frac{2*BRP}{f_{clk}}$$

Where: BRP (Baud Rate Pre-scaler) is the value stored in BCR0 incremented by 1 and fclk is the used peripheral bus frequency.

• BCR1 (Address = H'004)

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		TSG	1[3:0]		-	-	TSG2[2:0)]	-	-	SJW	[1:0]	-	-	-	BSP
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R/W	R/W	R	R	R	R/W

Bits 15 to 12 — Time Segment 1 (TSG1[3:0] = BCR1[15:12]): These bits are used to set the segment TSEG1 (= PRSEG + PHSEG1) to compensate for edges on the CAN Bus with a positive phase error. A value from 4 to 16 time quanta can be set.

Bit 15: Bit 14: Bit 13: Bit 12: TSG1[3] TSG1[2] TSG1[1] TSG1[0] Description

0	0	0	0	Setting prohibited (Initial value)
0	0	0	1	Setting prohibited
0	0	1	0	Setting prohibited
0	0	1	1	PRSEG + PHSEG1 = 4 time quanta
0	1	0	0	PRSEG + PHSEG1 = 5 time quanta
:	:	:	:	:
:	:	:	:	:
1	1	1	1	PRSEG + PHSEG1 = 16 time quanta

Bit 11: Reserved. The written value should always be '0' and the returned value is '0'.

Bits 10 to 8 — Time Segment 2 (TSG2[2:0] = BCR1[10:8]): These bits are used to set the segment TSEG2 (=PHSEG2) to compensate for edges on the CAN Bus with a negative phase error. A value from 2 to 8 time quanta can be set as shown below.

Bit 10:	Bit 9:	Bit 8:	
TSG2[2]	TSG2[1]	TSG2[0]	Description

0	0	0	Setting prohibited (Initial value)	
0	0	1	PHSEG2 = 2 time quanta (conditionally prohibited)	
0	1	0	PHSEG2 = 3 time quanta	
0	1	1	PHSEG2 = 4 time quanta	
1	0	0	PHSEG2 = 5 time quanta	
1	0	1	PHSEG2 = 6 time quanta	
1	1	0	PHSEG2 = 7 time quanta	
1	1	1	PHSEG2 = 8 time quanta	

Bits 7 and 6: Reserved. The written value should always be '0' and the returned value is '0'.

Bits 5 and 4 - ReSynchronisation Jump Width (SJW[1:0] = BCR0[5:4]): These bits set the synchronisation jump width.

Bit 5: SJW[1]	Bit 4: SJW[0]	Description
0	0	Synchronisation Jump width = 1 time quantum (Initial value)
0	1	Synchronisation Jump width = 2 time quanta
1	0	Synchronisation Jump width = 3 time quanta
1	1	Synchronisation Jump width = 4 time quanta

Bits 3 to 1: Reserved. The written value should always be '0' and the returned value is '0'.

Bit 0 — Bit Sample Point (BSP = BCR1[0]): Sets the point at which data is sampled.

Bit 0 : BSP	Description
0	Bit sampling at one point (end of time segment 1) (Initial value)
1	Bit sampling at three points (rising edge of the last three clock cycles of PHSEG1)

BCR0 (Address = H'006)


Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-				BRF	P[7:0]			
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bits 8 to 15: Reserved. The written value should always be '0' and the returned value is '0'.

Bits 7 to 0—Baud Rate Pre-scale (BRP[7:0] = BCR0 [7:0]): These bits are used to define the peripheral bus clock periods contained in a Time Quantum.

Bit 7: BRP[7]	Bit 6: BRP[6]	Bit 5: BRP[5]	Bit 4: BRP[4]	Bit 3: BRP[3]	Bit 2: BRP[2]	Bit 1: BRP[1]	Bit 0: BRP[0]	Description
0	0	0	0	0	0	0	0	2 × peripheral bus clock (Initial value)
0	0	0	0	0	0	0	1	4 × peripheral bus clock
0	0	0	0	0	0	1	0	6 × peripheral bus clock
:	:	:	:	:	:	:	:	2 × (register value+1) × peripheral bus clock
0	1	1	1	1	1	1	1	512 × peripheral bus clock

• Requirements of Bit Configuration Register



SYNC_SEG: Segment for establishing synchronisation of nodes on the CAN bus. (Normal bit edge transitions occur in this segment.)

PRSEG: Segment for compensating for physical delay between networks.

PHSEG1: Buffer segment for correcting phase drift (positive). (This segment is extended

when synchronisation (resynchronisation) is established.)

PHSEG2: Buffer segment for correcting phase drift (negative). (This segment is shortened

when synchronisation (resynchronisation) is established)

TSEG1: TSG1 + 1

TSEG2: TSG2 + 1

The RCAN-ET Bit Rate Calculation is:

Bit Rate =
$$\frac{f_{Clk}}{2*(BRP+1)*(TSEG1+TSEG2+1)}$$

where BRP is given by the register value and TSEG1 and TSEG2 are derived values from TSG1 and TSG2 register values. The '+ 1' in the above formula is for the Sync-Seg which duration is 1 time quanta.

$$f_{CLK}$$
 = Peripheral Clock

BCR Setting Constraints

TSEG1min > TSEG2
$$\geq$$
 SJWmax (SJW = 1 to 4)
8 \leq TSEG1 + TSEG2 + 1 \leq 25 time quanta (TSEG1 + TSEG2 + 1 = 7 is not allowed)
TSEG2 \geq 2

These constraints allow the setting range shown in the table below for TSEG1 and TSEG2 in the Bit Configuration Register. The number in the table shows possible setting of SJW. "No" shows that there is no allowed combination of TSEG1 and TSEG2.

		001	010	011	100	101	110	111	TSG2
		2	3	4	5	6	7	8	TSEG2
TSG1	TSEG1								
0011	4	No	1-3	No	No	No	No	No	
0100	5	1-2	1-3	1-4	No	No	No	No	
0101	6	1-2	1-3	1-4	1-4	No	No	No	
0110	7	1-2	1-3	1-4	1-4	1-4	No	No	
0111	8	1-2	1-3	1-4	1-4	1-4	1-4	No	
1000	9	1-2	1-3	1-4	1-4	1-4	1-4	1-4	_
1001	10	1-2	1-3	1-4	1-4	1-4	1-4	1-4	_
1010	11	1-2	1-3	1-4	1-4	1-4	1-4	1-4	
1011	12	1-2	1-3	1-4	1-4	1-4	1-4	1-4	
1100	13	1-2	1-3	1-4	1-4	1-4	1-4	1-4	
1101	14	1-2	1-3	1-4	1-4	1-4	1-4	1-4	_
1110	15	1-2	1-3	1-4	1-4	1-4	1-4	1-4	
1111	16	1-2	1-3	1-4	1-4	1-4	1-4	1-4	

Example 1: To have a Bit rate of 500 Kbps with a frequency of fclk = 40 MHz it is possible to set: BRP = 43, TSEG1 = 6, TSEG2 = 3.

Then the configuration to write is BCR1 = 5200 and BCR0 = 0003.

Example 2: To have a Bit rate of 250 Kps with a frequency of 35 MHz it is possible to set: BPR = 4, TSEG1 = 8, TSEG2 = 5.

Then the configuration to write is BCR1 = 7400 and BCR0 = 0004.

(4) Interrupt Request Register (IRR)

The interrupt register (IRR) is a 16-bit read/write-clearable register containing status flags for the various interrupt sources.

• IRR (Address = H'008)

Bi	t: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	IRR13	IRR12	-	-	IRR9	IRR8	IRR7	IRR6	IRR5	IRR4	IRR3	IRR2	IRR1	IRR0
Initial value	e: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
R/W	/: R	R	R/W	R/W	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R/W

Bits 15 to 14: Reserved.

Bit 13 - Message Error Interrupt (IRR13): this interrupt indicates that:

- A message error has occurred when in test mode.
- Note: If a Message Overload condition occurs when in Test Mode, then this bit will not be set. When not in test mode this interrupt is inactive.

Bit 13: IRR13	Description
0	message error has not occurred in test mode (Initial value)
	[Clearing condition] Writing 1
1	[Setting condition] message error has occurred in test mode

Bit 12 – Bus activity while in sleep mode (IRR12): IRR12 indicates that a CAN bus activity is present. While the RCAN-ET is in sleep mode and a dominant bit is detected on the CAN bus, this bit is set. This interrupt is cleared by writing a '1' to this bit position. Writing a '0' has no effect. If auto wakeup is not used and this interrupt is not requested it needs to be disabled by the related interrupt mask register. If auto wake up is not used and this interrupt is requested it should be cleared only after recovering from sleep mode. This is to avoid that a new falling edge of the reception line causes the interrupt to get set again.

Please note that the setting time of this interrupt is different from the clearing time of GSR4.

Bit 12: IRR12	Description
0	bus idle state (Initial value)
	[Clearing condition] Writing 1
1	[Setting condition] dominant bit level detection on the Rx line while in sleep mode

Bits 11 to 10: Reserved

Bit 9 – Message Overrun/Overwrite Interrupt Flag (IRR9): Flag indicating that a message has been received but the existing message in the matching Mailbox has not been read as the corresponding RXPR or RFPR is already set to '1' and not yet cleared by the CPU. The received message is either abandoned (overrun) or overwritten dependant upon the NMC (New Message Control) bit. This bit is cleared when all bit in UMSR (Unread Message Status Register) are cleared (by writing '1') or by setting MBIMR (MailBox interrupt Mast Register) for all UMSR flag set . It is also cleared by writing a '1' to all the correspondent bit position in MBIMR. Writing to this bit position has no effect.

Bit 9: IRR9	Description
0	No pending notification of message overrun/overwrite
	[Clearing condition] Clearing of all bit in UMSR/setting MBIMR for all UMSR set (initial value)
1	A receive message has been discarded due to overrun condition or a message has been overwritten
	[Setting condition] Message is received while the corresponding RXPR and/or RFPR =1 and MBIMR =0

Bit 8 - Mailbox Empty Interrupt Flag (IRR8): This bit is set when one of the messages set for transmission has been successfully sent (corresponding TXACK flag is set) or has been successfully aborted (corresponding ABACK flag is set). The related TXPR is also cleared and this mailbox is now ready to accept a new message data for the next transmission. In effect, this bit is set by an OR'ed signal of the TXACK and ABACK bits not masked by the corresponding MBIMR flag. Therefore, this bit is automatically cleared when all the TXACK and ABACK bits are cleared. It is also cleared by writing a '1' to all the correspondent bit position in MBIMR. Writing to this bit position has no effect.

Bit 8: IRR8	Description					
0	Messages set for transmission or transmission cancellation request NOT progressed. (Initial value)					
	[Clearing Condition] All the TXACK and ABACK bits are cleared/setting MBIMR for all TXACK and ABACK set					
1	Message has been transmitted or aborted, and new message can be stored					
	[Setting condition]					
	When one of the TXPR bits is cleared by completion of transmission or completion of transmission abort, i.e., when a TXACK or ABACK bit is set (if MBIMR=0).					

Bit 7 - Overload Frame (IRR7): Flag indicating that the RCAN-ET has detected a condition that should initiate the transmission of an overload frame. Note that on the condition of transmission being prevented, such as listen only mode, an Overload Frame will NOT be transmitted, but IRR7 will still be set. IRR7 remains asserted until reset by writing a '1' to this bit position - writing a '0' has no effect.

Bit 7: IRR7	Description
0	[Clearing condition] Writing 1 (Initial value)
1	[Setting conditions] Overload condition detected

Bit 6 - Bus Off Interrupt Flag (IRR6): This bit is set when RCAN-ET enters the Bus-off state or when RCAN-ET leaves Bus-off and returns to Error-Active. The cause therefore is the existing condition TEC ≥ 256 at the node or the end of the Bus-off recovery sequence (128X11 consecutive recessive bits) or the transition from Bus Off to Halt (automatic or manual). This bit remains set even if the RCAN-ET node leaves the bus-off condition, and needs to be explicitly cleared by S/W. The S/W is expected to read the GSR0 to judge whether RCAN-ET is in the bus-off or error active status. It is cleared by writing a '1' to this bit position even if the node is still bus-off. Writing a '0' has no effect.

Bit 6: IRR6	Description
0	[Clearing condition] Writing 1 (Initial value)
1	Enter Bus off state caused by transmit error or Error Active state returning from Bus-off
	[Setting condition] When TEC becomes \geq 256 or End of Bus-off after 128X11 consecutive recessive bits or transition from Bus Off to Halt

Bit 5 - Error Passive Interrupt Flag (IRR5): Interrupt flag indicating the error passive state caused by the transmit or receive error counter or by Error Passive forced by test mode. This bit is reset by writing a '1' to this bit position, writing a '0' has no effect. If this bit is cleared the node may still be error passive. Please note that the SW needs to check GSR0 and GSR5 to judge whether RCAN-ET is in Error Passive or Bus Off status.

Bit 5: IRR5	Description
0	[Clearing condition] Writing 1 (Initial value)
1	Error passive state caused by transmit/receive error
	[Setting condition] When TEC \geq 128 or REC \geq 128 or Error Passive test mode is used

Bit 4 - Receive Error Counter Warning Interrupt Flag (IRR4): This bit becomes set if the receive error counter (REC) reaches a value greater than 95 when RCAN-ET is not in the Bus Off status. The interrupt is reset by writing a '1' to this bit position, writing '0' has no effect.

Bit 4: IRR4	Description
0	[Clearing condition] Writing 1 (Initial value)
1	Error warning state caused by receive error
	[Setting condition] When REC \geq 96 and RCAN-ET is not in Bus Off

Bit 3 - Transmit Error Counter Warning Interrupt Flag (IRR3): This bit becomes set if the transmit error counter (TEC) reaches a value greater than 95. The interrupt is reset by writing a '1' to this bit position, writing '0' has no effect.

Bit 3: IRR3	Description
0	[Clearing condition] Writing 1 (Initial value)
1	Error warning state caused by transmit error
	[Setting condition] When TEC ≥ 96

Bit 2 - Remote Frame Request Interrupt Flag (IRR2): flag indicating that a remote frame has been received in a mailbox. This bit is set if at least one receive mailbox, with related MBIMR not set, contains a remote frame transmission request. This bit is automatically cleared when all bits in the Remote Frame Receive Pending Register (RFPR), are cleared. It is also cleared by writing a '1' to all the correspondent bit position in MBIMR. Writing to this bit has no effect.

Bit 2: IRR2	Description
0	[Clearing condition] Clearing of all bits in RFPR (Initial value)
1	at least one remote request is pending
	[Setting condition] When remote frame is received and the corresponding $MBIMR = 0$

Bit 1 – Data Frame Received Interrupt Flag (IRR1): IRR1 indicates that there are pending Data Frames received. If this bit is set at least one receive mailbox contains a pending message. This bit is cleared when all bits in the Data Frame Receive Pending Register (RXPR) are cleared, i.e. there is no pending message in any receiving mailbox. It is in effect a logical OR of the RXPR flags from each configured receive mailbox with related MBIMR not set. It is also cleared by writing a '1' to all the correspondent bit position in MBIMR. Writing to this bit has no effect.

Bit 1: IRR1	Description
0	[Clearing condition] Clearing of all bits in RXPR (Initial value)
1	Data frame received and stored in Mailbox
	[Setting condition] When data is received and the corresponding MBIMR = 0

Bit 0 – Reset/Halt/Sleep Interrupt Flag (IRR0): This flag can get set for three different reasons. It can indicate that:

- 1. Reset mode has been entered after a SW (MCR0) or HW reset
- 2. Halt mode has been entered after a Halt request (MCR1)
- 3. Sleep mode has been entered after a sleep request (MCR5) has been made while in Halt mode.

The GSR may be read after this bit is set to determine which state RCAN-ET is in.

Important : When a Sleep mode request needs to be made, the Halt mode must be used beforehand. Please refer to the MCR5 description and figure 22.9.

IRR0 is set by the transition from "0" to "1" of GSR3 or GSR4 or by transition from Halt mode to Sleep mode. So, IRR0 is not set if RCAN-ET enters Halt mode again right after exiting from Halt mode, without GSR4 being cleared. Similarly, IRR0 is not set by direct transition from Sleep mode to Halt Request. At the transition from Halt/Sleep mode to Transition/Reception, clearing GSR4 needs (one-bit time - TSEG2) to (one-bit time * 2 - TSEG2).

In the case of Reset mode, IRR0 is set, however, the interrupt to the CPU is not asserted since IMR0 is automatically set by initialisation.

Bit 0: IRR0	Description
0	[Clearing condition] Writing 1
1	Transition to S/W reset mode or transition to halt mode or transition to sleep mode (Initial value)
	[Setting condition] When reset/halt/sleep transition is completed after a reset (MCR0 or HW) or Halt mode (MCR1) or Sleep mode (MCR5) is requested

(5)**Interrupt Mask Register (IMR)**

The interrupt mask register is a 16 bit register that protects all corresponding interrupts in the Interrupt Request Register (IRR) from generating an output signal on the IRQ. An interrupt request is masked if the corresponding bit position is set to '1'. This register can be read or written at any time. The IMR directly controls the generation of IRQ, but does not prevent the setting of the corresponding bit in the IRR.

IMR (Address = H'00A)



Bit 15 to 0: Maskable interrupt sources corresponding to IRR[15:0] respectively. When a bit is set, the interrupt signal is not generated, although setting the corresponding IRR bit is still performed.

Bit[15:0]: IMRn	Description
0	Corresponding IRR is not masked (IRQ is generated for interrupt conditions)
1	Corresponding interrupt of IRR is masked (Initial value)

Transmit Error Counter (TEC) and Receive Error Counter (REC) (6)

The Transmit Error Counter (TEC) and Receive Error Counter (REC) is a 16-bit read/(write) register that functions as a counter indicating the number of transmit/receive message errors on the CAN Interface. The count value is stipulated in the CAN protocol specification Refs. [1], [2], [3] and [4]. When not in (Write Error Counter) test mode this register is read only, and can only be modified by the CAN Interface. This register can be cleared by a Reset request (MCR0) or entering to bus off.

In Write Error Counter test mode (i.e. TST[2:0] = 3b100), it is possible to write to this register. The same value can only be written to TEC/REC, and the value written into TEC is set to TEC and REC. When writing to this register, RCAN-ET needs to be put into Halt Mode. This feature is only intended for test purposes.

• TEC/REC (Address = H'00C)

Bit	t: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0	REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RΛΛ	/· ₽/\//×	₽/\//*	₽/M*	□ /\//*	R/M∗	D/M/*	P/M*	₽/M*	₽/M/∗	₽/M*	□ /\//*	D/M/*	₽/\// *	₽/M/*	D/M/*	D/M/*

Note: * It is only possible to write the value in test mode when TST[2:0] in MCR is 3'b100.

REC is incremented during Bus Off to count the recurrences of 11 recessive bits as requested by the Bus Off recovery sequence.

22.3.4 RCAN-ET Mailbox Registers

The following sections describe RCAN-ET Mailbox registers that control / flag individual Mailboxes. The address is mapped as follows.

Important: LongWord access is carried out as two consecutive Word accesses.


Description	Address	Name	Access Size (bits)
Transmit Pending 1	H'020	TXPR1	LW
Transmit Pending 0	H'022	TXPR0	_
	H'024		
	H'026		
	H'028		
Transmit Cancel 0	H'02A	TXCR0	
	H'02C		
	H'02E		
	H'030		
Transmit Acknowledge 0	H'032	TXACK0	Word
	H'034		
	H'036		
	H'038		
Abort Acknowledge 0	H'03A	ABACK0	Word
	H'03C		
	H'03E		
	H'040		
Data Frame Receive Pending 0	H'042	RXPR0	Word
	H'044		
	H'046		
	H'048		
Remote Frame Receive Pending 0	H'04A	RFPR0	Word
	H'04C		
	H'04E		
	H'050		
Mailbox Interrupt Mask Register 0	H'052	MBIMR0	Word
	H'054		
	H'056		
	H'058		
Unread message Status Register 0	H'05A	UMSR0	Word
	H'05C		
	H'05E		

Figure 22.7 RCAN-ET Mailbox Registers

(1) Transmit Pending Register (TXPR1, TXPR0)

The concatenation of TXPR1 and TXPR0 is a 32-bit register that contains any transmit pending flags for the CAN module. In the case of 16-bit bus interface, Long Word access is carried out as two consecutive word accesses.


<Longword Write Operation>



Data is stored into Temp instead of TXPR1.

Lower word data are stored into TXPR0. TXPR1 is always H'0000.

<Longword Read Operation>




The TXPR1 register cannot be modified and it is always fixed to '0'. The TXPR0 controls Mailbox-15 to Mailbox-1. The CPU may set the TXPR bits to affect any message being considered for transmission by writing a '1' to the corresponding bit location. Writing a '0' has no effect, and TXPR cannot be cleared by writing a '0' and must be cleared by setting the corresponding TXCR bits. TXPR may be read by the CPU to determine which, if any, transmissions are pending or in progress. In effect there is a transmit pending bit for all Mailboxes except for the Mailbox-0. Writing a '1' to a bit location when the mailbox is not configured to transmit is not allowed.

The RCAN-ET will clear a transmit pending flag after successful transmission of its corresponding message or when a transmission abort is requested successfully from the TXCR. The TXPR flag is not cleared if the message is not transmitted due to the CAN node losing the arbitration process or due to errors on the CAN bus, and RCAN-ET automatically tries to transmit it again unless its DART bit (Disable Automatic Re-Transmission) is set in the Message-Control of the corresponding Mailbox. In such case (DART set), the transmission is cleared and notified through Mailbox Empty Interrupt Flag (IRR8) and the correspondent bit within the Abort Acknowledgement Register (ABACK).

If the status of the TXPR changes, the RCAN-ET shall ensure that in the identifier priority scheme (MCR2=0), the highest priority message is always presented for transmission in an intelligent way even under circumstances such as bus arbitration losses or errors on the CAN bus. Please refer to section 22.4, Application Note.

When the RCAN-ET changes the state of any TXPR bit position to a '0', an empty slot interrupt (IRR8) may be generated. This indicates that either a successful or an aborted mailbox transmission has just been made. If a message transmission is successful it is signalled in the TXACK register, and if a message transmission abortion is successful it is signalled in the ABACK register. By checking these registers, the contents of the Message of the corresponding Mailbox may be modified to prepare for the next transmission.

TXPR1



Note: * Any write operation is ignored.

Read value is always H'0000. Long word access is mandatory when reading or writing TXPR1/TXPR0. Writing any value to TXPR1 is allowed, however, write operation to TXPR1 has no effect.

TXPR0



Note: * it is possible only to write a '1' for a Mailbox configured as transmitter.

Bit 15 to 1 — indicates that the corresponding Mailbox is requested to transmit a CAN Frame. The bit 15 to 1 corresponds to Mailbox-15 to 1 respectively. When multiple bits are set, the order of the transmissions is governed by the MCR2 – CAN-ID or Mailbox number.

Bit[15:1]:TXPR0	Description
0	Transmit message idle state in corresponding mailbox (Initial value)
	[Clearing Condition] Completion of message transmission or message transmission abortion (automatically cleared)
1	Transmission request made for corresponding mailbox


Bit 0— Reserved: This bit is always '0' as this is a receive-only Mailbox. Writing a '1' to this bit position has no effect. The returned value is '0'.

(2) Transmit Cancel Register (TXCR0)

TXCR0 is a 16-bit read / conditionally-write registers. The TXCR0 controls Mailbox-15 to Mailbox-1. This register is used by the CPU to request the pending transmission requests in the TXPR to be cancelled. To clear the corresponding bit in the TXPR the CPU must write a '1' to the bit position in the TXCR. Writing a '0' has no effect.

When an abort has succeeded the CAN controller clears the corresponding TXPR + TXCR bits, and sets the corresponding ABACK bit. However, once a Mailbox has started a transmission, it cannot be cancelled by this bit. In such a case, if the transmission finishes in success, the CAN controller clears the corresponding TXPR + TXCR bit, and sets the corresponding TXACK bit, however, if the transmission fails due to a bus arbitration loss or an error on the bus, the CAN controller clears the corresponding TXPR + TXCR bit, and sets the corresponding ABACK bit. If an attempt is made by the CPU to clear a mailbox transmission that is not transmit-pending it has no effect. In this case the CPU will be not able at all to set the TXCR flag.

TXCR0



Note: * Only writing a '1' to a Mailbox that is requested for transmission and is configured as transmit.

Bit 15 to 1 — requests the corresponding Mailbox, that is in the queue for transmission, to cancel its transmission. The bit 15 to 1 corresponds to Mailbox-15 to 1 (and TXPR0[15:1]) respectively.


Bit[15:1]:TXCR0	Description
0	Transmit message cancellation idle state in corresponding mailbox (Initial value)
	[Clearing Condition] Completion of transmit message cancellation (automatically cleared)
1	Transmission cancellation request made for corresponding mailbox

Bit 0 — This bit is always '0' as this is a receive-only mailbox. Writing a '1' to this bit position has no effect and always read back as a '0'.

(3) Transmit Acknowledge Register (TXACK0)

The TXACK0 is a 16-bit read / conditionally-write registers. This register is used to signal to the CPU that a mailbox transmission has been successfully made. When a transmission has succeeded the RCAN-ET sets the corresponding bit in the TXACK register. The CPU may clear a TXACK bit by writing a '1' to the corresponding bit location. Writing a '0' has no effect.

TXACK0



Note: * Only when writing a '1' to clear.

Bit 15 to 1 — notifies that the requested transmission of the corresponding Mailbox has been finished successfully. The bit 15 to 1 corresponds to Mailbox-15 to 1 respectively.

Bit[15:1]:TXACK0 Description


0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox has successfully transmitted message (Data or Remote Frame)
	[Setting Condition] Completion of message transmission for corresponding mailbox

Bit 0 — This bit is always '0' as this is a receive-only mailbox. Writing a '1' to this bit position has no effect and always read back as a '0'.

(4) Abort Acknowledge Register (ABACK0)

The ABACK0 is a 16-bit read / conditionally-write registers. This register is used to signal to the CPU that a mailbox transmission has been aborted as per its request. When an abort has succeeded the RCAN-ET sets the corresponding bit in the ABACK register. The CPU may clear the Abort Acknowledge bit by writing a '1' to the corresponding bit location. Writing a '0' has no effect. An ABACK bit position is set by the RCAN-ET to acknowledge that a TXPR bit has been cleared by the corresponding TXCR bit.

ABACK0



Note: * Only when writing a '1' to clear.

Bit 15 to 1 — notifies that the requested transmission cancellation of the corresponding Mailbox has been performed successfully. The bit 15 to 1 corresponds to Mailbox-15 to 1 respectively.

Bit[15:1]:ABACK0 Description


0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox has cancelled transmission of message (Data or Remote Frame)
	[Setting Condition] Completion of transmission cancellation for corresponding mailbox

Bit 0 — This bit is always '0' as this is a receive-only mailbox. Writing a '1' to this bit position has no effect and always read back as a '0'.

(5) Data Frame Receive Pending Register (RXPR0)

The RXPR0 is a 16-bit read / conditionally-write registers. The RXPR is a register that contains the received Data Frames pending flags associated with the configured Receive Mailboxes. When a CAN Data Frame is successfully stored in a receive mailbox the corresponding bit is set in the RXPR. The bit may be cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. However, the bit may only be set if the mailbox is configured by its MBC (Mailbox Configuration) to receive Data Frames. When a RXPR bit is set, it also sets IRR1 (Data Frame Received Interrupt Flag) if its MBIMR (Mailbox Interrupt Mask Register) is not set, and the interrupt signal is generated if IMR1 is not set. Please note that these bits are only set by receiving Data Frames and not by receiving Remote frames.

• RXPR0



Note: * Only when writing a '1' to clear.


Bit 15 to 0 — Configurable receive mailbox locations corresponding to each mailbox position from 15 to 0 respectively.

Bit[15:0]: RXPR0	Description
0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox received a CAN Data Frame
	[Setting Condition] Completion of Data Frame receive on corresponding mailbox

(6) Remote Frame Receive Pending Register (RFPR0)

The RFPR0 is a 16-bit read / conditionally-write registers. The RFPR is a register that contains the received Remote Frame pending flags associated with the configured Receive Mailboxes. When a CAN Remote Frame is successfully stored in a receive mailbox the corresponding bit is set in the RFPR. The bit may be cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. In effect there is a bit position for all mailboxes. However, the bit may only be set if the mailbox is configured by its MBC (Mailbox Configuration) to receive Remote Frames. When a RFPR bit is set, it also sets IRR2 (Remote Frame Request Interrupt Flag) if its MBIMR (Mailbox Interrupt Mask Register) is not set, and the interrupt signal is generated if IMR2 is not set. Please note that these bits are only set by receiving Remote Frames and not by receiving Data frames.

RFPR0



Note: * Only when writing a '1' to clear.

Bit 15 to 0 — Remote Request pending flags for mailboxes 15 to 0 respectively.


Bit[15:0]: RFPR0	Description
0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox received Remote Frame
	[Setting Condition] Completion of remote frame receive in corresponding mailbox

(7) Mailbox Interrupt Mask Register (MBIMR)

The MBIMR1 and MBIMR0 are 16-bit read / write registers. The MBIMR only prevents the setting of IRR related to the Mailbox activities, that are IRR[1] – Data Frame Received Interrupt, IRR[2] – Remote Frame Request Interrupt, IRR[8] – Mailbox Empty Interrupt, and IRR[9] – Message OverRun/OverWrite Interrupt. If a mailbox is configured as receive, a mask at the corresponding bit position prevents the generation of a receive interrupt (IRR[1] and IRR[2] and IRR[9]) but does not prevent the setting of the corresponding bit in the RXPR or RFPR or UMSR. Similarly when a mailbox has been configured for transmission, a mask prevents the generation of an Interrupt signal and setting of an Mailbox Empty Interrupt due to successful transmission or abortion of transmission (IRR[8]), however, it does not prevent the RCAN-ET from clearing the corresponding TXPR/TXCR bit + setting the TXACK bit for successful transmission, and it does not prevent the RCAN-ET from clearing the corresponding TXPR/TXCR bit + setting the ABACK bit for abortion of the transmission.

A mask is set by writing a '1' to the corresponding bit position for the mailbox activity to be masked. At reset all mailbox interrupts are masked.

MBIMR0



Bit 15 to 0 — Enable or disable interrupt requests from individual Mailbox-15 to Mailbox-0 respectively.

Bit[15:0]: MBIMR0 Description


0	Interrupt Request from IRR1/IRR2/IRR8/IRR9 enabled
1	Interrupt Request from IRR1/IRR2/IRR8/IRR9 disabled (initial value)

(8) Unread Message Status Register (UMSR)

This register is a 16-bit read/conditionally write register and it records the mailboxes whose contents have not been accessed by the CPU prior to a new message being received. If the CPU has not cleared the corresponding bit in the RXPR or RFPR when a new message for that mailbox is received, the corresponding UMSR bit is set to '1'. This bit may be cleared by writing a '1' to the corresponding bit location in the UMSR. Writing a '0' has no effect.

If a mailbox is configured as transmit box, the corresponding UMSR will not be set.

UMSR0



Bit 15 to 0 — Indicate that an unread received message has been overwritten or overrun condition has occurred for Mailboxes 15 to 0.

Bit[15:0]: UMSR0 Description

0	[Clearing Condition] Writing '1' (initial value)
1	Unread received message is overwritten by a new message or overrun condition
	[Setting Condition] When a new message is received before RXPR or RFPR is cleared

22.4 Application Note

22.4.1 Test Mode Settings

The RCAN-ET has various test modes. The register TST[2:0] (MCR[10:8]) is used to select the RCAN-ET test mode. The default (initialised) settings allow RCAN-ET to operate in Normal mode. The following table is examples for test modes.

Test Mode can be selected only while in configuration mode. The user must then exit the configuration mode (ensuring BCR0/BCR1 is set) in order to run the selected test mode.

Bit10: TST2	Bit9: TST1	Bit8: TST0	Description
0	0	0	Normal Mode (initial value)
0	0	1	Listen-Only Mode (Receive-Only Mode)
0	1	0	Self Test Mode 1 (External)
0	1	1	Self Test Mode 2 (Internal)
1	0	0	Write Error Counter
1	0	1	Error Passive Mode
1	1	0	Setting prohibited
1	1	1	Setting prohibited

Normal Mode: RCAN-ET operates in the normal mode.

Listen-Only Mode: ISO-11898 requires this mode for baud rate detection. The Error

Counters are cleared and disabled so that the TEC/REC does not increase the values, and the Tx Output is disabled so that RCAN-ET does not generate error frames or acknowledgment bits. IRR13 is set when a

message error occurs.

Self Test Mode 1: RCAN-ET generates its own Acknowledge bit, and can store its own

messages into a reception mailbox (if required). The Rx/Tx pins must be

connected to the CAN bus.

Self Test Mode 2: RCAN-ET generates its own Acknowledge bit, and can store its own

messages into a reception mailbox (if required). The Rx/Tx pins do not need to be connected to the CAN bus or any external devices, as the internal Tx is looped back to the internal Rx. Tx pin outputs only

recessive bits and Rx pin is disabled.

Write Error Counter:

TEC/REC can be written in this mode. RCAN-ET can be forced to become an Error Passive mode by writing a value greater than 127 into the Error Counters. The value written into TEC is used to write into REC, so only the same value can be set to these registers. Similarly, RCAN-ET can be forced to become an Error Warning by writing a value greater than 95 into them.

RCAN-ET needs to be in Halt Mode when writing into TEC/REC (MCR1 must be "1" when writing to the Error Counter). Furthermore this test mode needs to be exited prior to leaving Halt mode. Error Passive Mode: RCAN-ET can be forced to enter Error Passive mode.

Note: the REC will not be modified by implementing this Mode. However, once running in Error Passive Mode, the REC will increase normally should errors be received. In this Mode, RCAN-ET will enter BusOff if TEC reaches 256 (Dec). However when this mode is used RCAN-ET will not be able to become Error Active. Consequently, at the end of the Bus Off recovery sequence, RCAN-ET will move to Error Passive and not to Error Active

When message error occurs, IRR13 is set in all test modes.

22.4.2 **Configuration of RCAN-ET**

RCAN-ET is considered in configuration mode or after a H/W (Power On Reset)/ S/W (MCR[0]) reset or when in Halt mode. In both conditions RCAN-ET cannot join the CAN Bus activity and configuration changes have no impact on the traffic on the CAN Bus.

After a Reset request

The following sequence must be implemented to configure the RCAN-ET after (S/W or H/W) reset. After reset, all the registers are initialised, therefore, RCAN-ET needs to be configured before joining the CAN bus activity. Please read the notes carefully.




Figure 22.8 Reset Sequence

Halt mode

When RCAN-ET is in Halt mode, it cannot take part to the CAN bus activity. Consequently the user can modify all the requested registers without influencing existing traffic on the CAN Bus. It is important for this that the user waits for the RCAN-ET to be in halt mode before to modify the requested registers - note that the transition to Halt Mode is not always immediate (transition will occurs when the CAN Bus is idle or in intermission). After RCAN-ET transit to Halt Mode, GSR4 is set.

Once the configuration is completed the Halt request needs to be released. RCAN-ET will join CAN Bus activity after the detection of 11 recessive bits on the CAN Bus.

• Sleep mode

When RCAN-ET is in sleep mode the clock for the main blocks of the IP is stopped in order to reduce power consumption. Only the following user registers are clocked and can be accessed: MCR, GSR, IRR and IMR. Interrupt related to transmission (TXACK and ABACK) and reception (RXPR and RFPR) cannot be cleared when in sleep mode (as TXACK, ABACK, RXPR and RFPR are not accessible) and must to be cleared beforehand.

The following diagram shows the flow to follow to move RCAN-ET into sleep mode.




Figure 22.9 - Halt Mode / Sleep Mode shows allowed state transition.

- Please don't set MCR5 (Sleep Mode) without entering Halt Mode.
- After MCR1 is set, please don't clear it before GSR4 is set and RCAN-ET enters Halt Mode.




Figure 22.9 Halt Mode / Sleep Mode

- Notes: 1. MCR5 can be cleared by automatically by detecting a dominant bit on the CAN Bus if MCR7 is set or by writing "0"
 - 2. MCR1 is cleared in SW. Clearing MCR1 and setting MCR5 have to be carried out by the same instruction.
 - 3. MCR1 must not be cleared in SW, before GSR4 is set. MCR1 can be set automatically in HW when RCAN-ET moves to Bus Off and MCR14 and MCR6 are both set.
 - 4. When MCR5 is cleared and MCR1 is set at the same time, RCAN-ET moves to Halt Request. Right after that, it moves to Halt Mode with no reception/transmission.

The following table shows conditions to access registers.

RCAN-ET Registers

Status Mode	MCR GSR	IRR IMR	BCR	MBIMR	Flag_register	mailbox (ctrl0, LAFM)		mailbox (ctrl1)
Reset	yes	yes	yes	yes	yes	yes	yes	yes
Transmission Reception Halt Request	yes	yes	no*1	yes	yes	no*1 yes*2	yes*2	no*1 yes*2
Halt	yes	yes	no*1	yes	yes	yes	yes	yes
Sleep	yes	yes	no	no	no	no	no	no

Notes: 1. No hardware protection

2. When TXPR is not set.

Message Transmission Sequence 22.4.3

Message Transmission Request

The following sequence is an example to transmit a CAN frame onto the bus. As described in the previous register section, please note that IRR8 is set when one of the TXACK or ABACK bits is set, meaning one of the Mailboxes has completed its transmission or transmission abortion and is now ready to be updated for the next transmission, whereas, the GSR2 means that there is currently no transmission request made (No TXPR flags set).




Figure 22.10 Transmission Request

• Internal Arbitration for transmission

The following diagram explains how RCAN-ET manages to schedule transmission-requested messages in the correct order based on the CAN identifier. 'Internal arbitration' picks up the highest priority message amongst transmit-requested messages.




Figure 22.11 Internal Arbitration for Transmission

The RCAN-ET has two state machines. One is for transmission, and the other is for reception.

- 1-1: When a TXPR bit(s) is set while the CAN bus is idle, the internal arbitration starts running immediately and the transmission is started.
- 1-2: Operations for both transmission and reception starts at SOF. Since there is no reception frame, RCAN-ET becomes transmitter.
- 2-1: At crc delimiter, internal arbitration to search next message transmitted starts.
- 2-2: Operations for both transmission and reception starts at SOF. Because of a reception frame with higher priority, RCAN-ET becomes receiver. Therefore, Reception is carried out instead of transmitting Frame-3.
- 3-1: At crc delimiter, internal arbitration to search next message transmitted starts.
- 3-2: Operations for both transmission and reception starts at SOF. Since a transmission frame has higher priority than reception one, RCAN-ET becomes transmitter.


Internal arbitration for the next transmission is also performed at the beginning of each error delimiter in case of an error is detected on the CAN Bus. It is also performed at the beginning of error delimiters following overload frame.

As the arbitration for transmission is performed at CRC delimiter, in case a remote frame request is received into a Mailbox with ATX=1 the answer can join the arbitration for transmission only at the following Bus Idle, CRC delimiter or Error Delimiter.

Depending on the status of the CAN bus, following the assertion of the TXCR, the corresponding Message abortion can be handled with a delay of maximum 1 CAN Frame.

22.4.4 Message Receive Sequence

The diagram below shows the message receive sequence.



Notes: 1. Only if CPU clears RXPR[N]/RFPR[N] at the same time that UMSR is set in overrun, RXPR[N]/RFPR[N] may be set again even though the message has not been updated.

Figure 22.12 Message Receive Sequence

^{2.} In case overwrite configuration (NMC = 1) is used for the Mailbox N the message must be discarded when UMSR[N] = 1, UMSR[N] cleared and the full Interrupt Service Routine started again. In case of overrun configuration (NMC = 0) is used clear again RXPR[N]/RFPR[N]/ UMSR[N] when UMSR[N] = 1 and consider the message obsolate.

When RCAN-ET recognises the end of the Arbitration field while receiving a message, it starts comparing the received identifier to the identifiers set in the Mailboxes, starting from Mailbox-15 down to Mailbox-0. It first checks the MBC if it is configured as a receive box, and reads LAFM, and reads the CAN-ID of Mailbox-15 (if configured as receive) to finally compare them to the received ID. If it does not match, the same check takes place at Mailbox-14 (if configured as receive). Once RCAN-ET finds a matching identifier, it stores the number of Mailbox-[N] into an internal buffer, stops the search, and goes back to idle state, waiting for the EndOfFrame (EOF) to come. When the 6th bit of EOF is notified by the CAN Interface logic, the received message is written or abandoned, depending on the NMC bit. No modification of configuration during communication is allowed. Entering Halt Mode is one of ways to modify configuration. If it is written into the corresponding Mailbox, including the CAN-ID, i.e., there is a possibility that the CAN-ID is overwritten by a different CAN-ID of the received message due to the LAFM used. This also implies that, if the identifier of a received message matches to ID + LAFM of 2 or more Mailboxes, the higher numbered Mailbox will always store the relevant messages and the lower numbered Mailbox will never receive messages. Therefore, the settings of the identifiers and LAFMs need to be carefully selected.

With regards to the reception of data and remote frames described in the above flow diagram the clearing of the UMSR flag after the reading of IRR is to detect situations where a message is overwritten by a new incoming message stored in the same mailbox while the interrupt service routine is running. If during the final check of UMSR a overwrite condition is detected the message needs to be discarded and read again.

In case UMSR is set and the Mailbox is configured for overrun (NMC = 0) the message is still valid, however it is obsolete as it is not reflecting the latest message monitored on the CAN Bus. Please access the full Mailbox content before clearing the related RXPR/RFPR flag.

Please note that in the case a received remote frame is overwritten by a data frame, both the remote frame request interrupt (IRR2) and data frame received interrupt (IRR1) and also the Receive Flags (RXPR and RFPR) are set. In an analogous way, the overwriting of a data frame by a remote frame, leads to setting both IRR2 and IRR1.

In the Overrun Mode (NMC = '0'), only the first Mailbox will cause the flags to be asserted. So, if a Data Frame is initially received, then RXPR and IRR1 are both asserted. If a Remote Frame is then received before the Data Frame has been read, then RFPR and IRR2 are NOT set. In this case UMSR of the corresponding Mailbox will still be set.

22.4.5 Reconfiguration of Mailbox

When re-configuration of Mailboxes is required, the following procedures should be taken.

- Change configuration of transmit box Two cases are possible.
 - Change of ID, RTR, IDE, LAFM, Data, DLC, NMC, ATX, DART This change is possible only when MBC=3'b000. Confirm that the corresponding TXPR is not set. The configuration (except MBC bit) can be changed at any time.
 - Change from transmit to receive configuration (MBC)
 Confirm that the corresponding TXPR is not set. The configuration can be changed only in Halt or reset state. Please note that it might take longer for RCAN-ET to transit to halt state if it is receiving or transmitting a message (as the transition to the halt state is delayed until the end of the reception/transmission), and also RCAN-ET will not be able to receive/transmit messages during the Halt state.
 - In case RCAN-ET is in the Bus Off state the transition to halt state depends on the configuration of the bit 6 of MCR and also bit and 14 of MCR.
- Change configuration (ID, RTR, IDE, LAFM, Data, DLC, NMC, ATX, DART, MBC) of receiver box or Change receiver box to transmitter box
 The configuration can be changed only in Halt Mode.
 - RCAN-ET will not lose a message if the message is currently on the CAN bus and RCAN-ET is a receiver. RCAN-ET will be moving into Halt Mode after completing the current reception. Please note that it might take longer if RCAN-ET is receiving or transmitting a message (as the transition to the halt state is delayed until the end of the reception/transmission), and also RCAN-ET will not be able to receive/transmit messages during the Halt Mode.
 - In case RCAN-ET is in the Bus Off state the transition to halt mode depends on the configuration of the bit 6 and 14 of MCR.




Figure 22.13 Change ID of Receive Box or Change Receive Box to Transmit Box

22.5 Interrupt Sources

Table 22.2 lists the RCAN-ET interrupt sources. With the exception of the reset processing interrupt (IRR0) by a power-on reset, these sources can be masked. Masking is implemented using the mailbox interrupt mask register 0 (MBIMR0) and interrupt mask register (IMR). For details on the interrupt vector of each interrupt source, see section 6, Interrupt Controller (INTC).

Table 22.2 RCAN-ET Interrupt Sources

Module	Interrupt	Description	Interrupt Flag	DTC Activation
RCAN-ET	ERS_0	Error Passive Mode (TEC ≥ 128 or REC ≥ 128)	IRR5	Not possible
		Bus Off (TEC ≥ 256)/Bus Off recovery	IRR6	_
		Error warning (TEC ≥ 96)	IRR3	
E		Error warning (REC ≥ 96)	IRR4	_
	OVR_0	Message error detection	IRR13*1	_
		Reset/halt/CAN sleep transition	IRR0	_
		Overload frame transmission	IRR7	_
		Unread message overwrite (overrun)	IRR9	_
		Detection of CAN bus operation in CAN sleep mode	IRR12	
	RM0_0*2	Data frame reception	IRR1*3	Possible*4
	RM1_0*2	Remote frame reception	IRR2*3	_
_	SLE_0	Message transmission/transmission disabled (slot empty)	IRR8	Not possible

Notes: 1. Available only in Test Mode.

- 2. RM0_0 is an interrupt generated by the remote request pending flag for mailbox 0 (RFPR0[0]) or the data frame receive flag for mailbox 0 (RXPR0[0]). RM1_0 is an interrupt generated by the remote request pending flag for mailbox n (RFPR0[n]) or the data frame receive flag for mailbox n (RXPR0[n]) (n = 1 to 15).
- 3. IRR1 is a data frame received interrupt flag for mailboxes 0 to 15, and IRR2 is a remote frame request interrupt flag for mailboxes 0 to 15.
- 4. The DTC can be activated only by the RM0_0 interrupt.

22.6 DTC Interface

The DTC can be activated by the reception of a message in RCAN-ET mailbox 0. When DTC transfer ends after DTC activation has been set, flags of RXPR0 and RFPR0 are cleared automatically. An interrupt request due to a receive interrupt from the RCAN-ET cannot be sent to the CPU in this case. Figure 22.14 shows a DTC transfer flowchart.





Figure 22.14 DTC Transfer Flowchart

22.7 DMAC Interface

The DMAC can be activated by the reception of a message in RCAN-ET mailbox 0. When DMAC transfer ends after DMAC activation has been set, flags of RXPR0 and RFPR0 are cleared automatically. An interrupt request due to a receive interrupt from the RCAN-ET cannot be sent to the CPU in this case. Figure 22.15 shows a DMAC transfer flowchart.



22.15 DMAC Transfer Flowchart

22.8 CAN Bus Interface

A bus transceiver IC is necessary to connect this LSI to a CAN bus. A Renesas HA13721 transceiver IC and its compatible products are recommended. Figure 22.16 shows a sample connection diagram.




Figure 22.16 High-Speed CAN Interface Using HA13721

22.9 Usage Notes

22.9.1 Module Standby Mode

The clock supply to RCAN-ET can be stopped or started by using the standby control register 6 (STBCR6). With the initial value, the clock supply is stopped. Access to the RCAN-ET registers should be made only after releasing RCAN-ET from module standby mode.

22.9.2 Reset

RCAN-ET can be reset by hardware reset or software reset.

- Hardware reset
 - RCAN-ET is reset to the initial state by power-on reset or on entering hardware standby or module standby mode.
- Software reset
 By setting the MCR0 bit in Master Control Register (MCR), RCAN-ET registers, excluding

the MCR0 bit, and the CAN communication circuitry are initialized.

Since the IRR0 bit in Interrupt Request Register (IRR) is set by the initialization upon reset, it should be cleared while RCAN-ET is in configuration mode during the reset sequence.

The areas except for message control field 1 (CONTROL1) of mailboxes are not initialized by reset because they are in RAM. After power-on reset, all mailboxes should be initialized while RCAN-ET is in configuration mode during the reset sequence.

22.9.3 CAN Sleep Mode

In CAN sleep mode, the clock supply to the major parts in the module is stopped. Therefore, do not make access in CAN sleep mode except for access to the MCR, GSR, IRR, and IMR registers.

22.9.4 Register Access

If the mailbox area is accessed while the CAN communication circuitry in RCAN-ET is storing a received CAN bus frame in a mailbox, a 0 to five peripheral clock cycles of wait state is generated.

22.9.5 **Interrupts**

As shown in table 22.2, a Mailbox 0 receive interrupt can activate the DTC. If configured such that the DTC is activated by a Mailbox 0 receive interrupt and clearing of the interrupt source flag upon DTC transfer is enabled, use block transfer mode and read the whole Mailbox 0 message up to the message control field 1 (CONTROL1).

Section 23 Pin Function Controller (PFC)

The pin function controller (PFC) is composed of registers that are used to select the functions of multiplexed pins and assign pins to be inputs or outputs. Tables 23.1 to 23.16 list the multiplexed pins of this LSI.

Table 23.1 Multiplexed Pins (SH7243 Port A)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
A	PA15 I/O (port)	CK output (BSC)	_	_	_	_	_	_	_
	PA14 I/O (port)	RD output (BSC)	_	_	_	_	_	_	_
	PA13 I/O (port)	WRL output, DQMLL output (BSC)	_	_	_	_	_	_	_
	PA12 I/O (port)	WRH output, DQMLU output (BSC)	_	_	POE8 input (POE2)	_	_	_	_
	PA9 I/O (port)	CKE output (BSC)	_	_	_	RXD3 input (SCIF)	TCLKD input (MTU2)	_	_
	PA8 I/O (port)	RDWR output (BSC)	_	_	_	TXD3 output (SCIF)	TCLKC input (MTU2)	_	_
	PA7 I/O (port)	CASL output (BSC)				SCK3 I/O (SCIF)	TCLKB input (MTU2)		
	PA6 I/O (port)	RASL output (BSC)	_	_	_	_	TCLKA input (MTU2)	_	_

Table 23.2 Multiplexed Pins (SH7285 Port A)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
A	PA23 I/O (port)	CKE output (BSC)	AH output (BSC)	IRQ1 input (INTC)	POE0 input (POE2)	_	TIC5W input (MTU2)	_	_
	PA22 I/O (port)	CASL output (BSC)	CASU output (BSC)	IRQ2 input (INTC)	POE4 input (POE2)	_	TIC5V input (MTU2)	_	_
	PA21 I/O (port)	RASL output (BSC)	RASU output (BSC)	IRQ3 input (INTC)	POE8 input (POE2)	_	TIC5U input (MTU2)	_	_
•	PA15 I/O (port)	CK output (BSC)	_	_	_	_	_	_	_
	PA14 I/O (port)	RD output (BSC)	_	_	_	_	_	_	_
	PA13 I/O (port)	WRL output, DQMLL output (BSC)	_	_	_	_	_	_	_
	PA12 I/O (port)	WRH output, DQMLU output (BSC)	_	_	POE8 input (POE2)	_	_	_	_
•	PA9 I/O (port)	CKE output (BSC)	_	_	_	RXD3 input (SCIF)	TCLKD input (MTU2)	_	_
	PA8 I/O (port)	RDWR output (BSC)	_	_	_	TXD3 output (SCIF)	TCLKC input (MTU2)	_	_
	PA7 I/O (port)	CASL output (BSC)	_	_	_	SCK3 I/O (SCIF)	TCLKB input (MTU2)	_	_
	PA6 I/O (port)	RASL output (BSC)					TCLKA input (MTU2)		
	PA5 I/O (port)	CS5 output (BSC)	_	_	_	SCK1 I/O (SCI)	_	SSCL I/O (SSU)	_

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
A	PA4 I/O (port)	CS4 output (BSC)	_	_	_	TXD1 output (SCI)	_	SSO I/O (SSU)	TRST input (H-UDI)
	PA3 I/O (port)	CS3 output (BSC)	_	_	_	RXD1 input (SCI)	_	SSI I/O (SSU)	TMS input (H-UDI)
	PA2 I/O (port)	CS2 output (BSC)	_	_	_	SCK0 I/O (SCI)	_	SCS I/O (SSU)	TCK input (H-UDI)
	PA1 I/O (port)	CS1 output (BSC)	_	_	_	TXD0 output (SCI)	_	_	TDO input (H-UDI)
	PA0 I/O (port)	CS0 output (BSC)	_	_	_	RXD0 input (SCI)	_	_	TDI input (H-UDI)

Table 23.3 Multiplexed Pins (SH7286 Port A)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
A	PA23 I/O (port)	CKE output (BSC)	AH output (BSC)	IRQ1 input (INTC)	POE0 input (POE2)	_	TIC5W input (MTU2)	_	_
	PA22 I/O (port)	CASL output (BSC)	CASU output (BSC)	IRQ2 input (INTC)	POE4 input (POE2)	_	TIC5V input (MTU2)	_	_
	PA21 I/O (port)	RASL output (BSC)	RASU output (BSC)	IRQ3 input (INTC)	POE8 input (POE2)	_	TIC5U input (MTU2)	_	_
	PA15 I/O (port)	CK output (BSC)	_	_	_	_	_		_
	PA14 I/O (port)	RD output (BSC)	_	_	_	_	_		_
	PA13 I/O (port)	WRL output, DQMLL output (BSC)	_	_	_	_	_	_	_

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
Α	PA12 I/O (port)	WRH output, DQMLU output (BSC)	_	_	POE8 input (POE2)	_	_	_	_
	PA11 I/O (port)	WRHH output, DQMLUU output, AH output (BSC)	_	_	_	_	_	_	_
	PA10 I/O (port)	WRHL output, DQMUL output (BSC)	_	_	_	_	_	_	_
	PA9 I/O (port)	CKE output (BSC)	_	_	_	RXD3 input (SCIF)	TCLKD input (MTU2)	_	_
	PA8 I/O (port)	RDWR output (BSC)	_	_	_	TXD3 output (SCIF)	TCLKC input (MTU2)	_	_
	PA7 I/O (port)	CASL output (BSC)	_	_	_	SCK3 I/O (SCIF)	TCLKB input (MTU2)	_	_
	PA6 I/O (port)	RASL output (BSC)	_	_	_	_	TCLKA input (MTU2)	_	_
	PA5 I/O (port)	CS5 output (BSC)	_	_	_	SCK1 I/O (SCI)	_	SSCK I/O (SSU)	_
	PA4 I/O (port)	CS4 output (BSC)	_	_	_	TXD1 output (SCI)	_	SSO I/O (SSU)	_
	PA3 I/O (port)	CS3 output (BSC)	_	_	_	RXD1 input (SCI)	_	SSI I/O (SSU)	_
	PA2 I/O (port)	CS2 output (BSC)	_	_	_	SCK0 I/O (SCI)	_	SCS I/O (SSU)	_

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
A	PA1 I/O (port)	CST output (BSC)	_	_	_	TXD0 output (SCI)	_	_	_
	PA0 I/O (port)	CS0 output (BSC)	_		_	RXD0 input (SCI)	_	_	_

Table 23.4 Multiplexed Pins (SH7243 Port B)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
В	PB12 I/O (port)	CST output (BSC)	CS7 output (BSC)	IRQ1 input (INTC)	_	TXD2 output (SCI)	_	CS3 output (BSC)	_
	PB11 I/O (port)	CS0 input (BSC)	CS6 output (BSC)	IRQ0 input (INTC)	_	RXD2 input (SCI)	_	CS2 output (BSC)	_
	PB8 I/O (port)	A20 output (BSC)	WAIT input (BSC)	IRQ7 input (INTC)	POE8 input (POE2)	SCK0 I/O (SCI)	_	_	_
	PB7 I/O (port)	A19output (BSC)	BREQ input (BSC)	IRQ6 input (INTC)	POE4 input (POE2)	TXD0 output (SCI)	_	_	_
	PB6 I/O (port)	A18 output (BSC)	BACK output (BSC)	IRQ5 input (INTC)	POE3 input (POE2)	RXD0 input (SCI)	_	_	_
	PB1 I/O (port)	A17output (BSC)	REFOUT output (BSC)	IRQ4 input (INTC)	_	_	_	ADTRG input (ADC)	_
	PB0 I/O (port)	A16 output (BSC)	_	IRQ3 input (INTC)	_		_		_

Table 23.5 Multiplexed Pins (SH7285 Port B)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
В	PB12 I/O (port)	CST output (BSC)	CS7 output (BSC)	IRQ1 input (INTC)	_	TXD2 output (SCI)	_	CS3 output (BSC)	_
	PB11 I/O (port)	CS0 output (BSC)	CS6 output (BSC)	IRQ0 input (INTC)	_	RXD2 input (SCI)	_	CS2 output (BSC)	_
	PB10 I/O (port)	_	_	_	_	_	_	_	_
	PB9 I/O (port)	_	_	_	_	USPND output (USB)	_	_	_
	PB8 I/O (port)	A20 output (BSC)	WAIT input (BSC)	IRQ7 input (INTC)	POE8 input (POE2)	SCK0 I/O (SCI)	_	_	_
	PB7 I/O (port)	A19 output (BSC)	BREQ input (BSC)	IRQ6 input (INTC)	POE4 input (POE2)	TXD0 output (SCI)	_	_	_
	PB6 I/O (port)	A18 output (BSC)	BACK input (BSC)	IRQ5 input (INTC)	POE3 input (POE2)	RXD0 input (SCI)	_	_	_
	PB3 I/O (port)	_	_	IRQ1 input (INTC)	POE2 input (POE2)	SDA I/O (IIC3)	_	_	_
	PB2 I/O (port)	_	_	IRQ0 input (INTC)	POE1 input (POE2)	SCL I/O (IIC3)	_	_	_
	PB1 I/O (port)	A17output (BSC)	REFOUT output (BSC)	IRQ4 input (INTC)	_	_	_	ADTRG input (ADC)	_
	PB0 I/O (port)	A16 output (BSC)	_	IRQ3 input (INTC)	_	_	_	_	

Table 23.6 Multiplexed Pins (SH7286 Port B)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
В	PB19 I/O (Port)	A25 output (BSC)	RASU output (BSC)	_	_	_	_	DREQ2 input (DMAC)	_
	PB18 I/O (Port)	A24 output (BSC)	RASL output (BSC)	_	_	_	_	DACK2 output (DMAC)	_
	PB17 I/O (Port)	A23 output (BSC)	CASU output (BSC)	_	_	_	_	DREQ3 input (DMAC)	_
	PB16 I/O (Port)	A22 output (BSC)	CASL output (BSC)	_	_	_	_	DACK3 output (DMAC)	_
	PB15 I/O (Port)	A21 output (BSC)	CKE output (BSC)	_	_	_	_	_	_
	PB14 I/O (Port)	_	_	_	_	CRx0 input (RCAN)	_	_	_
	PB13 I/O (Port)	_	_	_	_	CTx0 output (RCAN)	_	_	_
	PB12 I/O (Port)	CST output (BSC)	CS7 output (BSC)	IRQ1 input (INTC)	_	TXD2 output (SCI)	_	CS3 output (BSC)	_
	PB11 I/O (Port)	CS0 output (BSC)	CS6 output (BSC)	IRQ0 input (INTC)	_	RXD2 input (SCI)	_	CS2 output (BSC)	_
	PB10 I/O (Port)	_	_	_	_	_	_	_	_
-	PB9 I/O (Port)	_	_	_	_	USPND output (USB)	_	_	_
	PB8 I/O (Port)	A20 output (BSC)	WAIT input (BSC)	IRQ7 input (INTC)	POE8 input (POE2)	SCK0 I/O (SCI)	_	_	_
	PB7 I/O (Port)	A19 output (BSC)	BREQ input (BSC)	IRQ6 input (INTC)	POE4 input (POE2)	TXD0 output (SCI)	_	_	_

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
В	PB6 I/O (Port)	A18 output (BSC)	BACK output (BSC)	IRQ5 input (INTC)	POE3 input (POE2)	RXD0 input (SCI)	_	_	_
	PB3 input (Port)	_	_	IRQ1 input (INTC)	POE2 input (POE2)	SDA I/O (IIC3)	_	_	_
	PB2 input (Port)	_	_	IRQ0 input (INTC)	POE1 input (POE2)	SCL I/O (IIC3)	_	_	_
	PB1 I/O (Port)	A17 output (BSC)	REFOUT output (BSC)	IRQ4 input (INTC)	_	_	_	ADTRG input (ADC)	_
	PB0 I/O (Port)	A16 output (BSC)	_	IRQ3 input (INTC)	_	_	_	_	_

Table 23.7 Multiplexed Pins (SH7243 Port C)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
С	PC15 I/O (Port)	A15 output (BSC)	_	IRQ2 input (INTC)	_	_	_	_	_
	PC14 I/O (Port)	A14 output (BSC)	_	IRQ1 input (INTC)	_	_	_	_	_
	PC13 I/O (Port)	A13 output (BSC)	_	IRQ0 input (INTC)	_	_	_	_	_
	PC12 I/O (Port)	A12 output (BSC)	_	_	_	_	_	_	_
	PC11 I/O (Port)	A11 output (BSC)	_	_	_	_	_	_	_
	PC10 I/O (Port)	A10 output (BSC)	_	_	_	_	_	_	_
	PC9 I/O (Port)	A9 output (BSC)	_	_	_	_	_	_	_
	PC8 I/O (Port)	A8 output (BSC)	_	_	_	_	_	_	_
	PC7 I/O (Port)	A7 output (BSC)	_	_	_	_	_	_	_
	PC6 I/O (Port)	A6 output (BSC)	_	_	_	_	_	_	_
	PC5 I/O (Port)	A5 output (BSC)	_	_	_	_	_	_	_
	PC4 I/O (Port)	A4 output (BSC)	_	_	_	_	_	_	TRST input (H-UDI)
	PC3 I/O (Port)	A3 output (BSC)	_	_	_	_	_	_	TMS input (H-UDI)
	PC2 I/O (Port)	A2 output (BSC)	_	_	_	_	_	_	TCK input (H-UDI)
	PC1 I/O (Port)	A1 output (BSC)	_		_	_	_	_	TDO output (H-UDI)
	PC0 I/O (Port)	A0 output (BSC)	_	_	POE0 input (POE2)	_	_	_	TDI input (H-UDI)

Table 23.8 Multiplexed Pins (SH7285 and SH7286 Port C)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
С	PC15 I/O (Port)	A15 output (BSC)	_	IRQ2 input (INTC)	_	_	_	_	_
	PC14 I/O (Port)	A14 output (BSC)	_	IRQ1 input (INTC)	_	_	_	_	_
	PC13 I/O (Port)	A13 output (BSC)	_	IRQ0 input (INTC)	_	_	_	_	_
	PC12 I/O (Port)	A12 output (BSC)	_	_	_	_	_	_	_
	PC11 I/O (Port)	A11 output (BSC)	_	_	_	_	_	_	_
	PC10 I/O (Port)	A10 output (BSC)	_	_	_	_	_	_	_
	PC9 I/O (Port)	A9 output (BSC)	_	_	_	_	_	_	_
	PC8 I/O (Port)	A8 output (BSC)	_	_	_	_	_	_	_
	PC7 I/O (Port)	A7 output (BSC)	_	_	_	_	_	_	_
	PC6 I/O (Port)	A6 output (BSC)	_	_	_	_	_	_	_
	PC5 I/O (Port)	A5 output (BSC)	_	_	_	_	_	_	_
	PC4 I/O (Port)	A4 output (BSC)	_	_	_	_	_	_	_
	PC3 I/O (Port)	A3 output (BSC)	_	_	_	_	_	_	_
	PC2 I/O (Port)	A2 output (BSC)	_	_	_	_	_	_	
	PC1 I/O (Port)	A1 output (BSC)	_	_	_	_	_	_	_
	PC0 I/O (Port)	A0 output (BSC)	_	_	POE0 input (POE2)	_	_	_	

Table 23.9 Multiplexed Pins (SH7243 Port D)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
D	PD15 I/O (Port)	D15 I/O (BSC)	_	_	TIOC4DS I/O (MTU2S)	_	_	_	_
	PD14 I/O (Port)	D14 I/O (BSC)	_	_	TIOC4CS I/O (MTU2S)	_	_	_	_
	PD13 I/O (Port)	D13 I/O (BSC)	_	_	TIOC4BS I/O (MTU2S)	_	_	_	_
	PD12 I/O (Port)	D12 I/O (BSC)	_	_	TIOC4AS I/O (MTU2S)	_	_	_	_
	PD11 I/O (Port)	D11 I/O (BSC)	_	_	TIOC3DS I/O (MTU2S)	_	_	_	_
	PD10 I/O (Port)	D10 I/O (BSC)	_	_	TIOC3BS I/O (MTU2S)	_	_	_	_
	PD9 I/O (Port)	D9 I/O (BSC)	_	_	TIOC3CS I/O (MTU2S)	_	_	_	_
	PD8 I/O (Port)	D8 I/O (BSC)	_	_	TIOC3AS I/O (MTU2S)	_	_	AUDCK output (AUD)	_
	PD7 I/O (Port)	D7 I/O (BSC)	_	_	TIC5WS input (MTU2S)	_	_	AUDATA3 output (AUD)	_
	PD6 I/O (Port)	D6 I/O (BSC)	_	_	TIC5VS input (MTU2S)	_	_	AUDATA2 output (AUD)	_
	PD5 I/O (Port)	D5 I/O (BSC)	_	_	TIC5US input (MTU2S)	_	_	AUDATA1 output (AUD)	_
	PD4 I/O (Port)	D4 I/O (BSC)	_	_	_	_	TIC5W input (MTU2)	AUDATA0 output (AUD)	_

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
D	PD3 I/O (Port)	D3 I/O (BSC)	_	_	_	_	TIC5V input (MTU2)	AUDSYNC output (AUD)	_
	PD2 I/O (Port)	D2 I/O (BSC)	_	_	_	_	TIC5U input (MTU2)	_	_
	PD1 I/O (Port)	D1 I/O (BSC)	_	_	_	_	_	_	_
	PD0 I/O (Port)	D0 I/O (BSC)	_	_	_	_	_	_	_

Table 23.10 Multiplexed Pins (SH7285 Port D)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
D	PD31 I/O (Port)	_	_	_	TIOC3AS I/O (MTU2S)	_	_	ADTRG input (ADC)	_
	PD30 I/O (Port)	_	_	IRQOUT output (INTC)/ REFOUT output (BSC)	TIOC3CS I/O (MTU2S)	_	_	_	_
	PD29 I/O (Port)	_	_	_	TIOC3BS I/O (MTU2S)	_	_	_	_
	PD28 I/O (Port)	_	_	_	TIOC3DS I/O (MTU2S)	_	_	_	_
	PD27 I/O (Port)	_	DACK0 output (DMAC)	_	TIOC4AS I/O (MTU2S)	_	_	_	_
	PD26 I/O (Port)	_	DACK1 output (DMAC)	_	TIOC4BS I/O (MTU2S)	_	_	_	_
	PD25 I/O (Port)	_	DREQ1 input (DMAC)	_	TIOC4CS I/O (MTU2S)	_	_	_	_
	PD24 I/O (Port)	_	DREQ0 input (DMAC)	_	TIOC4DS I/O (MTU2S)	_	_	AUDCK output (AUD)	_
	PD22 I/O (Port)	_	_	IRQ6 input (INTC)	TIC5US input (MTU2S)	RXD4 input (SCI)	_	AUDSYNC output (AUD)	_
	PD21 I/O (Port)	_	_	IRQ5 input (INTC)	TIC5VS input (MTU2S)	TXD4 output (SCI)	_	_	_
	PD20 I/O (Port)	_	_	IRQ4 input (INTC)	TIC5WS input (MTU2S)	SCK4 I/O (SCI)	POE8 input (PDE2)	_	
	PD19 I/O (Port)	_	CS0 output (BSC)	IRQ3 input (INTC)	POE7 input (POE2)	RXD3 input (SCIF)	_	AUDATA3 output (AUD)	_

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
D	PD18 I/O (Port)	_	CS1 output (BSC)	IRQ2 input (INTC)	POE6 input (POE2)	TXD3 output (SCIF)	_	AUDATA2 output (AUD)	_
	PD17 I/O (Port)	_	CS2 output (BSC)	IRQ1 input (INTC)	POE5 input (POE2)	SCK3 I/O (SCIF)	_	AUDATA1 output (AUD)	_
	PD16 I/O (Port)	_	CS3 output (BSC)	IRQ0 input (INTC)	_	_	_	AUDATA0 output (AUD)	_
	PD15 I/O (Port)	D15 I/O (BSC)	_	_	TIOC4DS I/O (MTU2S)	_	_	_	_
	PD14 I/O (Port)	D14 I/O (BSC)	_	_	TIOC4CS I/O (MTU2S)	_	_	_	_
	PD13 I/O (Port)	D13 I/O (BSC)	_	_	TIOC4BS I/O (MTU2S)	_	_	_	_
	PD12 I/O (Port)	D12 I/O (BSC)	_	_	TIOC4AS I/O (MTU2S)	_	_	_	_
	PD11 I/O (Port)	D11 I/O (BSC)	_	_	TIOC3DS I/O (MTU2S)	_	_	_	_
	PD10 I/O (Port)	D10 I/O (BSC)	_	_	TIOC3BS I/O (MTU2S)	_	_	_	_
	PD9 I/O (Port)	D9 I/O (BSC)	_	_	TIOC3CS I/O (MTU2S)	_	_	_	_
	PD8 I/O (Port)	D8 I/O (BSC)	_	_	TIOC3AS I/O (MTU2S)	_	_	_	_
	PD7 I/O (Port)	D7 I/O (BSC)	_	_	TIC5WS input (MTU2S)	_		_	_

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
D	PD6 I/O (Port)	D6 I/O (BSC)	_	_	TIC5VS input (MTU2S)	_	_	_	_
	PD5 I/O (Port)	D5 I/O (BSC)	_	_	TIC5US input (MTU2S)	_	_	_	_
	PD4 I/O (Port)	D4 I/O (BSC)	_	_	_	TIC5W input (MTU2)	_	_	_
	PD3 I/O (Port)	D3 I/O (BSC)	_	_	_	TIC5V input (MTU2)	_	_	_
	PD2 I/O (Port)	D2 I/O (BSC)	_	_	_	TIC5U input (MTU2)	_	_	_
	PD1 I/O (Port)	D1 I/O (BSC)	_	_	_	_	_	_	_
	PD0 I/O (Port)	D0 I/O (BSC)	_	_	_	_		_	_

Table 23.11 Multiplexed Pins (SH7286 Port D)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
D	PD31 I/O (Port)	D31 I/O (BSC)	_	_	TIOC3AS I/O (MTU2S)	_	_	ADTRG input (ADC)	_
	PD30 I/O (Port)	D30 I/O (BSC)	_	IRQOUT output (INTC)/ REFOUT output (BSC)	TIOC3CS I/O (MTU2S)	_	_	_	_
	PD29 I/O (Port)	D29 I/O (BSC)	_	_	TIOC3BS I/O (MTU2S)	_	_	_	_
	PD28 I/O (Port)	D28 I/O (BSC)	_	_	TIOC3DS I/O (MTU2S)	_	_	_	_
-	PD27 I/O (Port)	D27 I/O (BSC)	DACK0 output (DMAC)	_	TIOC4AS I/O (MTU2S)	_	_	_	_
	PD26 I/O (Port)	D26 I/O (BSC)	DACK1 output (DMAC)	_	TIOC4BS I/O (MTU2S)	_	_	_	_
	PD25 I/O (Port)	D25 I/O (BSC)	DREQ1 input (DMAC)	_	TIOC4CS I/O (MTU2S)	_	_	_	_
	PD24 I/O (Port)	D24 I/O (BSC)	DREQ0 input (DMAC)	_	TIOC4DS I/O (MTU2S)	_	_	AUDCK output (AUD)	_
	PD23 I/O (Port)	D23 I/O (BSC)	_	_	_	_	_	_	_
-	PD22 I/O (Port)	D22 I/O (BSC)	_	IRQ6 input (INTC)	TIC5US input (MTU2S)	RXD4 input (SCI)	_	AUDSYNC output (AUD)	_
	PD21 I/O (Port)	D21 I/O (BSC)	_	IRQ5 input (INTC)	TIC5VS input (MTU2S)	TXD4 output (SCI)	_	_	
	PD20 I/O (Port)	D20 I/O (BSC)	_	IRQ4 input (INTC)	TIC5WS input (MTU2S)	SCK4 I/O (SCI)	POE8 input (POE2)		_

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
D	PD19 I/O (Port)	D19 I/O (BSC)	CS0 output (BSC)	IRQ3 input (INTC)	POE7 input (POE2)	RXD3 input (SCIF)	_	AUDATA3 output (AUD)	_
	PD18 I/O (Port)	D18 I/O (BSC)	CS1 output (BSC)	IRQ2 input (INTC)	POE6 input (POE2)	TXD3 output (SCIF)	_	AUDATA2 output (AUD)	_
	PD17 I/O (Port)	D17 I/O (BSC)	CS2 output (BSC)	IRQ1 input (INTC)	POE5 input (POE2)	SCK3 I/O (SCIF)	_	AUDATA1 output (AUD)	_
	PD16 I/O (Port)	D16 I/O (BSC)	CS3 output (BSC)	IRQ0 input (INTC)	_	_	_	AUDATA0 output (AUD)	_
	PD15 I/O (Port)	D15 I/O (BSC)	_	_	TIOC4DS I/O (MTU2S)	_	_	_	_
	PD14 I/O (Port)	D14 I/O (BSC)	_	_	TIOC4CS I/O (MTU2S)	_	_	_	_
	PD13 I/O (Port)	D13 I/O (BSC)	_	_	TIOC4BS I/O (MTU2S)	_	_	_	_
	PD12 I/O (Port)	D12 I/O (BSC)	_	_	TIOC4AS I/O (MTU2S)	_	_	_	_
	PD11 I/O (Port)	D11 I/O (BSC)	_	_	TIOC3DS I/O (MTU2S)	_	_	_	_
	PD10 I/O (Port)	D10 I/O (BSC)	_	_	TIOC3BS I/O (MTU2S)	_	_	_	_
	PD9 I/O (Port)	D9 I/O (BSC)	_	_	TIOC3CS I/O (MTU2S)	_	_	_	_
	PD8 I/O (Port)	D8 I/O (BSC)	_	_	TIOC3AS I/O (MTU2S)	_	_	_	_

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
D	PD7 I/O (Port)	D7 I/O (BSC)	_	_	TIC5WS input (MTU2S)	_	_	_	_
	PD6 I/O (Port)	D6 I/O (BSC)	_	_	TIC5VS input (MTU2S)	_	_	_	_
	PD5 I/O (Port)	D5 I/O (BSC)	_	_	TIC5US input (MTU2S)	_	_	_	_
	PD4 I/O (Port)	D4 I/O (BSC)	_	_	_	_	TIC5W input (MTU2)	_	_
	PD3 I/O (Port)	D3 I/O (BSC)	_	_	_	_	TIC5V input (MTU2)	_	_
	PD2 I/O (Port)	D2 I/O (BSC)	_	_	_	_	TIC5U input (MTU2)	_	_
	PD1 I/O (Port)	D1 I/O (BSC)	_	_	_	_	_	_	_
	PD0 I/O (Port)	D0 I/O (BSC)	_	_	_	_	_	_	_

Table 23.12 Multiplexed Pins (SH7243 Port E)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
E	PE15 I/O (Port)	_	DACK1 output (DMAC)	IRQOUT output (INTC)/ REFOUT output (BSC)	_	_	TIOC4D I/O (MTU2)	_	_
	PE14 I/O (Port)	_	DACK0 output (DMAC)	_	_	_	TIOC4C I/O (MTU2)	_	_
	PE13 I/O (Port)	_	_	MRES input (system control)	_	_	TIOC4B I/O (MTU2)	_	_
	PE12 I/O (Port)	_	_	_	_	_	TIOC4A I/O (MTU2)	_	_
	PE11 I/O (Port)	_	_	_	_	_	TIOC3D I/O (MTU2)	_	_
	PE10 I/O (Port)	_	_	_	_	TXD2 output (SCI)	TIOC3C I/O (MTU2)	_	_
	PE9 I/O (Port)		_		_	_	TIOC3B I/O (MTU2)	_	
	PE8 I/O (Port)	_	_	_	_	SCK2 I/O (SCI)	TIOC3A I/O (MTU2)	_	
	PE7 I/O (Port)	BS output (BSC)	_	UBCTRG output (UBC)	_	RXD2 input (SCI)	TIOC2B I/O (MTU2)	_	_
	PE6 I/O (Port)	_	_	_	TIOC3DS I/O (MTU2S)	SCK3 I/O (SCIF)	TIOC2A I/O (MTU2)	_	_
	PE5 I/O (Port)	_	_	_	TIOC3BS I/O (MTU2S)	TXD3 output (SCIF)	TIOC1B I/O (MTU2)	_	_
	PE4 I/O (Port)	_	_	_	_	RXD3 input (SCIF)	TIOC1A I/O (MTU2)	_	_
	PE3 I/O (Port)	_	TEND1 output (DMAC)	_	TIOC4DS I/O (MTU2S)	_	TIOC0D I/O (MTU2)	_	

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
Е	PE2 I/O (Port)	_	DREQ1 input (DMAC)	_	TIOC4CS I/O (MTU2S)	_	TIOCOC I/O (MTU2)	_	_
	PE1 I/O (Port)	_	TEND0 output (DMAC)	_	TIOC4BS I/O (MTU2S)	_	TIOC0B I/O (MTU2)	_	_
	PE0 I/O (Port)	_	DREQ0 input (DMAC)	_	TIOC4AS I/O (MTU2S)	_	TIOC0A I/O (MTU2)	_	_

Table 23.13 Multiplexed Pins (SH7285 Port E)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
E	PE15 I/O (Port)	_	DACK1 output (DMAC)	IRQOUT output (INTC)/ REFOUT output (BSC)	_	_	TIOC4D I/O (MTU2)	_	_
	PE14 I/O (Port)	AH output (BSC)	DACK0 output (DMAC)	_	_	_	TIOC4C I/O (MTU2)	_	_
	PE13 I/O (Port)	_	_	MRES input (system control)	_	_	TIOC4B I/O (MTU2)	_	_
	PE12 I/O (Port)	_	_	_	_	_	TIOC4A I/O (MTU2)	_	_
	PE11 I/O (Port)	_	_	_	_	_	TIOC3D I/O (MTU2)	_	_
	PE10 I/O (Port)	_	_	_	_	TXD2 output (SCI)	TIOC3C I/O (MTU2)	_	_
	PE9 I/O (Port)	_	_	_	_	_	TIOC3B I/O (MTU2)	_	_
	PE8 I/O (Port)	_	_	_	_	SCK2 I/O (SCI)	TIOC3A I/O (MTU2)	_	_
	PE7 I/O (Port)	BS output (BSC)	_	UBCTRG output (UBC)	_	RXD2 input (SCI)	TIOC2B I/O (MTU2)	_	_
	PE6 I/O (Port)	_	_	_	TIOC3DS I/O (MTU2S)	SCK3 I/O (SCIF)	TIOC2A I/O (MTU2)	_	_
	PE5 I/O (Port)	_	_	_	TIOC3BS I/O (MTU2S)	TXD3 output (SCIF)	TIOC1B I/O (MTU2)	_	_
	PE4 I/O (Port)	_	_	_	_	RXD3 input (SCIF)	TIOC1A I/O (MTU2)	_	_
	PE3 I/O (Port)	_	TEND1 output (DMAC)	_	TIOC4DS I/O (MTU2S)	_	TIOC0D I/O (MTU2)		

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
E	PE2 I/O (Port)	_	DREQ1 input (DMAC)	_	TIOC4CS I/O (MTU2S)	_	TIOCOC I/O (MTU2)	_	_
	PE1 I/O (Port)	_	TEND0 output (DMAC)	_	TIOC4BS I/O (MTU2S)	_	TIOC0B I/O (MTU2)	_	_
	PE0 I/O (Port)	_	DREQ0 input (DMAC)	_	TIOC4AS I/O (MTU2S)	_	TIOC0A I/O (MTU2)	_	_

Table 23.14 Multiplexed Pins (SH7286 Port E)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
E	PE15 I/O (Port)	_	DACK1 output (DMAC)	IRQOUT output (INTC)	_	_	TIOC4D I/O (MTU2)	_	_
	PE14 I/O (Port)	AH output (BSC)	DACK0 output (DMAC)	_	_	_	TIOC4C I/O (MTU2)	_	_
	PE13 I/O (Port)	_	_	MRES input (system control)	_	_	TIOC4B I/O (MTU2)	_	_
	PE12 I/O (Port)	_	_	_	_	_	TIOC4A I/O (MTU2)	_	_
	PE11 I/O (Port)	_	_	_	_	_	TIOC3D I/O (MTU2)	_	_
	PE10 I/O (Port)	_	-	_	_	TXD2 output (SCI)	TIOC3C I/O (MTU2)	_	_
	PE9 I/O (Port)	_	_	_	_	_	TIOC3B I/O (MTU2)	_	_
	PE8 I/O (Port)	_	_	_	_	SCK2 I/O (SCI)	TIOC3A I/O (MTU2)	_	_
	PE7 I/O (Port)	BS output (BSC)	_	UBCTRG output (UBC)	_	RXD2 input (SCI)	TIOC2B I/O (MTU2)	_	_
	PE6 I/O (Port)	_	_	_	TIOC3DS I/O (MTU2S)	SCK3 I/O (SCIF)	TIOC2A I/O (MTU2)	_	_
	PE5 I/O (Port)	_	_	_	TIOC3BS I/O (MTU2S)	TXD3 output (SCIF)	TIOC1B I/O (MTU2)	_	_
	PE4 I/O (Port)	_	_	_	_	RXD3 input (SCIF)	TIOC1A I/O (MTU2)	_	_
	PE3 I/O (Port)	_	TEND1 output (DMAC)	_	TIOC4DS I/O (MTU2S)		TIOCOD I/O (MTU2)	_	_

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
Е	PE2 I/O (Port)	_	DREQ1 input (DMAC)	_	TIOC4CS I/O (MTU2S)	_	TIOC0C I/O (MTU2)	_	_
	PE1 I/O (Port)	_	TEND0 output (DMAC)	_	TIOC4BS I/O (MTU2S)	_	TIOC0B I/O (MTU2)	_	_
	PE0 I/O (Port)	_	DREQ0 input (DMAC)	_	TIOC4AS I/O (MTU2S)	_	TIOC0A I/O (MTU2)	_	_

Table 23.15 Multiplexed Pins (SH7285 and SH7243 Port F)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
F	PF7 input (Port)	AN7 input (ADC)	_	_	_	_	_	_	_
	PF6 input (Port)	AN6 input (ADC)	_	_	_	_	_	_	_
	PF5 input (Port)	AN5 input (ADC)	_	_	_	_	_	_	_
	PF4 input (Port)	AN4 input (ADC)	_	_	_	_	_	_	_
	PF3 input (Port)	AN3 input (ADC)	_	_	_	_	_	_	_
	PF2 input (Port)	AN2 input (ADC)	_	_	_	_	_	_	_
	PF1 input (Port)	AN1 input (ADC)	_	_	_	_	_	_	_
	PF0 input (Port)	AN0 input (ADC)	_	_	_	_	_	_	_

Note: AN input function is valid during A/D conversion.

Table 23.16 Multiplexed Pins (SH7286 Port F)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)	Function 9 (Related Module)
F	PF11 input (Port)	AN11 input (ADC)	_	_	_	_	_	_	_
	PF10 input (Port)	AN10 input (ADC)	_	_	_	_	_	_	_
	PF9 input (Port)	AN9 input (ADC)	_	_	_	_	_	_	_
	PF8 input (Port)	AN8 input (ADC)	_	_	_	_	_	_	_
	PF7 input (Port)	AN7 input (ADC)	_	_	_	_	_	_	_
	PF6 input (Port)	AN6 input (ADC)	_	_	_	_	_	_	_
	PF5 input (Port)	AN5 input (ADC)	_	_	_	_	_	_	_
	PF4 input (Port)	AN4 input (ADC)	_	_	_	_	_	_	_
	PF3 input (Port)	AN3 input (ADC)	_	_	_	_	_	_	_
	PF2 input (Port)	AN2 input (ADC)	_	_	_	_	_	_	_
	PF1 input (Port)	AN1 input (ADC)	_	_	_	_	_	_	_
	PF0 input (Port)	AN0 input (ADC)		_	_	_	_		

Note: AN input function is valid during A/D conversion.

23.1 Register Descriptions

The PFC has the following registers. See section 30, List of Registers for register addresses and register states in each operating mode.

Table 23.17 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port A I/O register H	PAIORH	R/W	H'0000	H'FFFE3804	8, 16, 32
Port A I/O register L	PAIORL	R/W	H'0000	H'FFFE3806	8, 16
Port A control register H2	PACRH2	R/W	H'0000	H'FFFE380C	8, 16, 32
Port A control register L4	PACRL4	R/W	H'0000*	H'FFFE3810	8, 16, 32
Port A control register L3	PACRL3	R/W	H'0000*	H'FFFE3812	8, 16
Port A control register L2	PACRL2	R/W	H'0000	H'FFFE3814	8, 16, 32
Port A control register L1	PACRL1	R/W	H'0000	H'FFFE3816	8, 16
Port A pull-up MOS control register H	PAPCRH	R/W	H'0000	H'FFFE3828	8, 16, 32
Port A pull-up MOS control register L	PAPCRL	R/W	H'0000	H'FFFE382A	8, 16
Port B I/O register H	PBIORH	R/W	H'0000	H'FFFE3884	8, 16, 32
Port B I/O register L	PBIORL	R/W	H'0000	H'FFFE3886	8, 16
Port B control register H1	PBCRH1	R/W	H'0000*	H'FFFE388E	8, 16
Port B control register L4	PBCRL4	R/W	H'0000*	H'FFFE3890	8, 16, 32
Port B control register L3	PBCRL3	R/W	H'0000*	H'FFFE3892	8, 16
Port B control register L2	PBCRL2	R/W	H'0000*	H'FFFE3894	8, 16, 32
Port B control register L1	PBCRL1	R/W	H'0000*	H'FFFE3896	8, 16
Port B pull-up MOS control register H	PBPCRH	R/W	H'0000	H'FFFE38A8	8, 16, 32
Port B pull-up MOS control register L	PBPCRL	R/W	H'0000	H'FFFE38AA	8, 16
Port C I/O register L	PCIORL	R/W	H'0000	H'FFFE3906	8, 16
Port C control register L4	PCCRL4	R/W	H'0000*	H'FFFE3910	8, 16, 32
Port C control register L3	PCCRL3	R/W	H'0000*	H'FFFE3912	8, 16
Port C control register L2	PCCRL2	R/W	H'0000*	H'FFFE3914	8, 16, 32
Port C control register L1	PCCRL1	R/W	H'0000*	H'FFFE3916	8, 16

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port C pull-up MOS control register L	PCPCRL	R/W	H'0000	H'FFFE392A	8, 16
Port D I/O register H	PDIORH	R/W	H'0000	H'FFFE3984	8, 16, 32
Port D I/O register L	PDIORL	R/W	H'0000	H'FFFE3986	8, 16
Port D control register H4	PDCRH4	R/W	H'0000*	H'FFFE3988	8, 16, 32
Port D control register H3	PDCRH3	R/W	H'0000*	H'FFFE398A	8, 16
Port D control register H2	PDCRH2	R/W	H'0000*	H'FFFE398C	8, 16, 32
Port D control register H1	PDCRH1	R/W	H'0000*	H'FFFE398E	8, 16
Port D control register L4	PDCRL4	R/W	H'0000*	H'FFFE3990	8, 16, 32
Port D control register L3	PDCRL3	R/W	H'0000*	H'FFFE3992	8, 16
Port D control register L2	PDCRL2	R/W	H'0000*	H'FFFE3994	8, 16, 32
Port D control register L1	PDCRL1	R/W	H'0000*	H'FFFE3996	8, 16
Port D pull-up MOS control register H	PDPCRH	R/W	H'0000	H'FFFE39A8	8, 16, 32
Port D pull-up MOS control register L	PDPCRL	R/W	H'0000	H'FFFE39AA	8, 16
Port E I/O register L	PEIORL	R/W	H'0000	H'FFFE3A06	8, 16
Port E control registerL4	PECRL4	R/W	H'0000	H'FFFE3A10	8, 16, 32
Port E control register L3	PECRL3	R/W	H'0000	H'FFFE3A12	8, 16
Port E control register L2	PECRL2	R/W	H'0000	H'FFFE3A14	8, 16, 32
Port E control register L1	PECRL1	R/W	H'0000	H'FFFE3A16	8, 16
Large current Port control register	HCPCR	R/W	H'000F	H'FFFE3A20	8, 16, 32
IRQOUT function control register	IFCR	R/W	H'0000	H'FFFE3A22	8, 16
Port E pull-up MOS control register L	PEPCRL	R/W	H'0000	H'FFFE3A2A	8, 16

Note: * The initial values of registers in each product vary according to the setting of the operating mode. See the description of each register in this section for details.

23.1.1 Port A I/O Registers H and L (PAIORH and PAIORL)

PAIORH and PAIORL are 16-bit readable/writable registers that are used to set the pins on port A as inputs or outputs. Bits PA23IOR to PA21IOR, PA15IOR to PA0IOR correspond to pins PA23 to PA21, PA15 to PA0 (multiplexed port pin names except for the port names are abbreviated here). PAIORH and PAIORL are enabled when the port A pins are functioning as general-purpose inputs/outputs (PA23 to PA21 for PAIORH and PA15 to PA0 for PAIORL). In other states, they are disabled. A given pin on port A will be an output pin if the corresponding bit in PAIORH or PAIORL is set to 1, and an input pin if the bit is cleared to 0. However, bits 7 to 5 of PAIORH and bits 11, 10 and 5 to 0 of PAIORL are disabled in SH7243, and bits 11 and 10 of PAIORL are disabled in SH7285.

Bits 15 to 8, 4 to 0 of PAIORH are reserved. These bits are always read as 0. The write value should always be 0.

The initial values of PAIORL and PAIORH are H'0000.

• Port A I/O Register H (PAIORH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	PA23 IOR	PA22 IOR	PA21 IOR	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R	R	R	R	R

• Port A I/O Register L (PAIORL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PA15 IOR	PA14 IOR	PA13 IOR	PA12 IOR	PA11 IOR	PA10 IOR	PA9 IOR	PA8 IOR	PA7 IOR	PA6 IOR	PA5 IOR	PA4 IOR	PA3 IOR	PA2 IOR	PA1 IOR	PA0 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D/M.	D/M	$D\Lambda M$	D/M	D/M	D / M	D/\//	D / M	DAM	D/M	DAM	D/M	D/M	D / M	DAM	D/M	D/M

23.1.2 Port A Control Registers H2, L1 to L4 (PACRH2, PACRL1 to PACRL4)

PACRH2 and PACRL1 to PACRL4 are 16-bit readable/writable registers that are used to select the functions of the multiplexed pins on port A.

(1) SH7243

• Port A Control Register H2 (PACRH2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port A Control Register L4 (PACRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PA	\15MD[2	:0]	-	PA	\14MD[2	:0]	-	P/	\13MD[2	:0]	-	P/	\12MD[2	:0]
Initial value:	0	0	0	0*2	0	0	0	0*1	0	0	0	0*1	0	0	0	0*1
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Notes: 1. The initial value is 1 during the on-chip ROM disabled external extension mode.

^{2.} The initial value is 1 during the on-chip ROM enabled/disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	PA15MD[2:0]	000*2	R/W	PA15 Mode
				Select the function of the PA15/CK output pin.
				000: PA15 I/O (port)
				001: CK output (BSC)
				010: Setting prohibited
				011: Setting prohibited)
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PA14MD[2:0]	000*1	R/W	PA14 Mode
				Select the function of the PA14/RD pin.
				000: PA14 I/O (port)
				001: RD output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PA13MD[2:0]	000*1	R/W	PA13 Mode
				Select the function of the PA13/WRL/DQMLL pin.
				000: PA13 I/O (port)
				001: WRL output, DQMLL output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PA12MD[2:0]	000*1	R/W	PA12 Mode
				Select the function of the PA12/WRH/DQMLU/POE8 pin.
				000: PA12 I/O (port)
				001: WRH output, DQMLU output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: POE8 input (POE2)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Notes: 1. The initial value is 1 during the on-chip ROM disabled external extension mode.

The initial value is 1 during the on-chip ROM enabled/disabled external extension mode.

• Port A Control Register L3 (PACRL3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[-	-	-	-	-	-	-	-	-	P.	A9MD[2:	0]	-	F	A8MD[2:	0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R	R/W	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
15 to 7	_	All 0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PA9MD[2:0]	000	R/W	PA9 Mode
				Select the function of the PA9/CKE/RXD3/TCLKD pin.
				000: PA9 I/O (port)
				001: CKE output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: RXD3 input (SCIF)
				110: TCLKD input (MTU2)
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PA8MD[2:0]	000	R/W	PA8 Mode
				Select the function of the PA8/RDWR/TXD3/TCLKC pin.
				000: PA8 I/O (port)
				001: RDWR output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: TXD3 output (SCIF)
				110: TCLKC input (MTU2)
				111: Setting prohibited

• Port A Control Register L2 (PACRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	P.	A7MD[2:	0]	-	P.	A6MD[2:	0]	-	-	-	-	1	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W·	R	R/M	R/M	R/W	R	R/W	R/M	R/W	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PA7MD[2:0]	000	R/W	PA7 Mode
				Select the function of the PA7/CASL/SCK3/TCLKB pin.
				000: PA7 I/O (port)
				001: CASL output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: SCK3 I/O (SCIF)
				110: TCLKB input (MTU2)
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PA6MD[2:0]	000	R/W	PA6 Mode
				Select the function of the PA6/RASL/TCLKA pin.
				000: PA6 I/O (port)
				001: RASL output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TCLKA input (MTU2)
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7 to 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port A Control Register L1 (PACRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

(2) SH7285

• Port A Control Register H2 (PACRH2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	P/	\23MD[2	:0]	-	P/	\22MD[2	:0]	-	P/	\21MD[2	:0]	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/M⋅	R	R/W	R/M	R/M	R	R/W	R/M	R/W	R	R/W	R/W	R/M	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	PA23MD[2:0]	000	R/W	PA23 Mode
				Select the function of the PA23/CKE/AH/IRQ1/POE0/TIC5W pin.
				000: PA23 I/O (port)
				001: CKE output (BSC)
				010: AH output (BSC)
				011: IRQ1 input (INTC)
				100: POE0 input (POE2)
				101: Setting prohibited
				110: TIC5W input (MTU2)
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PA22MD[2:0]	000	R/W	PA22 Mode
				Select the function of the PA22/CASL/CASU/IRQ2/POE4/TIC5V pin.
				000: PA22 I/O (port)
				001: CASL output (BSC)
				010: CASU output (BSC)
				011: IRQ2 input (INTC)
				100: POE4 input (POE2)
				101: Setting prohibited
				110: TIC5V input (MTU2)
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PA21MD[2:0]	000	R/W	PA21 Mode
				Select the function of the PA21/RASL/RASU/IRQ3/POE8/TIC5U pin.
				000: PA21 I/O (port)
				001: RASL output (BSC)
				010: RASU output (BSC)
				011: IRQ3 input (INTC)
				100: POE8 input (POE2)
				101: Setting prohibited
				110: TIC5U input (MTU2)
				111: Setting prohibited
3 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port A Control Register L4 (PACRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PA	15MD[2	:0]	-	P/	A14MD[2	:0]	-	PA	\13MD[2	:0]	-	P/	A12MD[2	:0]
Initial value:	0	0	0	0*2	0	0	0	0*1	0	0	0	0*1	0	0	0	0*1
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Notes: 1. The initial value is 1 during the on-chip ROM disabled external extension mode.

2. The initial value is 1 during the on-chip ROM enabled/disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	PA15MD	000*2	R/W	PA15 Mode
	[2:0]			Select the function of the PA15/CK pin.
				000: PA15 I/O (port)
				001: CK output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PA14MD	000*1	R/W	PA14 Mode
	[2:0]			Select the function of the PA14/ $\overline{\text{RD}}$ pin.
				000: PA14 I/O (port)
				001: RD output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PA13MD	000*1	R/W	PA13 Mode
	[2:0]			Select the function of the PA13/WRL/DQMLL pin.
				000: PA13 I/O (port)
				001: WRL output, DQMLL output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PA12MD	000*1	R/W	PA12 Mode
	[2:0]			Select the function of the PA12/WRH/DQMLU/POE8 pin.
				000: PA12 I/O (port)
				001: WRH output DQMLU output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: POE8 input (POE2)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Notes: 1. The initial value is 1 during the on-chip ROM disabled external extension mode.

2. The initial value is 1 during the on-chip ROM enabled/disabled external extension mode.

• Port A Control Register L3 (PACRL3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	P	A9MD[2:	0]	-	F	A8MD[2:	0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0*	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6 to 4	PA9MD[2:0]	000*	R/W	PA9 Mode
				Select the function of the PA9/CKE/RXD3/TCLKD pin.
				000: PA9 I/O (port)
				001: CKE output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: RXD3 input (SCIF)
				110: TCLKD input (MTU2)
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PA8MD[2:0]	000	R/W	PA8 Mode
				Select the function of the PA8/RDWR/TXD3/TCLKC pin.
				000: PA8 I/O (port)
				001: RDWR output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: RXD3 output (SCIF)
				110: TCLKC input (MTU2)
				111: Setting prohibited

Note: * The initial value is 1 during the on-chip ROM disabled 32-bit external extension mode.

• Port A Control Register L2 (PACRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	-	P	A7MD[2:	0]	-	P/	A6MD[2:	0]	-	Р	A5MD[2:	0]	-	Р	A4MD[2:	0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PA7MD[2:0]	000	R/W	PA7 Mode
				Select the function of the PA7/CASL/SCK3/TCLKB pin.
				000: PA7 I/O (port)
				001: CASL output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: SCK3 output (SCIF)
				110: TCLKB input (MTU2)
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PA6MD[2:0]	000	R/W	PA6 Mode
				Select the function of the PA6/RASL/TCLKA pin.
				000: PA6 I/O (port)
				001: RASL output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TCLKA input (MTU2)
-				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PA5MD[2:0]	000	R/W	PA5 Mode
				Select the function of the PA5/CS5/SCK1/SSCK pin.
				000: PA5 I/O (port)
				001: CS5 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: SCK1 I/O (SCI)
				110: Setting prohibited
				111: SSCK I/O (SSU)
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PA4MD[2:0]	000	R/W	PA4 Mode
				Select the function of the PA4/ $\overline{CS4}/TXD1/SSO/\overline{TRST}$ pin. When using E10A ($\overline{ASEMD0}$ = L), these bits are fixed to \overline{TRST} input.
				000: PA4 I/O (port)
				001: CS4 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: TXD1 output (SCI)
				110: Setting prohibited
				111: SSO I/O (SSU)

• Port A Control Register L1 (PACRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	P.	A3MD[2:0	0]	-	P.	A2MD[2:	0]	-	P.	A1MD[2:	0]	-	Р	A0MD[2:	0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PA3MD[2:0]	000	R/W	PA3 Mode
				Select the function of the PA3/ $\overline{CS3}/RXD1/SSI/TMS$ pin. When using E10A ($\overline{ASEMD0} = L$), these bits are fixed to TMS input.
				000: PA3 I/O (port)
				001: CS3 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: RXD1 input (SCI)
				110: Setting prohibited
				111: SSI I/O (SSU)
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 8	PA2MD[2:0]	000	R/W	PA2 Mode
				Select the function of the PA2/ $\overline{CS2}$ /SCK0/ \overline{SCS} /TCK pin. When using E10A ($\overline{ASEMD0}$ = L), these bits are fixed to TCK input.
				000: PA2 I/O (port)
				001: CS2 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: SCK0 I/O (SCI)
				110: Setting prohibited
				111: SCS I/O (SSU)
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PA1MD[2:0]	000	R/W	PA1 Mode
				Select the function of the PA1/ $\overline{CS1}$ /TXD0/TDO pin. When using E10A ($\overline{ASEMD0}$ = L), these bits are fixed to TDO input.
				000: PA1 I/O (port)
				001: CS1 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: TXD0 output (SCI)
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
2 to 0	PA0MD[2:0]	000	R/W	PA0 Mode
				Select the function of the PA0/ $\overline{CS0}$ /RXD0/TDI pin. When using E10A ($\overline{ASEMD0}$ = L), these bits are fixed to TDI input
				000: PA0 I/O (port)
				001: CS0 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: RXD0 input (SCI)
				110: Setting prohibited
				111: Setting prohibited

SH7286 **(3)**

Port A Control Register H2 (PACRH2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	P/	23MD[2	:0]	-	P/	A22MD[2	:0]	-	P/	A21MD[2	:0]	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	PA23MD	000	R/W	PA23 Mode
	[2:0]			Select the function of the PA23/CKE/AH/IRQ1/POE0/TIC5W pin.
				000: PA23 I/O (port)
				001: CKE output (BSC)
				010: AH output (BSC)
				011: IRQ1 input (INTC)
				100: POE0 input (POE2)
				101: Setting prohibited
				110: TIC5W input (MTU2)
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PA22MD	000	R/W	PA22 Mode
	[2:0]			Select the function of the PA22/CASL/CASU/IRQ2/POE4/TIC5V pin.
				000: PA22 I/O (port)
				001: CASL output (BSC)
				010: CASU output (BSC)
				011: IRQ2 input (INTC)
				100: POE4 input (POE2)
				101: Setting prohibited
				110: TIC5V input (MTU2)
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PA21MD	000	R/W	PA21 Mode
	[2:0]			Select the function of the PA21/RASL/RASU/IRQ3/POE8/TIC5U pin.
				000: PA21 I/O (port)
				001: RASL output (BSC)
				010: RASU output (BSC)
				011: IRQ3 input (INTC)
				100: POE8 input (POE2)
				101: Setting prohibited
				110: TIC5U input (MTU2)
				111: Setting prohibited
3 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port A Control Register L4 (PACRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PA	\15MD[2	:0]	-	P/	\14MD[2	:0]	-	P/	13MD[2	:0]	-	P/	12MD[2	:0]
Initial value:	0	0	0	0*2	0	0	0	0*1	0	0	0	0*1	0	0	0	0*1
R/W·	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Notes: 1. The initial value is 1 during the on-chip ROM disabled external extension mode.

^{2.} The initial value is 1 during the on-chip ROM enabled/disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	PA15MD	000*2	R/W	PA15 Mode
	[2:0]			Select the function of the PA15/CK pin.
				000: PA15 I/O (port)
				001: CK output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PA14MD	000*1	R/W	PA14 Mode
	[2:0]			Select the function of the PA14/ $\overline{\text{RD}}$ pin.
				000: PA14 I/O (port)
				001: RD output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PA13MD	000*1	R/W	PA13 Mode
	[2:0]			Select the function of the PA13/WRL/DQMLL pin.
				000: PA13 I/O (port)
				001: WRL output, DQMLL output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PA12MD	000*1	R/W	PA12 Mode
	[2:0]			Select the function of the PA12/WRH/DQMLU/POE8 pin.
				000: PA12 I/O (port)
				001: WRH output, DQMLU output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: POE8 input (POE2)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Notes: 1. The initial value is 1 during the on-chip ROM disabled external extension mode.

2. The initial value is 1 during the on-chip ROM enabled/disabled external extension mode.

• Port A Control Register L3 (PACRL3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PA	\11MD[2	:0]	-	PA	10MD[2	:0]	-	F	A9MD[2:	:0]	-	Р	A8MD[2:	0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Note: * The initial value is 1 during the on-chip ROM disabled 32-bit external extension mode

D.:	D'1 N	Initial	D.044	Post fall
Bit	Bit Name	Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PA11MD	000*	R/W	PA11 Mode
	[2:0]			Select the function of the PA11/WRHH /DQMUU/AH pin.
				000: PA11 I/O (port)
				001: WRHH output, DQMUU output and AH output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 8	PA10MD	000*	R/W	PA10 Mode
	[2:0]			Select the function of the PA10/WRHL/DQMUL pin.
				000: PA10 I/O (port)
				001: WRHL output, DQMUL output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PA9MD[2:0]	000	R/W	PA9 Mode
				Select the function of the PA9/CKE/RXD3/TCLKD pin.
				000: PA9 I/O (port)
				001: CKE output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: RXD3 input (SCIF)
				110: TCLKD input (MTU2)
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PA8MD[2:0]	000*	R/W	PA8 Mode
				Select the function of the PA8/RDWR/TXD3/TCLKC pin.
				000: PA8 I/O (port)
				001: RDWR output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: TXD3 output (SCIF)
				110: TCLKC input (MTU2)
				111: Setting prohibited

Note: * The initial value is 1 during the on-chip ROM disabled 32-bit external extension mode.

• Port A Control Register L2 (PACRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	P	A7MD[2:	0]	-	P	A6MD[2:	0]	-	P.	A5MD[2:	0]	-	Р	A4MD[2:	0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
₽/M·	R	D/M	D/M	D/M	R	D/M	D/M	D/M	R	D/M	D/M	D/M	R	R/W	D/M	D/M

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	PA7MD[2:0]	000	R/W	PA7 Mode
				Select the function of the PA7/CASL/SCK3/TCLKB pin.
				000: PA7 I/O (port)
				001: CASL output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: SCK3 I/O (SCIF)
				110: TCLKB input (MTU2)
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PA6MD[2:0]	000	R/W	PA6 Mode
				Select the function of the PA6/RASL/TCLKA pin.
				000: PA6 I/O (port)
				001: RASL output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TCLKA input (MTU2)
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PA5MD[2:0]	000	R/W	PA5 Mode
				Select the function of the PA5/CS5/SCK1/SSCK pin.
				000: PA5 I/O (port)
				001: CS5 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: SCK1 I/O (SCI)
				110: Setting prohibited
				111: SSCK I/O (SSU)
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PA4MD[2:0]	000	R/W	PA4 Mode
				Select the function of the PA4/CS4/TXD1/SSO pin.
				000: PA4 I/O (port)
				001: CS4 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: TXD1 output (SCI)
				110: Setting prohibited
				111: SSO I/O (SSU)

• Port A Control Register L1 (PACRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	P.	A3MD[2:0	0]	-	P	A2MD[2:	0]	-	P.	A1MD[2:	0]	-	P	A0MD[2:	0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PA3MD[2:0]	000	R/W	PA3 Mode
				Select the function of the PA3/CS3/RXD1/SSI pin.
				000: PA3 I/O (port)
				001: CS3 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: RXD1 output (SCI)
				110: Setting prohibited
				111: SSI I/O (SSU)
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 8	PA2MD[2:0]	000	R/W	PA2 Mode
				Select the function of the PA2/CS2/SCK0/SCSpin.
				000: PA2 I/O (port)
				001: CS2 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: SCK0 I/O (SCI)
				110: Setting prohibited
				111: SCS I/O (SSU)
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PA1MD[2:0]	000	R/W	PA1 Mode
				Select the function of the PA1/CS1/TXD0 pin.
				000: PA1 I/O (port)
				001: CS1 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: TXD0 output (SCI)
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PA0MD[2:0]	000	R/W	PA0 Mode
				Select the function of the PA0/CS0/RXD0 pin.
				000: PA0 I/O (port)
				001: CS0 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: RXD0 input (SCI)
				110: Setting prohibited
				111: Setting prohibited

23.1.3 Port A Pull-Up MOS Control Registers H and L (PAPCRH and PAPCRL)

PAPCRH and PAPCRL control on and off of the input pull-up MOS of port A in bits.

SH7243 **(1)**

Port A Pull-Up MOS Control Register H (PAPCRH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port A Pull-Up MOS Control Register L (PAPCRL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PA15 PCR	PA14 PCR	PA13 PCR	PA12 PCR	-	-	PA9 PCR	PA8 PCR	PA7 PCR	PA6 PCR	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description						
15	PA15PCR	0	R/W	The corresponding input pull-up MOS turns on when						
14	PA14PCR	0	R/W	one of these bits is set to 1.						
13	PA13PCR	0	R/W	_						
12	PA12PCR	0	R/W							
11, 10	_	All 0	R	Reserved						
				These bits are always read as 0. The write value should always be 0.						
9	PA9PCR	0	R/W	The corresponding input pull-up MOS turns on when						
8	PA8PCR	0	R/W	one of these bits is set to 1.						
7	PA7PCR	0	R/W	_						
6	PA6PCR	0	R/W	_						
5 to 0	_	All 0	R	Reserved						
				These bits are always read as 0. The write value should always be 0.						

(2) SH7285

• Port A Pull-Up MOS Control Register H (PAPCRH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	PA23 PCR	PA22 PCR	PA21 PCR	-	-	1	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial							
Bit	Bit Name	Value	R/W	Description					
7	PA23PCR	0	R/W	The corresponding input pull-up MOS turns on when one of these bits is set to 1.					
6	PA22PCR	0	R/W						
5	PA21PCR	0	R/W	_					
4 to 0	_	All 0	R	Reserved					
				These bits are always read as 0. The write value should always be 0.					

Port A Pull-Up MOS Control Register L (PAPCRL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PA15 PCR	PA14 PCR	PA13 PCR	PA12 PCR	-	-	PA9 PCR	PA8 PCR	PA7 PCR	PA6 PCR	PA5 PCR	PA4 PCR	PA3 PCR	PA2 PCR	PA1 PCR	PA0 PCR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R	R	R/W									

Bit	Bit Name	Initial Value	R/W	Description							
15	PA15PCR	0	R/W	The corresponding input pull-up MOS turns on when							
14	PA14PCR	0	R/W	one of these bits is set to 1.							
13	PA13PCR	0	R/W								
12	PA12PCR	0	R/W								
11, 10	_	All 0	R	Reserved							
				These bits are always read as 0. The write value should always be 0.							

Bit	Bit Name	Initial Value	R/W	Description
9	PA9PCR	0	R/W	The corresponding input pull-up MOS turns on when
8	PA8PCR	0	R/W	one of these bits is set to 1.
7	PA7PCR	0	R/W	_
6	PA6PCR	0	R/W	_
5	PA5PCR	0	R/W	_
4	PA4PCR	0	R/W	_
3	PA3PCR	0	R/W	_
2	PA2PCR	0	R/W	_
1	PA1PCR	0	R/W	_
0	PA0PCR	0	R/W	

(3) SH7286

• Port A Pull-Up MOS Control Register H (PAPCRH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	PA23 PCR	PA22 PCR	PA21 PCR	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	PA23PCR	0	R/W	The corresponding input pull-up MOS turns on when
6	PA22PCR	0	R/W	one of these bits is set to 1.
5	PA21PCR	0	R/W	-
4 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port A Pull-Up MOS Control Register (PAPCRL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PA15 PCR	PA14 PCR	PA13 PCR	PA12 PCR	PA11 PCR	PA10 PCR	PA9 PCR	PA8 PCR	PA7 PCR	PA6 PCR	PA5 PCR	PA4 PCR	PA3 PCR	PA2 PCR	PA1 PCR	PA0 PCR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W-	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15	PA15PCR	0	R/W	The corresponding input pull-up MOS turns on when
14	PA14PCR	0	R/W	one of these bits is set to 1.
13	PA13PCR	0	R/W	_
12	PA12PCR	0	R/W	_
11	PA11PCR	0	R/W	_
10	PA10PCR	0	R/W	_
9	PA9PCR	0	R/W	_
8	PA8PCR	0	R/W	_
7	PA7PCR	0	R/W	_
6	PA6PCR	0	R/W	_
5	PA5PCR	0	R/W	_
4	PA4PCR	0	R/W	_
3	PA3PCR	0	R/W	_
2	PA2PCR	0	R/W	_
1	PA1PCR	0	R/W	_
0	PA0PCR	0	R/W	_

23.1.4 Port B I/O Registers H and L (PBIORH and PBIORL)

PBIORH and PBIORL are 16-bit readable/writable registers that are used to set the pins on port B as inputs or outputs. Bits PB19IOR to PB6IOR, and PB3IOR to PB0IOR correspond to pins PB19 to PB6, and PB3 to PB0 respectively (multiplexed port pin names except for the port names are abbreviated here). PAIORH and PAIORL are enabled when the port A pins are functioning as general-purpose inputs/outputs (PB19 to PB16 for PAIORH and PB15 to PB0 for PAIORL). In other states, they are disabled. A given pin on port B will be an output pin if the corresponding bit in PAIORH or PAIORL is set to 1, and an input pin if the bit is cleared to 0. However, bits 3 to 0 of PBIORH and bits 15 to 13, 10, 9, 3 and 2 of PBIORL are disabled in SH7243, and bits 3 and 0 of PBIORH are disabled in SH7285.

Bits 15 to 4 of PBIORH and bits 5 and 4 of PBIORL are reserved. These bits are always read as 0. The write value should always be 0. The initial values of PBIORH and PBIORL are H'0000.

• Port B I/O Register H (PBIORH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	PB19 IOR	PB18 IOR	PB17 IOR	PB16 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W

• Port B I/O Register L (PBIORL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PB15 IOR	PB14 IOR	PB13 IOR	PB12 IOR	PB11 IOR	PB10 IOR	PB9 IOR	PB8 IOR	PB7 IOR	PB6 IOR	-	-	PB3 IOR	PB2 IOR	PB1 IOR	PB0 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W-	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	B	B	D/M	D/M	D/M	D/M

23.1.5 Port B Control Registers H1 and L1 to L4 (PBCRH1 and PBCRL1 to PBCRL4)

PBCRH1 and PBCRL1 to PBCRL4 are 16-bit readable/writable registers that are used to select the function of the multiplexed pins on port B.

(1) SH7243

• Port B Control Register H1 (PBCRH1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port B Control Register L4 (PBCRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	1	-	-	-	-	-	-	-	-	PI	312MD[2	:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0*
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PB12MD[2:0]	000*	R/W	PB12 Mode
				Select the function of the PB12/CS1/CS7/IRQ1/TXD2/CS3 pin.
				000: PB12 I/O (port)
				001: CS1 output (BSC)
				010: CS7 output (BSC)
				011: IRQ1 input (INTC)
				100: Setting prohibited
				101: TXD3 output (SCI)
				110: Setting prohibited
				111: CS3 output (BSC)

• Port B Control Register L3 (PBCRL3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PE	PB11MD[2:0]		-	-	-	-	-	-	-	-	-	Р	B8MD[2:	0]
Initial value:	0	0	0	0*	0	0	0	0	0	0	0	0	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W

Note: * The initial value is 1 during the on-chip ROM disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	PB11MD[2:0]	000*	R/W	PB11 Mode
				Select the function of the PB11/CS0/CS6/IRQ0/RXD2/CS2 pin.
				000: PB11 I/O (port)
				001: CS0 output (BSC)
				010: CS6 output (BSC)
				011: IRQ0 input (INTC)
				100: Setting prohibited
				101: RXD2 input (SCI)
				110: Setting prohibited
				111: CS2 output (BSC)
11 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2 to 0	PB8MD[2:0]	000*	R	PB8 Mode
				Select the function of the PB8/A20/WAIT/IRQ7/POE8/SCK0 pin.
				000: PB8 I/O (port)
				001: A20 output (BSC)
				010: WAIT input (BSC)
				011: IRQ7 input (INTC)
				100: POE8 input (POE2)
				101: SCK0 I/O (SCI)
				110: Setting prohibited
				111: Setting prohibited

• Port B Control Register L2 (PBCRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	Р	B7MD[2:	0]	-	Р	PB6MD[2:0]		-	-	-	-	-	-	-	-
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PB7MD[2:0]	000*	R/W	PB7 Mode
				Select the function of the PB7/A19/BREQ/IRQ6/POE4/TXD0 pin.
				000: PB7 I/O (port)
				001: A19 output (BSC)
				010: BREQ output (BSC)
				011: IRQ6 input (INTC)
				100: POE4 I/O (POE2)
				101: TXD0 output (SCI)
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 8	PB6MD[2:0]	000*	R/W	PB6 Mode
				Select the function of the PB6/A18/BACK/IRQ5/POE3/RXD0 pin.
				000: PB6 I/O (port)
				001: A18 output (BSC)
				010: BACK output (BSC)
				011: IRQ5 input (INTC)
				100: POE3 input (POE2)
				101: RXD0 output (SCI)
				110: Setting prohibited
				111: Setting prohibited
7 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port B Control Register L1 (PBCRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	Р	B1MD[2:	0]	-	Р	B0MD[2:	:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0*	0	0	0	0*
R/W:	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Note: * The initial value is 1 during the on-chip ROM disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15 to 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PB1MD[2:0]	000*	R/W	PB1 Mode
				Select the function of the PB1/A17/REFOUT/IRQ4/ADTRG pin.
				000: PB1 I/O (port)
				001: A17 output (BSC)
				010: REFOUT output (BSC)
				011: IRQ4 input (INTC)
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: ADTRG input (ADC)
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PB0MD[2:0]	000*	R/W	PB0 Mode
				Select the function of the PB0/A16/IRQ3 pin.
				000: PB0 I/O (port)
				001: A16 input (BSC)
				010: Setting prohibited
				011: IRQ3 input (INTC)
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

(2) SH7285

• Port B Control Register H1 (PBCRH1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port B Control Register L4 (PBCRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	-	PI	312MD[2	:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0*
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W

Note: * The initial value is 1 during the on-chip ROM disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2 to 0	PB12MD[2:0]	000*	R/W	PB12 Mode
				Select the function of the PB12/CS1/CS7/IRQ1/TXD2/CS3 pin.
				000: PB12 I/O (port)
				001: CKE output (BSC)
				010: CKE output (BSC)
				011: IRQ1 input (INTC)
				100: Setting prohibited
				101: TXD2 output (SCI)
				110: Setting prohibited
				111: CS3 output (BSC)

• Port B Control Register L3 (PBCRL3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PE	311MD[2	:0]	-	PB10MD[2:0]			-	PB9MD[2:0]			-	Р	PB8MD[2:0]	
Initial value:	0	0	0	0*	0	0	0	0	0	0	0	0	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Note: * The initial value is 1 during the on-chip ROM disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PB11MD[2:0]	000*	R/W	PB11 Mode
				Select the function of the PB11/CS0/CS6/IRQ0/RXD2/CS2 pin.
				000: PB11 I/O (port)
				001: CS0 output (BSC)
				010: CS6 output (BSC)
				011: IRQ0 input (INTC)
				100: Setting prohibited
				101: RXD2 input (SCI)
				110: Setting prohibited
				111: CS2 output (BSC
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PB10MD[2:0]	000	R/W	PB10 Mode
				Select the function of the PB10 pin.
				000: PB10 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PB9MD[2:0]	000	R/W	PB9 Mode
				Select the function of the PB9/USPND pin.
				000: PB9 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: USPND output (USB)
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PB8MD[2:0]	000*	R/W	PB8 Mode
				Select the function of the PB8/A20/WAIT/IRQ7/POE8/SCK0 pin.
				000: PB8 I/O (port)
				001: A20 output (BSC)
				010: WAIT input (BSC)
				011: IRQ7 input (INTC)
				100: POE8 input (POE2)
				101: SCK0 I/O (SCI)
				110: Setting prohibited
				111: Setting prohibited

• Port B Control Register L2 (PBCRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	Р	B7MD[2:	0]	-	PB6MD[2:0]			-	-	-	-	-	-	-	-
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PB7MD[2:0]	000*	R/W	PB7 Mode
				Select the function of the PB7/A19/BREQ/IRQ6/POE4/TXD0 pin.
				000: PB7 I/O (port)
				001: A19 output (BSC)
				010: BREQ input (BSC)
				011: IRQ6 input (INTC)
				100: POE4 input (POE2)
				101: TXD0 I/O (SCI)
				110: Setting prohibited
				111: Setting prohibited
11		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 8	PB6MD[2:0]	000*	R/W	PB6 Mode
				Select the function of the PB6/A18/BACK/IRQ5/POE3/RXD0 pin.
				000: PB6 I/O (port)
				001: A18 output (BSC)
				010: BACK input (BSC)
				011: IRQ5 input (INTC)
				100: POE3 I/O (POE2)
				101: RXD0 input (SCI)
				110: Setting prohibited
				111: Setting prohibited
7 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port B Control Register L1 (PBCRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	Р	B3MD[2:	0]	-	PB2MD[2:0]		-	PB1MD[2:0]			-	Р	PB0MD[2:0]		
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Note: * The initial value is 1 during the on-chip ROM disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	PB3MD[2:0]	000	R/W	PB3 Mode
				Select the function of the PB3/IRQ1/POE2/SDA pin.
				000: PB3 input (port)
				001: Setting prohibited
				010: Setting prohibited
				011: IRQ1 input (INTC)
				100: POE2 input (POE2)
				101: SDA I/O (IIC3)
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PB2MD[2:0]	000	R/W	PB2 Mode
				Select the function of the PB2/IRQ0/POE1/SCL pin.
				000: PB2 input (port)
				001: Setting prohibited
				010: Setting prohibited
				011: IRQ0 input (INTC)
				100: POE1 input (POE2)
				101: SCL I/O (IIC3)
				110: Setting prohibited
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PB1MD[2:0]	000*	R/W	PB1 Mode
				Select the function of the PB1/A17/REFOUT/IRQ4/ADTRG pin.
				000: PB1 I/O (port)
				001: A17 output (BSC)
				010: REFOUT output (BSC)
				011: IRQ4 input (INTC)
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: ADTRG input (ADC)
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PB0MD[2:0]	000*	R/W	PB0 Mode
				Select the function of the PB0/A16/IRQ3 pin.
				000: PB0 I/O (port)
				001: A16 output (BSC)
				010: Setting prohibited
				011: IRQ3 input (INTC)
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

(3) SH7286

• Port B Control Register H1 (PBCRH1)


Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PE	319MD[2	:0]	-	PB18MD[2:0]			-	PE	317MD[2	:0]	-	PE	316MD[2	:0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PB19MD[2:0]	000*	R/W	PB19 Mode
				Select the function of the PB19/A25/RASU/DREQ2 pin.
				000: PB19 I/O (port)
				001: A25 output (BSC)
				010: RASU output (BSC)
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: DREQ2 input (DMAC)
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 8	PB18MD[2:0]	000*	R/W	PB18 Mode
				Select the function of the PB18/A24/RASL/DACK2 pin.
				000: PB18 I/O (port)
				001: A24 output (BSC)
				010: RASL output (BSC)
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: DACK2 input (DMAC)
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PB17MD[2:0]	000*	R/W	PB17 Mode
				Select the function of the PB17/A23/CASU/DREQ3 pin.
				000: PB17 I/O (port)
				001: A23 output (BSC)
				010: CASU output (BSC)
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: DREQ3 input (DMAC)
3		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
3	_	0	R	This bit is always read as 0. The write value

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PB16MD[2:0]	000*	R/W	PB16 Mode
				Select the function of the PB16/A22/\overline{CASL}/DACK3 pin.
				000: PB16 I/O (port)
				001: A22 output (BSC)
				010: CASL output (BSC)
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: DACK3 input (DMAC)

• Port B Control Register L4 (PBCRL4)



Note: * The initial value is 1 during the on-chip ROM disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	PB15MD[2:0]	000*	R/W	PB15 Mode
				Select the function of the PB15/A21/CKE pin.
				000: PB15 I/O (port)
				001: A21 output (BSC)
				010: CKE output (BSC)
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PB14MD[2:0]	000	R/W	PB14 Mode
				Select the function of the PB14/CRx0 pin.
				000: PB14 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: CRx0 input (RCAN)
				110: Setting prohibited
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PB13MD[2:0]	000	R/W	PB13 Mode
				Select the function of the PB13/CTx0 pin.
				000: PB13 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: CTx0 output (RCAN)
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PB12MD[2:0]	000*	R/W	PB12 Mode
				Select the function of the PB12/CS1/CS7/IRQ1/TXD2/CS3 pin.
				000: PB12 I/O (port)
				001: CS1 output (BSC)
				010: CS7 output (BSC)
				011: IRQ1 input (INTC)
				100: Setting prohibited
				101: TXD2 output (SCI)
				110: Setting prohibited
				111: CS3 output (BSC)

• Port B Control Register L3 (PBCRL3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PE	311MD[2	:0]	-	PE	310MD[2	:0]	-	Р	B9MD[2:	0]	-	Р	B8MD[2:	0]
Initial value:	0	0	0	0*	0	0	0	0	0	0	0	0	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PB11MD[2:0]	000*	R/W	PB11 Mode
				Select the function of the PB11/CS0/CS6/IRQ0/RXD2/CS2 pin.
				000: PB11 I/O (port)
				001: CS0 output (BSC)
				010: CS6 output (BSC)
				011: IRQ0 input (INTC)
				100: Setting prohibited
				101: RXD2 input (SCI)
				110: Setting prohibited
				111: CS2 output (BSC)
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 8	PB10MD[2:0]	000	R/W	PB10 Mode
				Select the function of the PB10 pin.
				000: PB10 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PB9MD[2:0]	000	R/W	PB9 Mode
				Select the function of the PB9/USPND pin.
				000: PB9 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: USPND output (USB)
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PB8MD[2:0]	000*	R/W	PB8 Mode
				Select the function of the PB8/A20/WAIT/IRQ7/POE8/SCK0 pin.
				000: PB8 I/O (port)
				001: A20 output (BSC)
				010: WAIT input (BSC)
				011: IRQ7 input (INTC)
				100: POE8 input (POE2)
				101: SCK0 I/O (SCI)
				110: Setting prohibited
				111: Setting prohibited

Port B Control Register L2 (PBCRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	Р	B7MD[2:	0]	-	Р	B6MD[2:	:0]	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	PB7MD[2:0]	000*	R/W	PB7 Mode
				Select the function of the PB7/A19/BREQ/IRQ6/POE4/TXD0 pin.
				000: PB7 I/O (port)
				001: A19 output (BSC)
				010: BREQ input (BSC)
				011: IRQ6 input (INTC)
				100: POE4 input (POE2)
				101: TXD0 output (SCI)
				110: Setting prohibited
				111: Setting prohibited
11		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PB6MD[2:0]	000*	R/W	PB6 Mode
				Select the function of the PB6/A18/BACK/IRQ5/POE3/RXD0 pin.
				000: PB6 I/O (port)
				001: A18 output (BSC)
				010: BACK output (BSC)
				011: IRQ5 input (INTC)
				100: POE3 input (POE2)
				101: RXD0 input (SCI)
				110: Setting prohibited
				111: Setting prohibited
7 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Port B Control Register L1 (PBCRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	Р	B3MD[2:	0]	-	Р	PB2MD[2:0]		-	PB1MD[2:0]		0]	-	Р	PB0MD[2:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Note: * The initial value is 1 during the on-chip ROM disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PB3MD[2:0]	000	R/W	PB3 Mode
				Select the function of the PB3/IRQ1/POE2/SDA pin.
				000: PB3 input (port)
				001: Setting prohibited
				010: Setting prohibited
				011: IRQ1 input (INTC)
				100: POE2 input (POE2)
				101: SDA I/O (IIC3)
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PB2MD[2:0]	000	R/W	PB2 Mode
				Select the function of the PB2/IRQ0/POE1/SCL pin.
				000: PB2 input (port)
				001: Setting prohibited
				010: Setting prohibited
				011: IRQ0 input (INTC)
				100: POE1 input (POE2)
				101: SCL I/O (IIC3)
				110: Setting prohibited
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PB1MD[2:0]	000*	R/W	PB1 Mode
				Select the function of the PB1/A17/REFOUT/IRQ4/ADTRG pin.
				000: PB1 I/O (port)
				001: A17 output (BSC)
				010: REFOUT output (BSC)
				011: IRQ4 input (INTC)
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: ADTRG input (ADC)
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PB0MD[2:0]	000*	R/W	PB0 Mode
				Select the function of the PB0/A16/IRQ3 pin.
				000: PB0 I/O (port)
				001: A16 output (BSC)
				010: Setting prohibited
				011: IRQ3 input (INTC)
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
Noto: *				111: Setting prohibited

23.1.6 Port B Pull-Up MOS Control Register H and L (PBPCRH and PBPCRL)

PBPCRH and PBPCRL control on/off of the input pull-up MOS of port B in bits.

(1) SH7243

• Port B Pull-Up MOS Control Register H (PBPCRH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	1	-	-	-	-	-	-	-	1	-	-	-	1	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port B Pull-Up MOS Control Register L (PBPCRL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	PB12 PCR	PB11 PCR	-	-	PB8 PCR	PB7 PCR	PB6 PCR	-	-	-	-	PB1 PCR	PB0 PCR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R	R	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12	PB12PCR	0	R/W	The corresponding input pull-up MOS turns on when
11	PB11PCR	0	R/W	one of these bits is set to 1.
10, 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	PB8PCR	0	R/W	The corresponding input pull-up MOS turns on when
7	PB7PCR	0	R/W	one of these bits is set to 1.
6	PB6PCR	0	R/W	_

Bit	Bit Name	Initial Value	R/W	Description
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	PB1PCR	0	R/W	The corresponding input pull-up MOS turns on when
0	PB0PCR	0	R/W	one of these bits is set to 1.

(2) SH7285

• Port B Pull-Up MOS Control Register H (PBPCRH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	1	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port B Pull-UP MOS Control Register L (PBPCRL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	PB12 PCR	PB11 PCR	PB10 PCR	PB9 PCR	PB8 PCR	PB7 PCR	PB6 PCR	-	-	-	-	PB1 PCR	PB0 PCR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W·	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
12	PB12PCR	0	R/W	The corresponding input pull-up MOS turns on when
11	PB11PCR	0	R/W	one of these bits is set to 1.
10	PB10PCR	0	R/W	_
9	PB9PCR	0	R/W	_
8	PB8PCR	0	R/W	_
7	PB7PCR	0	R/W	_
6	PB6PCR	0	R/W	_
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	PB1PCR	0	R/W The corresponding input pull-up MOS turns on wh	
0	PB0PCR	0	R/W	one of these bits is set to 1.

(3) SH7286

• Port B Pull-Up MOS Control Register H (PBPCRH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	PB19 PCR	PB18 PCR	PB17 PCR	PB16 PCR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	PB19PCR	0	R/W	The corresponding input pull-up MOS turns on when
2	PB18PCR	0	R/W	one of these bits is set to 1.
1	PB17PCR	0	R/W	_
0	PB16PCR	0	R/W	_

• Port B Pull-Up MOS Control Register L (PBPCRL)


Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PB15 PCR	PB14 PCR	PB13 PCR	PB12 PCR	PB11 PCR	PB10 PCR	PB9 PCR	PB8 PCR	PB7 PCR	PB6 PCR	-	-	-	-	PB1 PCR	PB0 PCR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	PB15PCR	0	R/W	The corresponding input pull-up MOS turns on when
14	PB14PCR	0	R/W	one of these bits is set to 1.
13	PB13PCR	0	R/W	
12	PB12PCR	0	R/W	_
11	PB11PCR	0	R/W	
10	PB10PCR	0	R/W	
9	PB9PCR	0	R/W	_
8	PB8PCR	0	R/W	
7	PB7PCR	0	R/W	_
6	PB6PCR	0	R/W	
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	PB1PCR	0	R/W	The corresponding input pull-up MOS turns on when
0	PB0PCR	0	R/W	one of these bits is set to 1.

23.1.7 Port C I/O Register L (PCIORL)

PCIORL is a 16-bit readable/writable register that is used to set the pins on port C as inputs or outputs. Bits PC15IOR to PC0IOR correspond to pins PC15 to PC0 respectively (multiplexed port pin names except for the port names are abbreviated here). PCIORL is enabled when the port C pins are functioning as general-purpose inputs/outputs (PC15 to PC0). In other states, PCIORL is disabled. A given pin on port C will be an output pin if the corresponding bit in PCIORL is set to 1, and an input pin if the bit is cleared to 0.

The initial value of PCIORL is H'0000.



23.1.8 Port C Control Register L1 to L4 (PCCRL1 to PCCRL4)

PCCRL1 to PACRL4 are 16-bit readable/writable registers that are used to select the functions of the multiplexed pins on port C.

(1) SH7243

• Port C Control Register L4 (PCCRL4)



Note: * The initial value is 1 during the on-chip ROM disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	PC15MD[2:0]	000*	R/W	PC15 Mode
				Select the function of the PC15/A15/IRQ2 pin.
				000: PC15 I/O (port)
				001: A15 output (BSC)
				010: Setting prohibited
				011: IRQ2 input (INTC)
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PC14MD[2:0]	000*	R/W	PC14 Mode
				Select the function of the PC14/A14/IRQ1 pin.
				000: PC14 I/O (port)
				001: A14 output (BSC)
				010: Setting prohibited
				011: IRQ1 input (INTC)
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PC13MD[2:0]	000*	R/W	PC13 Mode
				Select the function of the PC13/A13/IRQ0 pin.
				000: PC13 I/O (port)
				001: A13 output (BSC)
				010: Setting prohibited
				011: IRQ0 input (INTC)
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PC12MD[2:0]	000*	R/W	PC12 Mode
				Select the function of the PC12/A12 pin.
				000: PC12 I/O (port)
				001: A12 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

• Port C Control Register L3 (PCCRL3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PC	C11MD[2	:0]	-	P	C10MD[2	2:0]	-	Р	C9MD[2:	0]	-	Р	C8MD[2:	0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PC11MD[2:0]	000*	R/W	PC11 Mode
				Select the function of the PC11/A11 pin.
				000: PC11 I/O (port)
				001: A11 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PC10MD[2:0]	000*	R/W	PC10 Mode
				Select the function of the PC10/A10 pin.
				000: PC10 I/O (port)
				001: A10 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PC9MD[2:0]	000*	R/W	PC9 Mode
				Select the function of the PC9/A9 pin.
				000: PC9 I/O (port)
				001: A9 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PC8MD[2:0]	000*	R/W	PC8 Mode
				Select the function of the PC8/A8 pin.
				000: PC8 I/O (port)
				001: A8 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
-				111: Setting prohibited

• Port C Control Register L2 (PCCRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	P	C7MD[2:	0]	-	Р	PC6MD[2:0]		-	PC5MD[2:0]		0]	-	Р	PC4MD[2:0]	
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PC7MD[2:0]	000*	R/W	PC7 Mode
				Select the function of the PC7/A7 pin.
				000: PC7 I/O (port)
				001: A7 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PC6MD[2:0]	000*	R/W	PC6 Mode
				Select the function of the PB2/A6 pin.
				000: PC6 I/O (port)
				001: A6 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PC5MD[2:0]	000*	R/W	PC5 Mode
				Select the function of the PC5/A5 pin.
				000: PC5 I/O (port)
				001: A5 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PC4MD[2:0]	000*	R/W	PC4 Mode
				Select the function of the PC4/A4/ \overline{TRST} pin. When using E10A ($\overline{ASEMD0} = L$), these pins are fixed to \overline{TRST} input.
				000: PC4 I/O (port)
				001: A4 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

• Port C Control Register L1 (PCCRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	P	C3MD[2:	0]	-	PC2MD[2:0]		-	PC1MD[2:0]		0]	-	Р	PC0MD[2:0]		
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PC3MD[2:0]	000*	R/W	PC3 Mode
				Select the function of the PC3/A3/TMS pin. When using E10A ($\overline{ASEMD0}$ = L), these pins are fixed to TMS input.
				000: PC3 I/O (port)
				001: A3 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 8	PC2MD[2:0]	000*	R/W	PC2 Mode
				Select the function of the PC2/A2/TCK pin. When using E10A ($\overline{ASEMD0} = L$), these pins are fixed to TCK input.
				000: PC2 I/O (port)
				001: A2 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PC1MD[2:0]	000*	R/W	PC1 Mode
				Select the function of the PC1/A1/TDO pin. When using E10A ($\overline{ASEMD0} = L$), these pins are fixed to TDO output.
				000: PC1 I/O (port)
				001: A1 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PC0MD[2:0]	000*	R/W	PC0 Mode
				Select the function of the PC0/A0/ $\overline{POE0}$ /TDI pin. When using E10A (ASEMD0 = L), these pins are fixed to TDI input.
				000: PC0 I/O (port)
				001: A0 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: POE0 input (POE2)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

(2) SH7285/SH7286

• Port C Control Register L4 (PCCRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PC	C15MD[2	:0]	-	PC14MD[2:0]			-	PC13MD[2:0]			-	P	C12MD[2	:0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Note: * The initial value is 1 during the on-chip ROM disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description						
14 to 12	PC15MD[2:0]	000*	R/W	PC15 Mode						
				Select the function of the PC15/A15/IRQ2 pin.						
				000: PC15 I/O (port)						
				001: A15 output (BSC)						
				010: Setting prohibited						
				011: IRQ2 input (INTC)						
				100: Setting prohibited						
				101: Setting prohibited						
				110: Setting prohibited						
				111: Setting prohibited						
11	_	0	R	Reserved						
				This bit is always read as 0. The write value should always be 0.						
10 to 8	PC14MD[2:0]	000*	R/W	PC14 Mode						
				Select the function of the PC14/A14/IRQ1 pin.						
				000: PC14 I/O (port)						
				001: A14 output (BSC)						
				010: Setting prohibited						
				011: IRQ1 input (INTC)						
				100: Setting prohibited						
				101: Setting prohibited						
				110: Setting prohibited						
				111: Setting prohibited						
7	_	0	R	Reserved						
				This bit is always read as 0. The write value should always be 0.						

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PC13MD[2:0]	000*	R/W	PC13 Mode
				Select the function of the PC13/A13/IRQ0 pin.
				000: PC13 I/O (port)
				001: A13 output (BSC)
				010: Setting prohibited
				011: IRQ0 input (INTC)
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	3 —		R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PC12MD[2:0]	000*	R/W	PC12 Mode
				Select the function of the PC12/A12 pin.
				000: PC12 I/O (port)
				001: A12 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

• Port C Control Register L3 (PCCRL3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PC	C11MD[2	:0]	-	PC10MD[2:0]		-	PC9MD[2:0]		-	Р	PC8MD[2:0]			
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Note: * The initial value is 1 during the on-chip ROM disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PC11MD[2:0]	000*	R/W	PC11 Mode
				Select the function of the PC11/A11pin.
				000: PC11 I/O (port)
				001: A11 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PC10MD[2:0]	000*	R/W	PC10 Mode
				Select the function of the PC10/A10 pin.
				000: PC10 I/O (port)
				001: A10 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PC9MD[2:0]	000*	R/W	PC9 Mode
				Select the function of the PC9/A9 pin.
				000: PC9 I/O (port)
				001: A9 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PC8MD[2:0]	000*	R/W	PC8 Mode
				Select the function of the PC8/A8 pin.
				000: PC8 I/O (port)
				001: A8 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
	The initial cal			111: Setting prohibited

• Port C Control Register L2 (PCCRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	P	C7MD[2:	0]	-	Р	C6MD[2:	:0]	-	Р	C5MD[2:	0]	-	Р	0]	
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Note: * The initial value is 1 during the on-chip ROM disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PC7MD[2:0]	000*	R/W	PC7 Mode
				Select the function of the PC7/A7 pin.
				000: PC7 I/O (port)
				001: A7 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PC6MD[2:0]	000*	R/W	PC6 Mode
				Select the function of the PC6/A6 pin.
				000: PC6 I/O (port)
				001: A6 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PC5MD[2:0]	000*	R/W	PC5 Mode
				Select the function of the PC5/A5 pin.
				000: PC5 I/O (port)
				001: A5 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PC4MD[2:0]	000*	R/W	PC4 Mode
				Select the function of the PC4/A4 pin.
				000: PC4 I/O (port)
				001: A4 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
Note: 3	The initial value	ιρ is 1 dur	ina the o	n-chin ROM disabled external extension mode

• Port C Control Register L1 (PCCRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	P	C3MD[2:	0]	-	Р	C2MD[2:	:0]	-	P	C1MD[2:	0]	-	Р	0]	
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Note: * The initial value is 1 during the on-chip ROM disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PC3MD[2:0]	000*	R/W	PC3 Mode
				Select the function of the PC3/A3 pin.
				000: PC3 I/O (port)
				001: A3 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PC2MD[2:0]	000*	R/W	PC2 Mode
				Select the function of the PC2/A2 pin.
				000: PC2 I/O (port)
				001: A2 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PC1MD[2:0]	000*	R/W	PC1 Mode
				Select the function of the PC1/A1 pin.
				000: PC1 I/O (port)
				001: A1 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PC0MD[2:0]	000*	R/W	PC0 Mode
				Select the function of the PC0/A0/POE0 pin.
				000: PC0 I/O (port)
				001: A0 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: POE0 input (POE2)
				101: Setting prohibited
				110: Setting prohibited
-				111: Setting prohibited

23.1.9 Port C Pull-Up MOS Control Register L (PCPCRL)

PCPCRL controls on/off of the input pull-up MOS of port C in bits.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PC15 PCR	PC14 PCR	PC13 PCR	PC12 PCR	PC11 PCR	PC10 PCR	PC9 PCR	PC8 PCR	PC7 PCR	PC6 PCR	PC5 PCR	PC4 PCR	PC3 PCR	PC2 PCR	PC1 PCR	PC0 PCR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	PC15PCR	0	R/W	The corresponding input pull-up MOS turns on when
14	PC14PCR	0	R/W	one of these bits is set to 1.
13	PC13PCR	0	R/W	_
12	PC12PCR	0	R/W	-
11	PC11PCR	0	R/W	-
10	PC10PCR	0	R/W	_
9	PC9PCR	0	R/W	-
8	PC8PCR	0	R/W	_
7	PC7PCR	0	R/W	-
6	PC6PCR	0	R/W	-
5	PC5PCR	0	R/W	-
4	PC4PCR	0	R/W	-
3	PC3PCR	0	R/W	-
2	PC2PCR	0	R/W	_
1	PC1PCR	0	R/W	_
0	PC0PCR	0	R/W	_

23.1.10 Port D I/O Registers H and L (PDIORH and PDIORL)

PDIORH and PDIORL are 16-bit readable/writable registers that are used to set the pins on port D as inputs or outputs. Bits PD31IOR to PD0IOR correspond to pins PD31 to PD0 respectively (multiplexed port pin names except for the port names are abbreviated here). PDIORH and PDIORL are enabled when the port D pins are functioning as general-purpose inputs/outputs (PD15 to PD0 for PDIORL and PD31 to PD16 for PDIORH) and TIOC input/output in MTU2S. In other states, they are disabled. A given pin on port D will be an output pin if the corresponding bit in PDIORL and PDIORH is set to 1, and an input pin if the bit is cleared to 0. However, bits 16 to 0 of PDIORH in SH7243 and bits 7 of PDIORLH in SH7285 are disabled. The initial values of PDIORL and PDIORH are H'0000.

• Port D I/O Register H (PDIORH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD31 IOR	PD30 IOR	PD29 IOR	PD28 IOR	PD27 IOR	PD26 IOR	PD25 IOR	PD24 IOR	PD23 IOR	PD22 IOR	PD21 IOR	PD20 IOR	PD19 IOR	PD18 IOR	PD17 IOR	PD16 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

• Port D I/O Register L (PDIORL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD15 IOR	PD14 IOR	PD13 IOR	PD12 IOR	PD11 IOR	PD10 IOR	PD9 IOR	PD8 IOR	PD7 IOR	PD6 IOR	PD5 IOR	PD4 IOR	PD3 IOR	PD2 IOR	PD1 IOR	PD0 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

23.1.11 Port D Control Registers H1 to H4 and L1 to L4 (PDCRH1 to PDCRH4 and PDCRL1 to PDCRL4)

PDCRH1 to PDCRH4 and PDCRL1 to PDCRL4 are 16-bit readable/writable registers that are used to select the functions of the multiplexed pins on port D.

(1) SH7243

• Port D Control Register H4 (PDCRH4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port D Control Register H3 (PDCRH3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port D Control Register H2 (PDCRH2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port D Control Register H1 (PDCRH1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port D Control Register L4 (PDCRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PE)15MD[2	:0]	-	PE	014MD[2	:0]	-	PE	013MD[2	:0]	-	PE)12MD[2	:0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Note: * The initial value is 1 during the on-chip ROM disabled 16-bit external extention mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PD15MD[2:0]	000*	R/W	PD15 Mode
				Select the function of the PD15/D15/TIOC4DS pin.
				000: PD15 I/O (port)
				001: D15 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC4DS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PD14MD[2:0]	000*	R/W	PD14 Mode
				Select the function of the PD14/D14/TIOC4CS pin.
				000: PD14 I/O (port)
				001: D14 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC4CS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PD13MD[2:0]	000*	R/W	PD13 Mode
				Select the function of the PD13/D13/TIOC4BS pin.
				000: PD13 I/O (port)
				001: D13 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC4BS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PD12MD[2:0]	000*	R/W	PD12 Mode
				Select the function of the PD12/D12/TIOC4AS pin.
				000: PD12 I/O (port)
				001: D12 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC4AS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Port D Control Register L3 (PDCRL3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PE	011MD[2	:0]	-	PE	010MD[2	:0]	-	Р	D9MD[2:	0]	-	Р	D8MD[2:	0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Note: * The initial value is 1 during the on-chip ROM disabled 16-bit external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PD11MD[2:0]	000*	R/W	PD11 Mode
				Select the function of the PD11/D11/TIOC3DS pin.
				000: PD11 I/O (port)
				001: D11 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3DS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PD10MD[2:0]	000*	R/W	PD10 Mode
				Select the function of the PD10/D10/TIOC3BS pin.
				000: PD10 I/O (port)
				001: D10 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3BS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PD9MD[2:0]	000*	R/W	PD9 Mode
				Select the function of the PD9/D9/TIOC3CS pin.
				000: PD9 I/O (port)
				001: D9 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3CS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PD8MD[2:0]	000*	R/W	PD8 Mode
				Select the function of the PD8/D8/TIOC3AS/AUDCK pin.
				000: PD8 I/O (port)
				001: D8 output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3CS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: AUDCK output (AUD)

• Port D Control Register L2 (PDCRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	Р	D7MD[2:	0]	-	Р	D6MD[2:	0]	-	Р	D5MD[2:	0]	-	Р	D4MD[2:	0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Note: * The initial value is 1 during the on-chip ROM disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	PD7MD[2:0]	000*	R/W	PD7 Mode
				Select the function of the PD7/D7/TIC5WS/AUDATA3 pin.
				000: PD7 I/O (port)
				001: D7 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIC5WS input (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: AUDATA3 output (AUD)
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PD6MD[2:0]	000*	R/W	PD6 Mode
				Select the function of the PD6/D6/TIC5VS/AUDATA2 pin.
				000: PD6 I/O (port)
				001: D6 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIC5VS input (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: AUDATA2 output (AUD)
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PD5MD[2:0]	000*	R/W	PD5 Mode
				Select the function of the PD5/D5/TIC5US/AUDATA1 pin.
				000: PD5 I/O (port)
				001: D5 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIC5US input (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: AUDATA1 output (AUD)
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PD4MD[2:0]	000*	R/W	PD4 Mode
				Select the function of the PD4/D4/TIC5W/AUDATA0 pin.
				000: PD4 I/O (port)
				001: D4 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIC5W input (MTU2)
				111: AUDATA0 output (AUD)

• Port D Control Register L1 (PDCRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PI	D3MD[2:	0]	-	PI	D2MD[2:	0]	-	Р	D1MD[2:	0]	-	Р	D0MD[2:	0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Note: * The initial value is 1 during the on-chip ROM disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PD3MD[2:0]	000*	R/W	PD3 Mode
				Select the function of the PD3/D3/TIC5V/AUDSYNC pin.
				000: PD3 I/O (port)
				001: D3 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIC5V input (MTU2)
				111: AUDSYNC output (AUD)
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 8	PD2MD[2:0]	000*	R/W	PD2 Mode
				Select the function of the PD2/D2/TIC5U pin.
				000: PD2 I/O (port)
				001: D2 I/O (CPG)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIC5U input (MTU2)
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PD1MD[2:0]	000*	R/W	PD1 Mode
				Select the function of the PD1/D1 pin.
				000: PD1 I/O (port)
				001: D1 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PD0MD[2:0]	000*	R/W	PD0 Mode
				Select the function of the PD0/D0 pin.
				000: PD0 I/O (port)
				001: D0 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

(2) SH7285

• Port D Control Register H4 (PDCRH4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PE	031MD[2	:0]	-	PI	030MD[2	:0]	-	PE	D29MD[2	:0]	-	PI	D28MD[2	1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	PD31MD[2:0]	000	R/W	PD31 Mode
				Select the function of the PD31/TIOC3AS/ADTRG pin.
				000: PD31 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3AS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: ADTRG input (ADC)
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PD30MD[2:0]	000	R/W	PD30 Mode
				Select the function of the PD30/IRQOUT/REFOUT/TIOC3CS pin.
				000: PD30 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: IRQOUT output (INTC)/REFOUT output (BSC)*
				100: TIOC3CS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
				aiways De U.

		Initial		
Bit	Bit Name	Value	R/W	Description
6 to 4	PD29MD[2:0]	000	R/W	PD29 Mode
				Select the function of the PD29/TIOC3BS pin.
				000: PD29 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3BS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PD28MD[2:0]	000	R/W	PD28 Mode
				Select the function of the PD28/TIOC3DS pin.
				000: PD28 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3DS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Note: * IRQOUT (INTC) or REFOUT (BSC) is selected by the IRQOUT function control register (IFCR).

• Port D Control Register H3 (PDCRH3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PE)27MD[2	:0]	-	PE	D26MD[2	::0]	1	PE)25MD[2	:0]	-	PI	D24MD[2	::0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W⋅	R	R/W	R/M	R/M	R	R/W	R/M	R/M	R	R/W	R/M	R/M	R	R/W	R/M	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PD27MD[2:0]	000	R/W	PD27 Mode
				Select the function of the PD27/DACK0/TIOC4AS pin.
				000: PD27 I/O (port)
				001: Setting prohibited
				010: DACK0 output (DMAC)
				011: Setting prohibited
				100: TIOC4AS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PD26MD[2:0]	000	R/W	PD26 Mode
				Select the function of the PD26/DACK1/TIOC4BS pin.
				000: PD26 I/O (port)
				001: Setting prohibited
				010: DACK1 output (DMAC)
				011: Setting prohibited
				100: TIOC4BS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PD25MD[2:0]	000	R/W	PD25 Mode
				Select the function of the PD25/DREQ1/TIOC4CS pin.
				000: PD25 I/O (port)
				001: Setting prohibited
				010: DREQ1 input (DMAC)
				011: Setting prohibited
				100: TIOC4CS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PD24MD[2:0]	000	R/W	PD24 Mode
				Select the function of the PD24/DREQ0/TIOC4DS/AUDCK pin.
				000: PD24 I/O (port)
				001: Setting prohibited
				010: DREQ0 input (DMAC)
				011: Setting prohibited
				100: TIOC4DS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: AUDCK output (AUD)

• Port D Control Register H2 (PDCRH2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	PE	D22MD[2	:0]	-	PE)21MD[2	:0]	-	PI	D20MD[2	2:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit Name	Initial Value	R/W	Description
_	All 0	R	Reserved
			These bits are always read as 0. The write value should always be 0.
PD22MD[2:0]	000	R/W	PD22 Mode
			Select the function of the PD22/IRQ6/TIC5US/RXD4/AUDSYNC pin.
			000: PD22 I/O (port)
			001: Setting prohibited
			010: Setting prohibited
			011: IRQ6 input (INTC)
			100: TIC5US input (MTU2S)
			101: RXD4 input (SCI)
			110: Setting prohibited
			111: AUDSYNC output (AUD)
_	0	R	Reserved
			This bit is always read as 0. The write value should always be 0.
PD21MD[2:0]	000	R/W	PD21 Mode
			Select the function of the PD21/IRQ5/TIC5VS/TXD4 pin.
			000: PD21 I/O (port)
			001: Setting prohibited
			010: Setting prohibited
			011: IRQ5 input (INTC)
			100: TIC5VS input (MTU2S)
			101: TXD4 output (SCI)
			110: Setting prohibited
			111: Setting prohibited
	— PD22MD[2:0]	Bit Name Value All 0 PD22MD[2:0] 000	Bit Name Value R/W — All 0 R PD22MD[2:0] 000 R/W — 0 R

Bit	Bit Name	Initial Value	R/W	Description
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PD20MD[2:0]	000	R/W	PD20 Mode
				Select the function of the PD20/IRQ4/TIC5WS/SCK4/POE8 pin.
				000: PD20 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: IRQ4 input (INTC)
				100: TIC5WS input (MTU2S)
				101: SCK4 I/O (SCI)
				110: POE8 input (POE2)
				111: Setting prohibited

• Port D Control Register H1 (PDCRH1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PE	019MD[2	:0]	-	PE	D18MD[2	1:0]	-	PE)17MD[2	:0]	-	PE	D16MD[2	::0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	PD19MD[2:0]	000	R/W	PD19 Mode
				Select the function of the PD19/CS0/IRQ3/POE7/RXD3/AUDATA3 pin.
				000: PD19 I/O (port)
				001: Setting prohibited
				010: CS0 output (BSC)
				011: IRQ3 input (INTC)
				100: POE7 input (POE2)
				101: RXD3 input (SCIF)
				110: Setting prohibited
				111: AUDATA3 output (AUD)
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PD18MD[2:0]	000	R/W	PD18 Mode
				Select the function of the PD18/CS1/IRQ2/POE6/TXD3/AUDATA2 pin.
				000: PD18 I/O (port)
				001: Setting prohibited
				010: CS1 output (BSC)
				011: IRQ2 input (INTC)
				100: POE6 input (POE2)
				101: TXD3 output (SCIF)
				110: Setting prohibited
				111: AUDATA2 output (AUD)
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
7	_	0	R	111: AUDATA2 output (AUD) Reserved This bit is always read as 0. The write value

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PD17MD[2:0]	000	R/W	PD17 Mode
				Select the function of the PD17/CS2/IRQ1/POE5/SCK3/AUDATA1 pin.
				000: PD17 I/O (port)
				001: Setting prohibited
				010: CS2 output (BSC)
				011: IRQ1 input (INTC)
				100: POE5 input (POE2)
				101: SCK3 I/O (SCIF)
				110: Setting prohibited
				111: AUDATA1 output (AUD)
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PD16MD[2:0]	000	R/W	PD16 Mode
				Select the function of the PD16/CS3/IRQ0/AUDATA0 pin.
				000: PD16 I/O (port)
				001: Setting prohibited
				010: CS3 output (BSC)
				011: IRQ0 input (INTC)
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: AUDATA0 output (AUD)

• Port D Control Register L4 (PDCRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PE	015MD[2	:0]	-	PE	D14MD[2	:0]	-	PE	D13MD[2	:0]	-	PE)12MD[2	:0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PD15MD[2:0]	000*	R/W	PD15 Mode
				Select the function of the PD15/D15/TIOC4DS pin.
				000: PD15 I/O (port)
				001: D15 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC4DS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PD14MD[2:0]	000*	R/W	PD14 Mode
				Select the function of the PD14/D14/TIOC4CS pin.
				000: PD14 I/O (port)
				001: D14 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC4CS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PD13MD[2:0]	000*	R/W	PD13 Mode
				Select the function of the PD13/D13/TIOC4BS pin.
				000: PD13 I/O (port)
				001: D13 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC4BS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PD12MD[2:0]	000*	R/W	PD12 Mode
				Select the function of the PD12/D12/TIOC4AS pin.
				000: PD12 I/O (port)
				001: D12 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC4AS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

• Port D Control Register L3 (PDCRL3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PE)11MD[2	:0]	-	PE	010MD[2	:0]	-	Р	D9MD[2:	0]	-	Р	D8MD[2:	0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PD11MD[2:0]	000*	R/W	PD11 Mode
				Select the function of the PD11/D11/TIOC3DS pin.
				000: PD11 I/O (port)
				001: D11 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3DS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PD10MD[2:0]	000*	R/W	PD10 Mode
				Select the function of the PD10/D10/TIOC3BS pin.
				000: PD10 I/O (port)
				001: D10 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3BS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PD9MD[2:0]	000*	R/W	PD9 Mode
				Select the function of the PD9/D9/TIOC3CS pin.
				000: PD9 I/O (port)
				001: D9 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3CS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PD8MD[2:0]	000*	R/W	PD8 Mode
				Select the function of the PD8/D8/TIOC3AS pin.
				000: PD8 I/O (port)
				001: D8 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3AS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

• Port D Control Register L2 (PDCRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	P	D7MD[2:	0]	-	PI	D6MD[2:	0]	-	Р	D5MD[2:	0]	-	Р	D4MD[2:	0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PD7MD[2:0]	000*	R/W	PD7 Mode
				Select the function of the PD7/D7/TIC5WS pin.
				000: PD7 I/O (port)
				001: D7 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIC5WS input (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PD6MD[2:0]	000*	R/W	PD6 Mode
				Select the function of the PD6/D6/TIC5VS pin.
				000: PD6 I/O (port)
				001: D6 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIC5VS input (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PD5MD[2:0]	000*	R/W	PD5 Mode
				Select the function of the PD5/D5/TIC5US pin.
				000: PD5 I/O (port)
				001: D5 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIC5US input (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PD4MD[2:0]	000*	R/W	PD4 Mode
				Select the function of the PD4/D4/TIC5W pin.
				000: PD4 I/O (port)
				001: D4 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIC5W input (MTU2)
	The initial cal			111: Setting prohibited

• Port D Control Register L1 (PDCRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	P	D3MD[2:	0]	-	Р	D2MD[2:	0]	-	Р	D1MD[2:	0]	-	Р	D0MD[2:	0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PD3MD[2:0]	000*	R/W	PD3 Mode
				Select the function of the PD3/D3/TIC5V pin.
				000: PD3 I/O (port)
				001: D3 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIC5V input (MTU2)
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PD2MD[2:0]	000*	R/W	PD2 Mode
				Select the function of the PD2/D2/TIC5U pin.
				000: PD2 I/O (port)
				001: D2 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIC5U input (MTU2)
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PD1MD[2:0]	000*	R/W	PD1 Mode
				Select the function of the PD1/D1 pin.
				000: PD1 I/O (port)
				001: D1 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PD0MD[2:0]	000*	R/W	PD0 Mode
				Select the function of the PD0/D0 pin.
				000: PD0 I/O (port)
				001: D0 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

(3) SH7286

• Port D Control Register H4 (PDCRH4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PE)31MD[2	:0]	-	PE	D30MD[2	2:0]	-	PE)29MD[2	:0]	-	PΙ	D28MD[2	:0]
Initial value:	0	0	0	0*2	0	0	0	0*2	0	0	0	0*2	0	0	0	0*2
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PD31MD[2:0]	000*2	R/W	PD31 Mode
				Select the function of the PD31/D31/TIOC3AS/ADTRG pin.
				000: PD31 I/O (port)
				001: D31 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3AS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: ADTRG input (ADC)
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 8	PD30MD[2:0]	000*2	R/W	PD30 Mode
				Select the function of the PD30/D30/IRQOUT/REFOUT/TIOC3CS pin.
				000: PD30 I/O (port)
				001: D30 I/O (BSC)
				010: Setting prohibited
				011: IRQOUT output (INTC)/REFOUT output (BSC)*1
				100: TIOC3AS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PD29MD[2:0]	000*2	R/W	PD29 Mode
				Select the function of the PD29/D29/TIOC3BS pin.
				000: PD29 I/O (port)
				001: D29 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3BS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PD28MD[2:0]	000*2	R/W	PD28 Mode
				Select the function of the PD28/D28/TIOC3DS pin.
				000: PD28 I/O (port)
				001: D28 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3DS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Notes: 1. IRQOUT (INTC) or REFOUT (BSC) is selected by the IRQOUT function control register (IFCR).

2. The initial value is 1 during the on-chip ROM disabled 32-bit external extension mode.

• Port D Control Register H3 (PDCRH3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PI	D27MD[2	:0]	-	PE	D26MD[2	:0]	-	PE	D25MD[2	:0]	-	PI	D24MD[2	:0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W·	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

	Bit Name	Value	R/W	Description
14 to 12	PD27MD[2:0]	000*	R/W	PD27 Mode
				Select the function of the PD27/D27/DACK0/TIOC4AS pin.
				000: PD27 I/O (port)
				001: D27 I/O (BSC)
				010: DACK0 output (DMAC)
				011: Setting prohibited
				100: TIOC4AS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PD26MD[2:0]	000*	R/W	PD26 Mode
				Select the function of the PD26/D26/DACK1/TIOC4BS pin.
				000: PD26 I/O (port)
				001: D26 I/O (BSC)
				010: DACK1 output (DMAC)
				011: Setting prohibited
				100: TIOC4BS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PD25MD[2:0]	000*	R/W	PD25 Mode
				Select the function of the PD25/D25/DREQ1/TIOC4CS pin.
				000: PD25 I/O (port)
				001: D25 I/O (BSC)
				010: DREQ1 input (DMAC)
				011: Setting prohibited
				100: TIOC4CS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PD24MD[2:0]	000*	R/W	PD24 Mode
				Select the function of the PD24/D24/DREQ0/TIOC4DS/AUDCK pin.
				000: PD24 I/O (port)
				001: D24 I/O (BSC)
				010: DREQ0 input (DMAC)
				011: Setting prohibited
				100: TIOC4DS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: AUDCK output (AUD)
Note: *	The initial value	o ic 1 dur	ing the o	n-chin ROM disabled 32-hit external extension mode

Port D Control Register H2 (PDCRH2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PE)23MD[2	:0]	-	PI	D22MD[2	2:0]	-	PI	D21MD[2	:0]	-	PI	D20MD[2	:0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Note: * The initial value is 1 during the on-chip ROM disabled 32-bit external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PD23MD[2:0]	000*	R/W	PD23 Mode
				Select the function of the PD23/D23 pin.
				000: PD23 I/O (port)
				001: D23 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PD22MD[2:0]	000*	R/W	PD22 Mode
				Select the function of the PD22/D22/IRQ6/TIC5US/RXD4/AUDSYNC pin.
				000: PD22 I/O (port)
				001: D22 I/O (BSC)
				010: Setting prohibited
				011: IRQ6 input (INTC)
				100: TIC5US I/O (MTU2S)
				101: RXD4 input (SCI)
				110: Setting prohibited
				111: AUDSYNC output (AUD)

Mar 23, 2011

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PD21MD[2:0]	000*	R/W	PD21 Mode
				Select the function of the PD21/D21/IRQ5/TIC5VS/TXD4 pin.
				000: PD21 I/O (port)
				001: D21 I/O (BSC)
				010: Setting prohibited
				011: IRQ5 input (INTC)
				100: TIC5VS input (MTU2S)
				101: TXD4 output (SCI)
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PD20MD[2:0]	000*	R/W	PD20 Mode
				Select the function of the PD20/D20/IRQ4/TIC5WS/SCK4/POE8 pin.
				000: PD20 I/O (port)
				001: D20 I/O (BSC)
				010: Setting prohibited
				011: IRQ4 input (INTC)
				100: TIC5WS input (MTU2S)
				101: SCK4 I/O (SCI)
				110: POE8 input (POE2)
				111: Setting prohibited
Note: *	The initial value	e is 1 duri	na the or	n-chip BOM disabled 32-bit external extension mode.

• Port D Control Register H1 (PDCRH1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PE)19MD[2	:0]	-	PI	D18MD[2	::0]	-	PE	D17MD[2	:0]	-	PI	D16MD[2	::0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PD19MD[2:0]	000*	R/W	PD19 Mode
				Select the function of the PD19/D19/CS0/IRQ3/POE7/RXD3/AUDATA3 pin.
				000: PD19 I/O (port)
				001: D19 I/O (BSC)
				010: CS0 output (BSC)
				011: IRQ3 input (INTC)
				100: POE7 input (POE2)
				101: RXD3 input (SCIF)
				110: Setting prohibited
				111: AUDATA3 output (AUD)
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 8	PD18MD[2:0]	000*	R/W	PD18 Mode
				Select the function of the PD18/D18/CS1/IRQ2/POE6/TXD3/AUDATA2pin.
				000: PD18 I/O (port)
				001: D18 I/O (BSC)
				010: CS1 output (BSC)
				011: IRQ2 input (INTC)
				100: POE6 input (POE2)
				101: TXD3 output (SCIF)
				110: Setting prohibited
				111: AUDATA2 output (AUD)
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PD17MD[2:0]	000*	R/W	PD17 Mode
				Select the function of the PD17/D17/CS2/IRQ1/POE5/SCK3/AUDATA1 pin.
				000: PD17 I/O (port)
				001: D17 I/O (BSC)
				010: CS2 output (BSC)
				011: IRQ1 input (INTC)
				100: POE5 input (POE2)
				101: SCK3 I/O (SCIF)
				110: Setting prohibited
				111: AUDATA1 output (AUD)
3		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
2 to 0	PD16MD[2:0]	000*	R/W	PD16 Mode
				Select the function of the PD16/D16/CS3/IRQ0/AUDATA0 pin.
				000: PD16 I/O (port)
				001: D16 I/O (BSC)
				010: CS3 output (BSC)
				011: IRQ0 input (INTC)
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: AUDATA0 output (AUD)

• Port D Control Register L4 (PDCRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PE)15MD[2	:0]	-	PE)14MD[2	::0]	-	PE	D13MD[2	:0]	-	PI	D12MD[2	:0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	PD15MD[2:0]	000*	R/W	PD15 Mode
				Select the function of the PD15/D15/TIOC4DS pin.
				000: PD15 I/O (port)
				001: D15 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC4DS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PD14MD[2:0]	000*	R/W	PD14 Mode
				Select the function of the PD14/D14/TIOC4CS pin.
				000: PD14 I/O (port)
				001: D14 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC4CS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PD13MD[2:0]	000*	R/W	PD13 Mode
				Select the function of the PD13/D13/TIOC4BS pin.
				000: PD13 I/O (port)
				001: D13 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC4BS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PD12MD[2:0]	000*	R/W	PD12 Mode
				Select the function of the PD12/D12/TIOC4AS pin.
				000: PD12 I/O (port)
				001: D12 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC4AS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

• Port D Control Register L3 (PDCRL3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PE)11MD[2	:0]	-	PE	D10MD[2	2:0]	-	Р	D9MD[2:	0]	-	Р	D8MD[2:	0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PD11MD[2:0]	000*	R/W	PD11 Mode
				Select the function of the PD11/D11/TIOC3DS pin.
				000: PD11 I/O (port)
				001: D11 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3DS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PD10MD[2:0]	000*	R/W	PD10 Mode
				Select the function of the PD10/D10/TIOC3BS pin.
				000: PD10 I/O (port)
				001: D10 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3BS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PD9MD[2:0]	000*	R/W	PD9 Mode
				Select the function of the PD9/D9/TIOC3CS pin.
				000: PD9 I/O (port)
				001: D9 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3CS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PD8MD[2:0]	000*	R/W	PD8 Mode
				Select the function of the PD8/D8/TIOC3AS pin.
				000: PD8 I/O (port)
				001: D8 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3AS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

• Port D Control Register L2 (PDCRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PI	D7MD[2:	0]	-	Р	D6MD[2:	0]	-	Р	D5MD[2:	0]	-	Р	D4MD[2:	0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PD7MD[2:0]	000*	R/W	PD7 Mode
				Select the function of the PD7/D7/TIC5WS pin.
				000: PD7 I/O (port)
				001: D7 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIC5WS I/O (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PD6MD[2:0]	000*	R/W	PD6 Mode
				Select the function of the PD6/D6/TIC5VS pin.
				000: PD6 I/O (port)
				001: D6 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIC5VS input (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
-				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PD5MD[2:0]	000*	R/W	PD5 Mode
				Select the function of the PD5/D5/TIC5US pin.
				000: PD5 I/O (port)
				001: D5 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIC5US input (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PD4MD[2:0]	000*	R/W	PD4 Mode
				Select the function of the PD4/D4/TIC5W pin.
				000: PD4 I/O (port)
				001: D4 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIC5W input (MTU2S)
				111: Setting prohibited

• Port D Control Register L1 (PDCRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	P	D3MD[2:	0]	-	Р	D2MD[2:	0]	-	Р	D1MD[2:	0]	-	Р	D0MD[2:	0]
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0	0	0*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PD3MD[2:0]	000*	R/W	PD3 Mode
				Select the function of the PD3/D3/TIC5V pin.
				000: PD3 I/O (port)
				001: D3 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIC5V input (MTU2)
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PD2MD[2:0]	000*	R/W	PD2 Mode
				Select the function of the PD2/D2/TIC5U pin.
				000: PD2 I/O (port)
				001: D2 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIC5U input (MTU2)
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PD1MD[2:0]	000*	R/W	PD1 Mode
				Select the function of the PD1/D1 pin.
				000: PD1 I/O (port)
				001: D1 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PD0MD[2:0]	000*	R/W	PD0 Mode
				Select the function of the PD0/D0 pin.
				000: PD0 I/O (port)
				001: D0 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
	The initial cal.			111: Setting prohibited

23.1.12 Port D Pull-Up MOS Control Register H and L (PDPCRH and PDPCRL)

PDPCRH and PDPCRL control on/off of the input pull-up MOS of port D in bits.

(1) SH7243

• Port D Pull-Up MOS Control Register H (PDPCRH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/M⋅	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port D Pull-UP MOS Control Register L (PDPCRL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD15 PCR	PD14 PCR	PD13 PCR	PD12 PCR	PD11 PCR	PD10 PCR	PD9 PCR	PD8 PCR	PD7 PCR	PD6 PCR	PD5 PCR	PD4 PCR	PD3 PCR	PD2 PCR	PD1 PCR	PD0 PCR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	PD15PCR	0	R/W	The corresponding input pull-up MOS turns on when
14	PD14PCR	0	R/W	one of these bits is set to 1.
13	PD13PCR	0	R/W	
12	PD12PCR	0	R/W	
11	PD11PCR	0	R/W	
10	PD10PCR	0	R/W	
9	PD9PCR	0	R/W	
8	PD8PCR	0	R/W	
7	PD7PCR	0	R/W	
6	PD6PCR	0	R/W	
5	PD5PCR	0	R/W	

Bit	Bit Name	Initial Value	R/W	Description
4	PD4PCR	0	R/W	The corresponding input pull-up MOS turns on when
3	PD3PCR	0	R/W	one of these bits is set to 1.
2	PD2PCR	0	R/W	
1	PD1PCR	0	R/W	
0	PD0PCR	0	R/W	_

(2) SH7285

• Port D Pull-Up MOS Control Register H (PDPCRH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD31 PCR	PD30 PCR	PD29 PCR	PD28 PCR	PD27 PCR	PD26 PCR	PD25 PCR	PD24 PCR	-	PD22 PCR	PD21 PCR	PD20 PCR	PD19 PCR	PD18 PCR	PD17 PCR	PD16 PCR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R/W	R	R/W													

		Initial		
Bit	Bit Name	Value	R/W	Description
15	PD31PCR	0	R/W	The corresponding input pull-up MOS turns on when
14	PD30PCR	0	R/W	one of these bits is set to 1.
13	PD29PCR	0	R/W	
12	PD28PCR	0	R/W	
11	PD27PCR	0	R/W	
10	PD26PCR	0	R/W	
9	PD25PCR	0	R/W	
8	PD24PCR	0	R/W	
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	PD22PCR	0	R/W	The corresponding input pull-up MOS turns on when
5	PD21PCR	0	R/W	one of these bits is set to 1.
4	PD20PCR	0	R/W	
3	PD19PCR	0	R/W	
2	PD18PCR	0	R/W	
1	PD17PCR	0	R/W	
0	PD16PCR	0	R/W	

• Port D Pull-Up MOS Control Register L (PDPCRL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD15 PCR	PD14 PCR	PD13 PCR	PD12 PCR	PD11 PCR	PD10 PCR	PD9 PCR	PD8 PCR	PD7 PCR	PD6 PCR	PD5 PCR	PD4 PCR	PD3 PCR	PD2 PCR	PD1 PCR	PD0 PCR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
₽/\//·	D/M	R/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M

		Initial		
Bit	Bit Name	Value	R/W	Description
15	PD15PCR	0	R/W	The corresponding input pull-up MOS turns on when
14	PD14PCR	0	R/W	one of these bits is set to 1.
13	PD13PCR	0	R/W	
12	PD12PCR	0	R/W	_
11	PD11PCR	0	R/W	_
10	PD10PCR	0	R/W	_
9	PD9PCR	0	R/W	_
8	PD8PCR	0	R/W	_
7	PD7PCR	0	R/W	_
6	PD6PCR	0	R/W	_
5	PD5PCR	0	R/W	_
4	PD4PCR	0	R/W	_
3	PD3PCR	0	R/W	_
2	PD2PCR	0	R/W	_
1	PD1PCR	0	R/W	_
0	PD0PCR	0	R/W	_
-		_	_	

(3) SH7286

• Port D Pull-Up MOS Control Register H (PDPCRH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD31 PCR	PD30 PCR	PD29 PCR	PD28 PCR	PD27 PCR	PD26 PCR	PD25 PCR	PD24 PCR	PD23 PCR	PD22 PCR	PD21 PCR	PD20 PCR	PD19 PCR	PD18 PCR	PD17 PCR	PD16 PCR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

Bit	Bit Name	Initial Value	R/W	Description
15	PD31PCR	0	R/W	The corresponding input pull-up MOS turns on when
14	PD30PCR	0	R/W	one of these bits is set to 1.
13	PD29PCR	0	R/W	_
			-	_
12	PD28PCR	0	R/W	
11	PD27PCR	0	R/W	
10	PD26PCR	0	R/W	_
9	PD25PCR	0	R/W	_
8	PD24PCR	0	R/W	_
7	PD23PCR	0	R/W	_
6	PD22PCR	0	R/W	_
5	PD21PCR	0	R/W	_
4	PD20PCR	0	R/W	_
3	PD19PCR	0	R/W	_
2	PD18PCR	0	R/W	
1	PD17PCR	0	R/W	
0	PD16PCR	0	R/W	

Port D Pull-Up MOS Control Register L (PDPCRL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD15 PCR	PD14 PCR	PD13 PCR	PD12 PCR	PD11 PCR	PD10 PCR	PD9 PCR	PD8 PCR	PD7 PCR	PD6 PCR	PD5 PCR	PD4 PCR	PD3 PCR	PD2 PCR	PD1 PCR	PD0 PCR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D/\/\·	DAM	D/M	D/M	DAM	DAM	D/M	D/M	DAM	DAM	DAM	D/M	DAM	D/M	DAM	D/M	D/M

Bit	Bit Name	Initial Value	R/W	Description
15	PD15PCR	0	R/W	The corresponding input pull-up MOS turns on when
14	PD14PCR	0	R/W	one of these bits is set to 1.
13	PD13PCR	0	R/W	_
12	PD12PCR	0	R/W	-
11	PD11PCR	0	R/W	-
10	PD10PCR	0	R/W	_
9	PD9PCR	0	R/W	_
8	PD8PCR	0	R/W	-
7	PD7PCR	0	R/W	_
6	PD6PCR	0	R/W	-
5	PD5PCR	0	R/W	-
4	PD4PCR	0	R/W	_
3	PD3PCR	0	R/W	-
2	PD2PCR	0	R/W	-
1	PD1PCR	0	R/W	_
0	PD0PCR	0	R/W	

23.1.13 Port E I/O Register L (PEIORL)

PEIORL is a 16-bit readable/writable register that is used to set the pins on port C as inputs or outputs. Bits PE15IOR to PE0IOR correspond to pins PE15 to PE0 respectively (multiplexed port pin names except for the port names are abbreviated here). PEIORL is enabled when the port C pins are functioning as general-purpose inputs/outputs (PC15 to PC0) and TIOC input/output in MTU2. In other states, PEIORL is disabled. A given pin on port E will be an output pin if the corresponding bit in PEIORL is set to 1, and an input pin if the bit is cleared to 0. The initial value of PEIORL is H'0000.

23.1.14 Port E Control Register L1 to L4 (PECRL1 to PECRL4)

PECRL1 to PECRL4 are 16-bit readable/writable registers that are used to select the functions of the multiplexed pins on port E.

(1) SH7243

• Port E Control Register L4 (PECRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PE	=15MD[2	:0]	-	PE	14MD[2	:0]	-	PE	=13MD[2	:0]	-	PE	=12MD[2	:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PE15MD[2:0]	000	R/W	PE15 Mode
				Select the function of the PE15/DACK1/IRQOUT/REFOUT/TIOC4D pin.
				000: PE15 I/O (port)
				001: Setting prohibited
				010: DACK1 output (DMAC)
				011: IRQOUT output (INTC)/REFOUT output (BSC)*
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC4D I/O (MTU2)
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 8	PE14MD[2:0]	000	R/W	PE14 Mode
				Select the function of the PE14/DACK0/TIOC4C pin.
				000: PE14 I/O (port)
				001: Setting prohibited
				010: DACK0 output (DMAC)
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC4C I/O (MTU2)
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PE13MD[2:0]	000	R/W	PE13 Mode
				Select the function of the PE13/MRES/TIOC4B pin.
				000: PE13 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: MRES input (system control)
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC4B I/O (MTU2)
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PE12MD[2:0]	000	R/W	PE12 Mode
				Select the function of the PE12/TIOC4A pin.
				000: PE12 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC4A I/O (MTU2)
				111: Setting prohibited

Note: * IRQOUT (INTC) or REFOUT (BSC) is selected by the IRQOUT function control register (IFCR).

• Port E Control Register L3 (PECRL3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PE	11MD[2	:0]	-	PE	10MD[2	:0]	-	Р	E9MD[2:	0]	-	Р	E8MD[2:	0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PE11MD[2:0]	000	R/W	PE11 Mode
				Select the function of the PE11/TIOC3D pin.
				000: PE11 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC3D I/O (MTU2)
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PE10MD[2:0]	000	R/W	PE10 Mode
				Select the function of the PE10/TXD2/TIOC3C pin.
				000: PE10 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: TXD2 output (SCI)
				110: TIOC3C I/O (MTU2)
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PE9MD[2:0]	000	R/W	PE9 Mode
				Select the function of the PE9/TIOC3B pin.
				000: PE9 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC3B I/O (MTU2)
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PE8MD[2:0]	000	R/W	PE8 Mode
				Select the function of the PE8/SCK2/TIOC3A pin.
				000: PE8 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: SCK2 I/O (SCI)
				110: TIOC3A I/O (MTU2)
				111: Setting prohibited

• Port E Control Register L2 (PECRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	Р	E7MD[2:	0]	-	Р	E6MD[2:	0]	-	Р	E5MD[2:	0]	-	Р	E4MD[2:	0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PE7MD[2:0]	000	R/W	PE7 Mode
				Select the function of the PE7/BS/UBCTRG/RXD2/TIOC2B pin.
				000: PE7 I/O (port)
				001: BS output (BSC)
				010: Setting prohibited
				011: UBCTRG output (UBC)
				100: Setting prohibited
				101: RXD2 input (SCI)
				110: TIOC2B I/O (MTU2)
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PE6MD[2:0]	000	R/W	PE6 Mode
				Select the function of the PE6/TIOC3DS/SCK3/TIOC2A pin.
				000: PE6 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3DS I/O (MTU2S)
				101: SCK3 I/O (SCI)
				110: TIOC2A I/O (MTU2)
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PE5MD[2:0]	000	R/W	PE5 Mode
				Select the function of the PE5/TIOC3BS/TXD3/TIOC1B pin.
				000: PE5 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3BS I/O (MTU2S)
				101: TXD3 output (SCIF)
				110: TIOC1B I/O (MTU2)
				111: Setting prohibited
3		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PE4MD[2:0]	000	R/W	PE4 Mode
				Select the function of the PE4/RXD3/TIOC1A pin.
				000: PE4 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: RXD3 input (SCIF)
				110: TIOC1A I/O (MTU2)
				111: Setting prohibited

• Port E Control Register L1 (PECRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	Р	E3MD[2:	0]	-	Р	E2MD[2:	0]	-	Р	E1MD[2:	0]	-	Р	E0MD[2:	0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PE3MD[2:0]	000	R/W	PE3 Mode
				Select the function of the PE3/TEND1/TIOC4DS/TIOC0D pin.
				000: PE3 I/O (port)
				001: Setting prohibited
				010: TEND1 output (DMAC)
				011: Setting prohibited
				100: TIOC4DS I/O (MTU2S)
				101: Setting prohibited
				110: TIOCOD I/O (MTU2)
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PE2MD[2:0]	000	R/W	PE2 Mode
				Select the function of the PE2/DREQ1/TIOC4CS/TIOC0C pin.
				000: PE2 I/O (port)
				001: Setting prohibited
				010: DREQ1 input (DMAC)
				011: Setting prohibited
				100: TIOC4CS I/O (MTU2S)
				101: Setting prohibited
				110: TIOC0C I/O (MTU2)
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PE1MD[2:0]	000	R/W	PE1 Mode
				Select the function of the PE1/TEND0/TIOC4BS/TIOC0B pin.
				000: PE1 I/O (port)
				001: Setting prohibited
				010: TEND0 output (DMAC)
				011: Setting prohibited
				100: TIOC4BS I/O (MTU2S)
				101: Setting prohibited
				110: TIOC0B I/O (MTU2)
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
2 to 0	PE0MD[2:0]	000	R/W	PE0 Mode
				Select the function of the PE0/DREQ0/TIOC4AS/TIOC0A pin.
				000: PE0 I/O (port)
				001: Setting prohibited
				010: DREQ0 input (DMAC)
				011: Setting prohibited
				100: TIOC4AS I/O (MTU2S)
				101: Setting prohibited
				110: TIOC0A I/O (MTU2)
				111: Setting prohibited

SH7285 **(2)**

Port E Control Register L4 (PECRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PE	15MD[2	:0]	-	PE	14MD[2	:0]	-	PE	13MD[2	:0]	-	PE	=12MD[2	:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D/M.	D	D/M/	DAM	D/M	D	D/M	D/M/	D/M	D	DAM	DAM	D/M/	D	DAM	$D\Lambda M$	DAM

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	PE15MD[2:0]	000	R/W	PE15 Mode
				Select the function of the PE15/DACK1/IRQOUT/REFOUT/TIOC4D pin.
				000: PE15 I/O (port)
				001: Setting prohibited
				010: DACK1 output (DMAC)
				011: IRQOUT output (INTC)/REFOUT output (BSC)*
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC4D I/O (MTU2)
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PE14MD[2:0]	000	R/W	PE14 Mode
				Select the function of the PE14/AH/DACK0/TIOC4C pin.
				000: PE14 I/O (port)
				001: AH output (BSC)
				010: DACK0 output (DMAC)
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC4C I/O (MTU2)
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PE13MD[2:0]	000	R/W	PE13 Mode
				Select the function of the PE13/MRES/TIOC4B pin.
				000: PE13 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: MRES (system control)
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC4B I/O (MTU2)
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PE12MD[2:0]	000	R/W	PE12 Mode
				Select the function of the PE12/TIOC4A pin.
				000: PE12 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC4A I/O (MTU2)
				111: Setting prohibited

Note: * IRQOUT (INTC) or REFOUT (BSC) is selected by the IRQOUT function control register (IFCR).

• Port E Control Register L3 (PECRL3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PE	11MD[2	:0]	-	PE	10MD[2	:0]	-	Р	E9MD[2:	0]	-	Р	E8MD[2:	0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D/\//-	P	D/M	D/M	D/M	B	D/M	D/M	D/M	B	D/M	D/M	D/M	R	R/M	D/M	D/M

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PE11MD[2:0]	000	R/W	PE11 Mode
				Select the function of the PE11/TIOC3D pin.
				000: PE11 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC3D I/O (MTU2)
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PE10MD[2:0]	000	R/W	PE10 Mode
				Select the function of the PE10/TXD2/TIOC3C pin.
				000: PE10 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: TXD2 output (SCI)
				110: TIOC3C I/O (MTU2)
-				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PE9MD[2:0]	000	R/W	PE9 Mode
				Select the function of the PE9/TIOC3B pin.
				000: PE9 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC3B I/O (MTU2)
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PE8MD[2:0]	000	R/W	PE8 Mode
				Select the function of the PE8/SCK2/TIOC3A pin.
				000: PE8 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: SCK2 I/O (SCI)
				110: TIOC3A I/O (MTU2)
				111: Setting prohibited
-				

• Port E Control Register L2 (PECRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	Р	E7MD[2:	0]	-	Р	E6MD[2:	0]	-	Р	E5MD[2:	0]	-	Р	E4MD[2:	0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D/M/·	B	D/M	D/M	D/M	P	D/M	D/M	D/M	B	D/M	D/M	D/M	P	D/M	D/M	D/M

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PE7MD[2:0]	000	R/W	PE7 Mode
				Select the function of the PE7/BS/UBCTRG/RXD2/TIOC2B pin.
				000: PE7 I/O (port)
				001: BS output (BSC)
				010: Setting prohibited
				011: UBCTRG output (UBC)
				100: Setting prohibited
				101: RXD2 input (SCI)
				110: TIOC2B I/O (MTU2)
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PE6MD[2:0]	000	R/W	PE6 Mode
				Select the function of the PE6/TIOC3DS/SCK3/TIOC2A pin.
				000: PE6 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3DS I/O (MTU2S)
				101: SCK3 I/O (SCI)
				110: TIOC2A I/O (MTU2)
·				111: Setting prohibited

7 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 6 to 4 PE5MD[2:0] 000 R/W PE5 Mode Select the function of the PE5/TIOC3BS/TXD3/TIOC1B pin. 000: PE5 I/O (port) 001: Setting prohibited 010: Setting prohibited 010: Setting prohibited 100: TIOC3BS I/O (MTU2S) 101: TXD3 output (SCIF) 110: TIOC1B I/O (MTU2) 111: Setting prohibited 3 3 — 0 Reserved This bit is always read as 0. The write value should always be 0. 2 to 0 PE4MD[2:0] 000 R/W PE4 Mode Select the function of the PE4/RXD3/TIOC1A pin. 000: PE4 I/O (port) 001: Setting prohibited 010: Setting prohibited 100: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2) 111: Setting prohibited	Bit	Bit Name	Initial Value	R/W	Description
always be 0. 6 to 4 PE5MD[2:0] 000 R/W PE5 Mode Select the function of the PE5/TIOC3BS/TXD3/TIOC1B pin. 000: PE5 I/O (port) 001: Setting prohibited 010: Setting prohibited 100: TIOC3BS I/O (MTU2S) 101: TXD3 output (SCIF) 110: TIOC1B I/O (MTU2) 111: Setting prohibited 3 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 to 0 PE4MD[2:0] 000 R/W PE4 Mode Select the function of the PE4/RXD3/TIOC1A pin. 000: PE4 I/O (port) 001: Setting prohibited 010: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)	7	_	0	R	Reserved
Select the function of the PE5/TIOC3BS/TXD3/TIOC1B pin. 000: PE5 I/O (port) 001: Setting prohibited 010: Setting prohibited 011: Setting prohibited 100: TIOC3BS I/O (MTU2S) 101: TXD3 output (SCIF) 110: TIOC1B I/O (MTU2) 111: Setting prohibited 3 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 to 0 PE4MD[2:0] 000 R/W PE4 Mode Select the function of the PE4/RXD3/TIOC1A pin. 000: PE4 I/O (port) 001: Setting prohibited 010: Setting prohibited 100: Setting prohibited 100: Setting prohibited 100: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)					
PE5/TIOC3BS/TXD3/TIOC1B pin. 000: PE5 I/O (port) 001: Setting prohibited 010: Setting prohibited 011: Setting prohibited 100: TIOC3BS I/O (MTU2S) 101: TXD3 output (SCIF) 110: TIOC1B I/O (MTU2) 111: Setting prohibited 3 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 to 0 PE4MD[2:0] 000 R/W PE4 Mode Select the function of the PE4/RXD3/TIOC1A pin. 000: PE4 I/O (port) 001: Setting prohibited 010: Setting prohibited 010: Setting prohibited 100: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)	6 to 4	PE5MD[2:0]	000	R/W	PE5 Mode
001: Setting prohibited 010: Setting prohibited 011: Setting prohibited 100: TIOC3BS I/O (MTU2S) 101: TXD3 output (SCIF) 110: TIOC1B I/O (MTU2) 111: Setting prohibited 3 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 to 0 PE4MD[2:0] 000 R/W PE4 Mode Select the function of the PE4/RXD3/TIOC1A pin. 000: PE4 I/O (port) 001: Setting prohibited 010: Setting prohibited 011: Setting prohibited 100: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)					
010: Setting prohibited 011: Setting prohibited 100: TIOC3BS I/O (MTU2S) 101: TXD3 output (SCIF) 110: TIOC1B I/O (MTU2) 111: Setting prohibited 3 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 to 0 PE4MD[2:0] 000 R/W PE4 Mode Select the function of the PE4/RXD3/TIOC1A pin. 000: PE4 I/O (port) 001: Setting prohibited 010: Setting prohibited 011: Setting prohibited 100: Setting prohibited 100: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)					000: PE5 I/O (port)
011: Setting prohibited 100: TIOC3BS I/O (MTU2S) 101: TXD3 output (SCIF) 110: TIOC1B I/O (MTU2) 111: Setting prohibited 3 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 to 0 PE4MD[2:0] 000 R/W PE4 Mode Select the function of the PE4/RXD3/TIOC1A pin. 000: PE4 I/O (port) 001: Setting prohibited 010: Setting prohibited 011: Setting prohibited 100: Setting prohibited 100: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)					001: Setting prohibited
100: TIOC3BS I/O (MTU2S) 101: TXD3 output (SCIF) 110: TIOC1B I/O (MTU2) 111: Setting prohibited 3 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 to 0 PE4MD[2:0] 000 R/W PE4 Mode Select the function of the PE4/RXD3/TIOC1A pin. 000: PE4 I/O (port) 001: Setting prohibited 010: Setting prohibited 100: Setting prohibited 100: Setting prohibited 100: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)					010: Setting prohibited
101: TXD3 output (SCIF) 110: TIOC1B I/O (MTU2) 111: Setting prohibited 3 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 to 0 PE4MD[2:0] 000 R/W PE4 Mode Select the function of the PE4/RXD3/TIOC1A pin. 000: PE4 I/O (port) 001: Setting prohibited 010: Setting prohibited 100: Setting prohibited 100: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)					011: Setting prohibited
110: TIOC1B I/O (MTU2) 111: Setting prohibited 3 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 to 0 PE4MD[2:0] 000 R/W PE4 Mode Select the function of the PE4/RXD3/TIOC1A pin. 000: PE4 I/O (port) 001: Setting prohibited 010: Setting prohibited 011: Setting prohibited 100: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)					100: TIOC3BS I/O (MTU2S)
3 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 to 0 PE4MD[2:0] 000 R/W PE4 Mode Select the function of the PE4/RXD3/TIOC1A pin. 000: PE4 I/O (port) 001: Setting prohibited 010: Setting prohibited 011: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)					101: TXD3 output (SCIF)
3 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 to 0 PE4MD[2:0] 000 R/W PE4 Mode Select the function of the PE4/RXD3/TIOC1A pin. 000: PE4 I/O (port) 001: Setting prohibited 010: Setting prohibited 011: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)					110: TIOC1B I/O (MTU2)
This bit is always read as 0. The write value should always be 0. 2 to 0 PE4MD[2:0] 000 R/W PE4 Mode Select the function of the PE4/RXD3/TIOC1A pin. 000: PE4 I/O (port) 001: Setting prohibited 010: Setting prohibited 100: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)					111: Setting prohibited
always be 0. 2 to 0 PE4MD[2:0] 000 R/W PE4 Mode Select the function of the PE4/RXD3/TIOC1A pin. 000: PE4 I/O (port) 001: Setting prohibited 010: Setting prohibited 100: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)	3	_	0	R	Reserved
Select the function of the PE4/RXD3/TIOC1A pin. 000: PE4 I/O (port) 001: Setting prohibited 010: Setting prohibited 100: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)					-
000: PE4 I/O (port) 001: Setting prohibited 010: Setting prohibited 011: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)	2 to 0	PE4MD[2:0]	000	R/W	PE4 Mode
001: Setting prohibited 010: Setting prohibited 011: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)					Select the function of the PE4/RXD3/TIOC1A pin.
010: Setting prohibited 011: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)					000: PE4 I/O (port)
011: Setting prohibited 100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)					001: Setting prohibited
100: Setting prohibited 101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)					010: Setting prohibited
101: RXD3 input (SCIF) 110: TIOC1A I/O (MTU2)					011: Setting prohibited
110: TIOC1A I/O (MTU2)					100: Setting prohibited
` ,					101: RXD3 input (SCIF)
111: Setting prohibited					110: TIOC1A I/O (MTU2)
					111: Setting prohibited

• Port E Control Register L1 (PECRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	Р	E3MD[2:	0]	-	PE2MD[2:0]			-	PE1MD[2:0]			-	Р	E0MD[2:	0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PE3MD[2:0]	000	R/W	PE3 Mode
				Select the function of the PE3/TEND1/TIOC4DS/TIOC0D pin.
				000: PE3 I/O (port)
				001: Setting prohibited
				010: TEND1 output (DMAC)
				011: Setting prohibited
				100: TIOC4DS I/O (MTU2S)
				101: Setting prohibited
				110: TIOC0D I/O (MTU2)
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PE2MD[2:0]	000	R/W	PE2 Mode
				Select the function of the PE2/DREQ1/TIOC4CS/TIOC0C pin.
				000: PE2 I/O (port)
				001: Setting prohibited
				010: DREQ1 input (DMAC)
				011: Setting prohibited
				100: TIOC4CS I/O (MTU2S)
				101: Setting prohibited
				110: TIOCOC I/O (MTU2)
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PE1MD[2:0]	000	R/W	PE1 Mode
				Select the function of the PE1/TEND0/TIOC4BS/TIOC0B pin.
				000: PE1 I/O (port)
				001: Setting prohibited
				010: TEND0 output (DMAC)
				011: Setting prohibited
				100: TIOC4BS I/O (MTU2S)
				101: Setting prohibited
				110: TIOC0B I/O (MTU2)
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PE0MD[2:0]	000	R/W	PE0 Mode
				Select the function of the PE0/DREQ0/TIOC4AS/TIOC0A pin.
				000: PE0 I/O (port)
				001: Setting prohibited
				010: DREQ0 input (DMAC)
				011: Setting prohibited
				100: TIOC4AS I/O (MTU2S)
				101: Setting prohibited
				110: TIOC0A I/O (MTU2)
_				111: Setting prohibited

(3) SH7286

• Port E Control Register L4 (PECRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PE	15MD[2	:0]	-	PE14MD[2:0]		-	PE13MD[2:0]		-	PE	PE12MD[2:0]			
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PE15MD[2:0]	000	R/W	PE15 Mode
				Select the function of the PE15/DACK1/IRQOUT/REFOUT/TIOC4D pin.
				000: PE15 I/O (port)
				001: Setting prohibited
				010: DACK1 output (DMAC)
				011: IRQOUT output (INTC)/REFOUT output (BSC)*
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC4D I/O (MTU2)
				111: Setting prohibited
11		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 8	PE14MD[2:0]	000	R/W	PE14 Mode
				Select the function of the PE14/ \overline{AH} /DACK0/TIOC4C pin.
				000: PE14 I/O (port)
				001: AH output (BSC)
				010: DACK0 output (DMAC)
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC4C I/O (MTU2)
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PE13MD[2:0]	000	R/W	PE13 Mode
				Select the function of the PE13/MRES/TIOC4B pin.
				000: PE13 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: MRES input (system control)
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC4B I/O (MTU2)
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PE12MD[2:0]	000	R/W	PE12 Mode
				Select the function of the PE12/TIOC4A pin.
				000: PE12 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC4A I/O (MTU2)
				111: Setting prohibited

Note: * IRQOUT (INTC) or REFOUT (BSC) is selected by the IRQOUT function control register (IFCR).

• Port E Control Register L3 (PECRL3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PE	E11MD[2	:0]	-	PE10MD[2:0]		-	PE9MD[2:0]			-	Р	PE8MD[2:0]		
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DAM.	D	D/M	D/M	D/M	D	D/M	D/M	D/M/	D	D/M	D/M	D/M	D	D/M	D/M	D/M/

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PE11MD[2:0]	000	R/W	PE11 Mode
				Select the function of the PE11/TIOC3D pin.
				000: PE11 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC3D I/O (MTU2)
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PE10MD[2:0]	000	R/W	PE10 Mode
				Select the function of the PE10/TXD2/TIOC3C pin.
				000: PE10 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: TXD2 output (SCI)
				110: TIOC3C I/O (MTU2)
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PE9MD[2:0]	000	R/W	PE9 Mode
				Select the function of the PE9/FRAME/TIOC3B pin.
				000: PE9 I/O (port)
				001: FRAME output (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIOC3B I/O (MTU2)
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PE8MD[2:0]	000	R/W	PE8 Mode
				Select the function of the PE8/SCK2/TIOC3A pin.
				000: PE8 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: SCK2 I/O (SCI)
				110: TIOC3A I/O (MTU2)
				111: Setting prohibited

• Port E Control Register L2 (PECRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	Р	E7MD[2:	0]	-	PE6MD[2:0]			-	Р	E5MD[2:	0]	-	Р	E4MD[2:	0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PE7MD[2:0]	000	R/W	PE7 Mode
				Select the function of the PE7/BS/UBCTRG/RXD2/TIOC2B pin.
				000: PE7 I/O (port)
				001: BS output (BSC)
				010: Setting prohibited
				011: UBCTRG output (UBC)
				100: Setting prohibited
				101: RXD2 input (SCI)
				110: TIOC2B I/O (MTU2)
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PE6MD[2:0]	000	R/W	PE6 Mode
				Select the function of the PE6/TIOC3DS/SCK3/TIOC2A pin.
				000: PE6 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3DS I/O (MTU2S)
				101: SCK3 I/O (SCI)
				110: TIOC2A I/O (MTU2)
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PE5MD[2:0]	000	R/W	PE5 Mode
				Select the function of the PE5/TIOC3BS/TXD3/TIOC1B pin.
				000: PE5 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: TIOC3BS I/O (MTU2S)
				101: TXD3 output (SCIF)
				110: TIOC1B I/O (MTU2)
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PE4MD[2:0]	000	R/W	PE4 Mode
				Select the function of the PE4/RXD3/TIOC1A pin.
				000: PE4 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: RXD3 input (SCIF)
				110: TIOC1A I/O (MTU2)
				111: Setting prohibited

• Port E Control Register L1 (PECRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	Р	E3MD[2:	0]	-	Р	E2MD[2:	0]	-	Р	E1MD[2:	0]	-	Р	E0MD[2:	0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PE3MD[2:0]	000	R/W	PE3 Mode
				Select the function of the PE3/TEND1/TIOC4DS/TIOC0D pin.
				000: PE3 I/O (port)
				001: Setting prohibited
				010: TEND1 output (DMAC)
				011: Setting prohibited
				100: TIOC4DS I/O (MTU2S)
				101: Setting prohibited
				110: TIOCOD I/O (MTU2)
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PE2MD[2:0]	000	R/W	PE2 Mode
				Select the function of the PE2/DREQ1/TIOC4CS/TIOC0C pin.
				000: PE2 I/O (port)
				001: Setting prohibited
				010: DREQ1 input (DMAC)
				011: Setting prohibited
				100: TIOC4CS I/O (MTU2S)
				101: Setting prohibited
				110: TIOC0C I/O (MTU2)
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PE1MD[2:0]	000	R/W	PE1 Mode
				Select the function of the PE1/TEND0/TIOC4BS/TIOC0B pin.
				000: PE1 I/O (port)
				001: Setting prohibited
				010: TEND0 output (DMAC)
				011: Setting prohibited
				100: TIOC4BS I/O (MTU2S)
				101: Setting prohibited
				110: TIOC0B I/O (MTU2)
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PE0MD[2:0]	000	R/W	PE0 Mode
				Select the function of the PE0/DREQ0/TIOC4AS/TIOC0A pin.
				000: PE0 I/O (port)
				001: Setting prohibited
				010: DREQ0 input (DMAC)
				011: Setting prohibited
				100: TIOC4AS I/O (MTU2S)
				101: Setting prohibited
				110: TIOC0A I/O (MTU2)
				111: Setting prohibited

23.1.15 Port E Pull-Up MOS Control Register L (PEPCRL)

PFCRL controls the on/off of the input pull-up MOS of the port E in bits.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PE15 PCR	PE14 PCR	PE13 PCR	PE12 PCR	PE11 PCR	PE10 PCR	PE9 PCR	PE8 PCR	PE7 PCR	PE6 PCR	PE5 PCR	PE4 PCR	PE3 PCR	PE2 PCR	PE1 PCR	PE0 PCR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		-
Bit	Bit Name	Value	R/W	Description
15	PE15PCR	0	R/W	The corresponding input pull-up MOS turns on when
14	PE14PCR	0	R/W	one of these bits is set to 1.
13	PE13PCR	0	R/W	_
12	PE12PCR	0	R/W	_
11	PE11PCR	0	R/W	_
10	PE10PCR	0	R/W	_
9	PE9PCR	0	R/W	_
8	PE8PCR	0	R/W	_
7	PE7PCR	0	R/W	_
6	PE6PCR	0	R/W	_
5	PE5PCR	0	R/W	_
4	PE4PCR	0	R/W	_
3	PE3PCR	0	R/W	_
2	PE2PCR	0	R/W	_
1	PE1PCR	0	R/W	_
0	PE0PCR	0	R/W	_

23.1.16 Large Current Port Control Register (HCPCR)

HCPCR is a 16-bit readable/writable register that is used to control the large current port. It controls bits PD10 to PD15, PE0 to PE3, PE5, PE6, PE9, PE11 to PE15 in SH7243, PD10 to PD15, PD24 to PD29, PE0 to PE3, PE5, PE6, PE9, PE11 to PE15 in SH7285, and PD10 to PD15, PD24 to PD29, PE0 to PE3, PE5, PE6, and PE9 in SH7286.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	MZI ZDH	MZI ZDL	MZI ZEH	MZI ZEL
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	MZIZDH	1	R/W	Port D Large Current Port High Impedance H
				Selects whether to set the large current port of PD24 to PD29 to the high-impedance state regardless of the setting of the PFC during the oscillation stop detection and software standby mode.
				0: Set to the high-impedance state
				1: Do not set to the high-impedance state
				The pin state is retained during the oscillation stop detection when this bit is set to 1. See appendix A, Pin States, for details on the software standby mode.
2	MZIZEL	1	R/W	Port D Large Current Port High Impedance L
				Selects whether to set the large current port of PD10 to PD15 to the high-impedance state regardless of the setting of the PFC during the oscillation stop detection and software standby mode.
				0: Set to the high-impedance state
				1: Do not set to the high-impedance state
				The pin state is retained during the oscillation stop detection when this bit is set to 1. See appendix A, Pin States, for details on the software standby mode

Bit	Bit Name	Initial Value	R/W	Description
1	MZIZEH	1	R/W	Port E Large Current Port High Impedance H
				Selects whether to set the large current port of PE9, PE11 to PE15 to the high-impedance state regardless of the setting of the PFC during the oscillation stop detection and software standby mode.
				0: Set to the high-impedance state
				1: Do not set to the high-impedance state
				The pin state is retained during the oscillation stop detection when this bit is set to 1. See appendix A, Pin States, for details on the software standby mode
0	MZIZEL	1	R/W	Port E Large Current Port High Impedance L
				Selects whether to set the large current port of PE0 to PE3, PE5 and PE6 to the high-impedance state regardless of the setting of the PFC during the oscillation stop detection and software standby mode.
				0: Set to the high-impedance state
				1: Do not set to the high-impedance state
				The pin state is retained during the oscillation stop detection when this bit is set to 1. See appendix A, Pin States, for details on the software standby mode.

23.1.17 IRQOUT Function Control Register (IFCR)

1... ! 4 ! ... 1

IFCR is a 16-bit readable/writable register that is used to control the \overline{IRQOUT} pin output when it is selected as the multiplexed pin function by port D control register H4 (PDCRH4) and port E control register L4 (PECRL4). When PDCRH4 or PECRL4 selects another function, the IFCR setting does not affect the pin function.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[-	-	-	-	-	-	-	-	-	-	-	-	IRQ MD3	IRQ MD2	IRQ MD1	IRQ MD0	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	

Bit Name Value R/W Description 15 to 4 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 3 IRQMD3 0 R/W Port D IRQOUT Pin Function Select 2 IRQMD2 0 R/W Select the IRQOUT pin function when bits 10, 9 and 8 (PD30MD2, PD30MD1 and PD30MD0) in PDCRH4 are set to 0, 1, and 1. 00: Interrupt request accept output 01: Refresh signal output			Initial		
These bits are always read as 0. The write value should always be 0. 3 IRQMD3 0 R/W Port D IRQOUT Pin Function Select 2 IRQMD2 0 R/W Select the IRQOUT pin function when bits 10, 9 and 8 (PD30MD2, PD30MD1 and PD30MD0) in PDCRH4 are set to 0, 1, and 1. 00: Interrupt request accept output	Bit	Bit Name	Value	R/W	Description
should always be 0. 3 IRQMD3 0 R/W Port D IRQOUT Pin Function Select 2 IRQMD2 0 R/W Select the IRQOUT pin function when bits 10, 9 and 8 (PD30MD2, PD30MD1 and PD30MD0) in PDCRH4 are set to 0, 1, and 1. 00: Interrupt request accept output	15 to 4	_	All 0	R	Reserved
2 IRQMD2 0 R/W Select the IRQOUT pin function when bits 10, 9 and 3 (PD30MD2, PD30MD1 and PD30MD0) in PDCRH4 are set to 0, 1, and 1. 00: Interrupt request accept output					
(PD30MD2, PD30MD1 and PD30MD0) in PDCRH4 are set to 0, 1, and 1. 00: Interrupt request accept output	3	IRQMD3	0	R/W	Port D IRQOUT Pin Function Select
·····	2	IRQMD2	0	R/W	
01: Refresh signal output					00: Interrupt request accept output
					01: Refresh signal output
10: Interrupt request accept output or refresh signal output (depends on the operating state)					
11: Always high-level output					11: Always high-level output
1 IRQMD1 0 R/W Port E IRQOUT Pin Function Select	1	IRQMD1	0	R/W	Port E IRQOUT Pin Function Select
·	0	IRQMD0	0	R/W	Select the IRQOUT pin function when bits 14, 13 and 12 (PE15MD2, PE15MD1 and PE15MD0) in PECRL4 are set to 0, 1, and 1.
00: Interrupt request accept output					00: Interrupt request accept output
01: Refresh signal output					01: Refresh signal output
10: Interrupt request accept output or refresh signal output (depends on the operating state)					
11: Always high-level output					11: Always high-level output

23.2 **Pull-Up MOS Control by Pin Function**

Table 23.18 shows the pull-up MOS control by pin function and the pull-up MOS control in each operating mode.

Table 23.18 Pull-Up MOS Control

					When Oscillation	When POE	
Pin Function	Power-On Reset	Manual Reset	Software Reset	Class	Stop is Detected	Function is	
-				Sleep			Operation
I/O port input (port)	Off	On/off	On/off	On/off	On/off	On/off	On/off
BREQ input, WAIT input (BSC)							
DREQ0 to DREQ3 input (DMAC)							
IRQ0 to IRQ7 input (INTC)							
MRES input (system control)							
POE0 to POE8 input (POE2)							
RXD0 to RXD4 input, SCK0 to							
SCK4 input (SCI, SCIF)							
CRx0 input (RCAN)							
ADTRG input (ADC)							
SCS input, SSI input, SSO input,							
SSCK input (SSU)							
TDI input, TMS input, TCK input,							
TRST input (H-UDI)							

Mar 23, 2011

Pin Function	Power-On Reset	Manual Reset	Software Reset	Sleep	When Oscillation Stop is Detected	When POE Function is Used	Normal Operation
I/O port output, address output, CK output, RD output (BSC),	Off	On/off*	On/off*	On/off*	On/off*	On/off*	On/off*
WRHH, WRHL, WRH, WRL output (BSC),							
DQMUU, DQMUL, DQMLU, DQMLL output (BSC),							
RD/WR output, CSO to CS7 output, BS output, FRAME output (BSC),							
$\overline{\text{AH}}$ output, $\overline{\text{BACK}}$ output, REFOUT output (BSC),							
CKE output, CASU output, CASL output, RASU output, RASL output (BSC),							
DACK0 to DACK3 output, TEND0, TEND1 (DMAC),							
IRQOUT output (INTC),							
UBCTRG output (UBC),							
SCK0 to SCK4 output, TXD0 to TXD4 output (SCI, SCIF),							
USPND output (USB),							
CTx0 output (RCAN), SCS output, SSI output, SSO output, SSCK output (SSU)							
AUDSYNC output, AUDCK output, AUDATA0 to AUDATA3 output							

(AUD), TDO output (H-UDI)

Pin Function	Power-On Reset	Manual Reset	Software Reset	Sleep	When Oscillation Stop is Detected	When POE Function is Used	Normal Operation
PB2, PB3 input (port)	Off	Off	Off	Off	Off	Off	Off
Data bus input/output							
TIC5US, TIC5VS, TIC5WS input (MTU2S)							
TIOC3AS, TIOC3BS, TIOC3CS, TIOC3DS input/output (MTU2S)							
TIOC4AS, TIOC4BS, TIOC4CS, TIOC4DS input/output (MTU2S)							
TCLKA, TCLKB, TCLKC, TCLKD input (MTU2)							
TIC5U, TIC5V, TIC5W input (MTU2)							
TIOC0A, TIOC0B, TIOC0C, TIOC0D input/output (MTU2)							
TIOC1A, TIOC1B, TIOC1C, TIOC1D input/output (MTU2)							
TIOC3A, TIOC3B, TIOC3C, TIOC3D input/output (MTU2)							
TIOC4A, TIOC4B, TIOC4C, TIOC4D input/output (MTU2)							
SCL input/output, SDA input/output (IIC3)	t						

[Legend]

Off: Input pull-up MOS is always off.

On/off: Input pull-up MOS is on when the value of pull-up MOS control register is 1 and the pin is

in input state or high impedance and off in other states.

On/off*: Input pull-up MOS is on when the value of pull-up MOS control register is 1 and the pin is

in input state or high impedance and off in other states.

Note: For SCK (SCI, SCIF), SCS, SSI, SSO, and SSCK (SSU) functions, when the pull-up MOS

control register value is 1, if the input/output is switched, the on/off of the pull-up MOS also

switched.

23.3 **Usage Notes**

OR Type

- 1. In this LSI, the same function is available as a multiplexed function on multiple pins. This approach is intended to increase the number of selectable pin functions and to allow the easier design of boards. Note the following points when two or more pins are specified for one function.
- When the pin function is input

TIC5V, TIC5W, TIC5VS, TIC5WS

Signals input to several pins are formed as one signal through OR or AND logic and the signal is transmitted into the LSI. Therefore, a signal that differs from the input signals may be transmitted to the LSI depending on the input signals in other pins that have the same functions. Table 23.19 shows the transmit forms of input functions allocated to several pins. When using one of the functions shown below in multiple pins, use it with care of signal polarity considering the transmit forms.

AND Type

Table 23.19 Transmission Format of Input Function Allocated on Multiple Pins

On Type	AND Type
SCK0, SCK3, RXD0, RXD2, RXD3, POE0	IRQ0 to IRQ6, DREQ0, DREQ1, ADTRG
POE4 POE8, TIOC3AS to TIOC4DS, TIC5U,	

OR Type: Signals input to several pins are formed as one signal through OR logic and the

signal is transmitted into the LSI.

AND Type: Signals input to several pins are formed as one signal through AND logic and

the signal is transmitted into the LSI.

When the pin function is output Each selected pin can output the same function.

- 2. When the port input is switched from the low level to the DREQ edge or the IRQ edge for the pins that are multiplexed with I/O and DREQ or IRQ, the corresponding edge is detected.
- 3. Do not set functions other than those specified in tables 23.1 to 23.16. Otherwise, correct operation cannot be guaranteed.

Section 24 I/O Ports

SH7243 has six ports: A, B, C, D, E, and F. Port A is an 8-bit, port B is a 7-bit, ports C to E are 16-bit I/O ports, and port F is an 8-bit input-only port.

SH7285 has six ports: A, B, C, D, E, and F. Port A is a 17-bit, port B is an 11-bit, port C is a 16-bit, port D is a 32-bit and port E is a 16-bit I/O port, and port F is an 8-bit input-only port.

SH7286 has six ports: A, B, C, D, E, and F. Port A is a 19-bit, port B is an 18-bit, port C is a 16-bit, port D is a 32-bit and port E is a 16-bit I/O port, and port F is a 12-bit input-only port.

All port pins are multiplexed with other pin functions. The functions of the multiplex pins are selected by means of the pin function controller (PFC). Each port is provided with data registers for storing the pin data.

24.1 Port A

Port A of SH7243 is an I/O port with 8 pins shown in figure 24.1.




Figure 24.1 Port A (SH7243)

Port A of SH7285 is an I/O port with 17 pins shown in figure 24.2.




Figure 24.2 Port A (SH7285)

Port A of SH7286 is an I/O port with 19 pins shown in figure 24.3.




Figure 24.3 Port A (SH7286)

24.1.1 **Register Descriptions**

Port A is an 8-bit I/O port in SH7243, 17-bit I/O port in SH7285 and 19-bit I/O port in SH7286. Port A has the following registers. See section 30, List of Registers for details on the register address and states in each operating mode.

Table 24.1 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port A data register H	PADRH	R/W	H'0000	H'FFFE3800	8, 16, 32
Port A data register L	PADRL	R/W	H'0000	H'FFFE3802	8, 16
Port A port register H	PAPRH	R	H'xxxx	H'FFFE381C	8, 16, 32
Port A port register L	PAPRL	R	H'xxxx	H'FFFE381E	8, 16

24.1.2 Port A Data Registers H and L (PADRH and PADRL)

PADRH and PADRL are 16-bit readable/writable registers that store port A data. In SH7243, bits PA15DR to PA12DR and PA9DR to PA6DR correspond to pins PA15 to PA12 and PA9 to PA6 respectively (description of multiplexed functions are abbreviated here). In SH7285, bits PA23DR to PA21DR, PA15DR to PA12DR and PA9DR to PA0DR correspond to pins PA23 to PA21, PA15 to PA12 and PA9 to PA0 respectively (description of multiplexed functions are abbreviated here). In SH7286, bits PA23DR to PA21DR and PA15DR to PA0DR correspond to pins PA23 to PA21 and PA15 to PA0 respectively (description of multiplexed functions are abbreviated here).

When a pin function is general output, if a value is written to PADRH or PADRL, the value is output directly from the pin, and if PADRH or PADRL is read, the register value is returned directly regardless of the pin state.

When a pin function is general input, if PADRH or PADRL is read, the pin state, not the register value, is returned directly. If a value is written to PADRH or PADRL, although that value is written into PADRH or PADRL, it does not affect the pin state. Table 24.2 summarizes read/write operations of port A data register.

PADRH (SH7243)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

PADRH (SH7285 and SH7286)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	PA23 DR	PA22 DR	PA21 DR	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	PA23DR	0	R/W	See table 24.2.
6	PA22DR	0	R/W	-
5	PA21DR	0	R/W	-
4 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• PADRL (SH7243)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PA15 DR	PA14 DR	PA13 DR	PA12 DR	-	-	PA9 DR	PA8 DR	PA7 DR	PA6 DR	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	PA15DR	0	R/W	See table 24.2.
14	PA14DR	0	R/W	_
13	PA13DR	0	R/W	_
12	PA12DR	0	R/W	_
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	PA9DR	0	R/W	See table 24.2.
8	PA8DR	0	R/W	_
7	PA7DR	0	R/W	_
6	PA6DR	0	R/W	_
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• PADRL (SH7285)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PA15 DR	PA14 DR	PA13 DR	PA12 DR	-	-	PA9 DR	PA8 DR	PA7 DR	PA6 DR	PA5 DR	PA4 DR	PA3 DR	PA2 DR	PA1 DR	PA0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R/W	R/W	R/W	R/W	R	R	R/W									

Bit	Bit Name	Initial Value	R/W	Description
15	PA15DR	0	R/W	See table 24.2.
14	PA14DR	0	R/W	_
13	PA13DR	0	R/W	_
12	PA12DR	0	R/W	_
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	PA9DR	0	R/W	See table 24.2.
8	PA8DR	0	R/W	_
7	PA7DR	0	R/W	_
6	PA6DR	0	R/W	_
5	PA5DR	0	R/W	_
4	PA4DR	0	R/W	_
3	PA3DR	0	R/W	_
2	PA2DR	0	R/W	_
1	PA1DR	0	R/W	_
0	PA0DR	0	R/W	

PADRL (SH7286)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PA15 DR	PA14 DR	PA13 DR	PA12 DR	PA11 DR	PA10 DR	PA9 DR	PA8 DR	PA7 DR	PA6 DR	PA5 DR	PA4 DR	PA3 DR	PA2 DR	PA1 DR	PA0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/M⋅	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M/

Bit	Bit Name	Initial Value	R/W	Description
15	PA15DR	0	R/W	See table 24.2.
14	PA14DR	0	R/W	-
13	PA13DR	0	R/W	-
12	PA12DR	0	R/W	-
11	PA11DR	0	R/W	-
10	PA10DR	0	R/W	-
9	PA9DR	0	R/W	-
8	PA8DR	0	R/W	-
7	PA7DR	0	R/W	-
6	PA6DR	0	R/W	-
5	PA5DR	0	R/W	
4	PA4DR	0	R/W	-
3	PA3DR	0	R/W	
2	PA2DR	0	R/W	_
1	PA1DR	0	R/W	-
0	PA0DR	0	R/W	_

Table 24.2 Port A Data Registers H and L (PADRH and PADRL) Read/Write Operations

PADRH bits 7 to 5 and PADRL bits 15 to 0

PAIORH, PAIORL	Pin Function	Read	Write
0	General input	Pin state	Can write to PADRH and PADRL, but it has no effect on pin state.
	Other than general input	Pin state	Can write to PADRH and PADRL, but it has no effect on pin state.
1	General output	PADRH or PADRL value	The value written is output from the pin.
	Other than general output	PADRH or PADRL value	Can write to PADRH and PADRL, but it has no effect on pin state.

24.1.3 Port A Port Registers H and L (PAPRH and PAPRL)

PAPRH and PAPRL are 16-bit read-only registers, which return the states of the pins. However, when the SCIF function is selected for PA8, the TE bit in SCSCR is 0, and the SPB2IO bit in SCSPTR is 0, the states of the corresponding pins cannot be read out. In SH7243, bits PA15PR to PA12PR and PA9PR to PA6PR correspond to pins PA15 to PA12 and PA9 to PA6 respectively (description of multiplexed functions are abbreviated here). In SH7285, bits PA23PR to PA21PR, PA15PR to PA12PR and PA9PR to PA0PR correspond to pins PA23 to PA21, PA15 to PA12 and PA9 to PA0 respectively (description of multiplexed functions are abbreviated here). In SH7286, bits PA23PR to PA21PR and PA15PR to PA0PR correspond to pins PA23 to PA21 and PA15 to PA0 respectively (description of multiplexed functions are abbreviated here).

PAPRH (SH7243)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	-	-	-	-	-	-	-	-	-	-	-1	-	-	-	-	-	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

PAPRH (SH7285 and SH7286)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	PA23 PR	PA22 PR	PA21 PR	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	*	*	*	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
7	PA23PR	Pin state	R	The pin state is returned regardless of the PFC setting.
6	PA22PR	Pin state	R	These bits cannot be modified.
5	PA21PR	Pin state	R	-
4 to 0	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

• PAPRL (SH7243)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PA15 PR	PA14 PR	PA13 PR	PA12 PR	-	-	PA9 PR	PA8 PR	PA7 PR	PA6 PR	-	-	-	-	-	-
Initial value:	*	*	*	*	0	0	*	*	*	*	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	PA15PR	Pin state	R	The pin state is returned regardless of the PFC setting.
14	PA14PR	Pin state	R	These bits cannot be modified.
13	PA13PR	Pin state	R	-
12	PA12PR	Pin state	R	-
11, 10	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
9	PA9PR	Pin state	R	The pin state is returned regardless of the PFC setting.
8	PA8PR	Pin state	R	These bits cannot be modified.
7	PA7PR	Pin state	R	-
6	PA6PR	Pin state	R	-
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

• PAPRL (SH7285)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PA15 PR	PA14 PR	PA13 PR	PA12 PR	-	-	PA9 PR	PA8 PR	PA7 PR	PA6 PR	PA5 PR	PA4 PR	PA3 PR	PA2 PR	PA1 PR	PA0 PR
Initial value:	*	*	*	*	0	0	*	*	*	*	*	*	*	*	*	*
R/W·	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	PA15PR	Pin state	R	The pin state is returned regardless of the PFC setting.
14	PA14PR	Pin state	R	These bits cannot be modified.
13	PA13PR	Pin state	R	-
12	PA12PR	Pin state	R	-
11, 10	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
9	PA9PR	Pin state	R	The pin state is returned regardless of the PFC setting.
8	PA8PR	Pin state	R	These bits cannot be modified.
7	PA7PR	Pin state	R	_
6	PA6PR	Pin state	R	_
5	PA5PR	Pin state	R	
4	PA4PR	Pin state	R	-
3	PA3PR	Pin state	R	_
2	PA2PR	Pin state	R	-
1	PA1PR	Pin state	R	-
0	PA0PR	Pin state	R	_

• PAPRL (SH7286)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PA15 PR	PA14 PR	PA13 PR	PA12 PR	PA11 PR	PA10 PR	PA9 PR	PA8 PR	PA7 PR	PA6 PR	PA5 PR	PA4 PR	PA3 PR	PA2 PR	PA1 PR	PA0 PR
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W·	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
DIL	DIL INAIIIE	value	IT/ VV	Description
15	PA15PR	Pin state	R	The pin state is returned regardless of the PFC setting.
14	PA14PR	Pin state	R	These bits cannot be modified.
13	PA13PR	Pin state	R	
12	PA12PR	Pin state	R	-
11	PA11PR	Pin state	R	-
10	PA10PR	Pin state	R	-
9	PA9PR	Pin state	R	-
8	PA8PR	Pin state	R	-
7	PA7PR	Pin state	R	-
6	PA6PR	Pin state	R	-
5	PA5PR	Pin state	R	-
4	PA4PR	Pin state	R	-
3	PA3PR	Pin state	R	-
2	PA2PR	Pin state	R	-
1	PA1PR	Pin state	R	-
0	PA0PR	Pin state	R	-

24.2 Port B

Port B of SH7243 is an I/O port with 7 pins shown in figure 24.4.




Figure 24.4 Port B (SH7243)

Port B of SH7285 is an I/O port with 11 pins shown in figure 24.5.




Figure 24.5 Port B (SH7285)

Port B of SH7286 is an I/O port with 18 pins shown in figure 24.6.




Figure 24.6 Port B (SH7286)

24.2.1 Register Descriptions

Port B is a 7-bit I/O port in SH7243, 11-bit I/O port in SH7285 and 18-bit I/O port in SH7286. Port B has the following registers. See section 30, List of Registers for details on the register address and states in each operating mode.

Table 24.3 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port B data register H	PBDRH	R/W	H'0000	H'FFFE3880	8, 16, 32
Port B data register L	PBDRL	R/W	H'0000	H'FFFE3882	8, 16
Port B port register H	PBPRH	R	_	H'FFFE389C	8, 16, 32
Port B port register L	PBPRL	R		H'FFFE389E	8, 16

24.2.2 Port B Data Registers H and L (PBDRH and PBDRL)

PBDRH and PBDRL are 16-bit readable/writable registers that store port B data. In SH7243, bits PB12DR, PB11DR, PB8DR to PB6DR, PB1DR and PB0DR correspond to pins PB12, PB11, PB8 to PB6, PB1 and PB0 respectively (description of multiplexed functions are abbreviated here). In SH7285, bits PB12DR to PB6DR and PB3DR to PB0DR correspond to pins PB12 to PB6, and PB3 to PB0 respectively (description of multiplexed functions are abbreviated here). In SH7286, bits PB19DR to PB6DR and PB3DR to PB0DR correspond to pins PB19 to PB6 and PB3 to PB0 respectively (description of multiplexed functions are abbreviated here).

When a pin function is general output, if a value is written to PBDRH or PBDRL, the value is output directly from the pin, and if PBDRH or PBDRL is read, the register value is returned directly regardless of the pin state.

When a pin function is general input, if PBDRH or PBDRL is read, the pin state, not the register value, is returned directly. If a value is written to PBDRH or PBDRL, although that value is written into PBDRH or PBDRL, it does not affect the pin state. Table 24.4 summarizes read/write operations of port B data register.

PBDRH (SH7243 and SH7285)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

PBDRH (SH7286)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	PB19 DR	PB18 DR	PB17 DR	PB16 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W

Bit Name	Initial Value	R/W	Description
_	All 0	R	Reserved
			These bits are always read as 0. The write value should always be 0.
PB19DR	0	R/W	See table 24.4.
PB18DR	0	R/W	-
PB17DR	0	R/W	-
PB16DR	0	R/W	
	PB19DR PB18DR PB17DR	PB19DR 0 PB17DR 0 PB17DR 0	Bit Name Value R/W — All 0 R PB19DR 0 R/W PB18DR 0 R/W PB17DR 0 R/W

PBDRL (SH7243)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	PB12 DR	PB11 DR	-	-	PB8 DR	PB7 DR	PB6 DR	-	-	-	-	PB1 DR	PB0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R/W	R/W	R	R	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Deparintion
	DIL Name	value	rs/ VV	Description
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12	PB12DR	0	R/W	See table 24.4.
11	PB11DR	0	R/W	_
10, 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	PB8DR	0	R/W	See table 24.4.
7	PB7DR	0	R/W	_
6	PB6DR	0	R/W	_
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	PB1DR	0	R/W	See table 24.4.
0	PB0DR	0	R/W	_

• PBDRL (SH7285)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	PB12 DR	PB11 DR	PB10 DR	PB9 DR	PB8 DR	PB7 DR	PB6 DR	-	-	PB3 DR	PB2 DR	PB1 DR	PB0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit Name	Initial Value	R/W	Description
_	All 0	R	Reserved
			These bits are always read as 0. The write value should always be 0.
PB12DR	0	R/W	See table 24.4.
PB11DR	0	R/W	_
PB10DR	0	R/W	_
PB9DR	0	R/W	_
PB8DR	0	R/W	_
PB7DR	0	R/W	_
PB6DR	0	R/W	_
_	All 0	R	Reserved
			These bits are always read as 0. The write value should always be 0.
PB3DR	0	R	These bits are always read as 0. The write value should
PB2DR	0	R	always be 0.
PB1DR	0	R/W	See table 24.4.
PB0DR	0	R/W	
	PB12DR PB11DR PB10DR PB9DR PB8DR PB7DR PB6DR PB3DR PB2DR PB1DR	Bit Name Value — All 0 PB12DR 0 PB11DR 0 PB10DR 0 PB9DR 0 PB7DR 0 PB6DR 0 PB6DR 0 PB3DR 0 PB2DR 0 PB1DR 0 PB1DR 0 PB1DR 0	Bit Name Value R/W — All 0 R PB12DR 0 R/W PB11DR 0 R/W PB10DR 0 R/W PB9DR 0 R/W PB7DR 0 R/W PB6DR 0 R/W — All 0 R PB3DR 0 R PB2DR 0 R PB1DR 0 R PB1DR 0 R/W

• PBDRL (SH7286)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PB15 DR	PB14 DR	PB13 DR	PB12 DR	PB11 DR	PB10 DR	PB9 DR	PB8 DR	PB7 DR	PB6 DR	-	-	PB3 DR	PB2 DR	PB1 DR	PB0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W·	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
DIL	DIL INAME	value	IT/ VV	Description
15	PB15DR	0	R/W	See table 24.4.
14	PB14DR	0	R/W	_
13	PB13DR	0	R/W	_
12	PB12DR	0	R/W	_
11	PB11DR	0	R/W	_
10	PB10DR	0	R/W	_
9	PB9DR	0	R/W	_
8	PB8DR	0	R/W	_
7	PB7DR	0	R/W	_
6	PB6DR	0	R/W	_
5, 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	PB3DR	0	R	These bits are always read as 0. The write value should
2	PB2DR	0	R	always be 0.
1	PB1DR	0	R/W	See table 24.4.
0	PB0DR	0	R/W	_
	_	_		

Table 24.4 Port B Data Registers H and L (PBDRH and PBDRL) Read/Write Operations

• PBDRH bits 3 to 0 and PBDRL bits 15 to 6 and 3 to 0

PBDRH, PBDRL	Pin Function	Read	Write
0	General input	Pin state	Can write to PBDRH or PBDRL, but it has no effect on pin state.
	Other than general input	Pin state	Can write to PBDRH or PBDRL, but it has no effect on pin state.
1	General output	PBDRH/PBDRL value	The value written is output from the pin.
	Other than general output	PBDRH/PBDRL value	Can write to PBDRH or PBDRL, but it has no effect on pin state.

24.2.3 Port B Port Registers H and L (PBPRH and PBPRL)

PBPRH and PBPRL are 16-bit read-only registers, which always return the states of the pins regardless of the PFC setting. In SH7243, bits PB12PR to PB11PR, PB8PR to PB6PR, PB1PR and PB0PR correspond to pins PB12 to PB11, PB8 to PB6, PB1PR and PB0PR respectively (description of multiplexed functions are abbreviated here). In SH7285, bits PB12PR to PB6PR, PB3PR to PB0PR correspond to pins PB12 to PB6, PB3 to PB0 respectively (description of multiplexed functions are abbreviated here). In SH7286, bits PB19PR to PB6PR and PB3PR to PB0PR correspond to pins PB19 to PB6 and PB3 to PB0 respectively (description of multiplexed functions are abbreviated here).

• PBPRH (SH7243 and SH7285)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

• PBPRH (SH7286)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	PB19 PR	PB18 PR	PB17 PR	PB16 PR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	*	*	*	*
R/W⋅	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 4	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
3	PB19PR	Pin state	R	The pin state is returned regardless of the PFC setting.
2	PB18PR	Pin state	R	These bits cannot be modified.
1	PB17PR	Pin state	R	_
0	PB16PR	Pin state	R	

• PBPRL (SH7243)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	PB12 PR	PB11 PR	-	-	PB8 PR	PB7 PR	PB6 PR	-	-	-	-	PB1 PR	PB0 PR
Initial value:	0	0	0	*	*	0	0	*	*	*	0	0	0	0	*	*
R/W·	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
12	PB12PR	Pin state	R	The pin state is returned regardless of the PFC setting.
11	PB11PR	Pin state	R	These bits cannot be modified.
10, 9	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
8	PB8PR	Pin state	R	The pin state is returned regardless of the PFC setting.
7	PB7PR	Pin state	R	These bits cannot be modified.
6	PB6PR	Pin state	R	_
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
1	PB1PR	Pin state	R	The pin state is returned regardless of the PFC setting.
0	PB0PR	Pin state	R	These bits cannot be modified.

PBPRL (SH7285)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	PB12 PR	PB11 PR	PB10 PR	PB9 PR	PB8 PR	PB7 PR	PB6 PR	-	-	PB3 PR	PB2 PR	PB1 PR	PB0 PR
Initial value:	0	0	0	*	*	*	*	*	*	*	0	0	*	*	*	*
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
12	PB12PR	Pin state	R	The pin state is returned regardless of the PFC setting.
11	PB11PR	Pin state	R	These bits cannot be modified.
10	PB10PR	Pin state	R	-
9	PB9PR	Pin state	R	-
8	PB8PR	Pin state	R	-
7	PB7PR	Pin state	R	-
6	PB6PR	Pin state	R	-
5, 4	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
3	PB3PR	Pin state	R	The pin state is returned regardless of the PFC setting.
2	PB2PR	Pin state	R	These bits cannot be modified.
1	PB1PR	Pin state	R	-
0	PB0PR	Pin state	R	-
	_			

• PBPRL (SH7286)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PB15 PR	PB14 PR	PB13 PR	PB12 PR	PB11 PR	PB10 PR	PB9 PR	PB8 PR	PB7 PR	PB6 PR	-	-	PB3 PR	PB2 PR	PB1 PR	PB0 PR
Initial value:	*	*	*	*	*	*	*	*	*	*	0	0	*	*	*	*
R/W·	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	PB15PR	Pin state	R	The pin state is returned regardless of the PFC setting.
14	PB14PR	Pin state	R	These bits cannot be modified.
13	PB13PR	Pin state	R	-
12	PB12PR	Pin state	R	-
11	PB11PR	Pin state	R	-
10	PB10PR	Pin state	R	-
9	PB9PR	Pin state	R	-
8	PB8PR	Pin state	R	
7	PB7PR	Pin state	R	-
6	PB6PR	Pin state	R	-
5, 4	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
3	PB3PR	Pin state	R	The pin state is returned regardless of the PFC setting.
2	PB2PR	Pin state	R	These bits cannot be modified.
1	PB1PR	Pin state	R	-
0	PB0PR	Pin state	R	

24.3 Port C

Port C of SH7243 is an I/O port with 16 pins shown in figure 24.7.




Figure 24.7 Port C (SH7243)

Port C of SH7285 and SH7286 are I/O ports with 16 pins shown in figure 24.8.




Figure 24.8 Port C (SH7285 and SH7286)

24.3.1 Register Descriptions

Port C is a 16-bit I/O port in SH7243, SH7285 and SH7286. Port C has the following registers. See section 30, List of Registers for details on the register address and states in each operating mode.

Table 24.5 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port C data register L	PCDRL	R/W	H'0000	H'FFFE3902	8, 16
Port C port register L	PCPRL	R	_	H'FFFE391E	8, 16

24.3.2 Port C Data Register L (PCDRL)

PCDRL is a 16-bit readable/writable register that store port C data. In SH7243, SH7285 and SH7286, bits PC15DR to PC0DR, correspond to pins PC15 to PC0 (description of multiplexed functions are abbreviated) respectively.

When a pin function is general output, if a value is written to PBDRL, the value is output directly from the pin, and if PCDRL is read, the register value is returned directly regardless of the pin state.

When a pin function is general input, if PCDRL is read, the pin state, not the register value, is returned directly. If a value is written to PCDRL, although that value is written into PCDRL, it does not affect the pin state. Table 24.6 summarizes read/write operations of port C data register.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PC15 DR	PC14 DR	PC13 DR	PC12 DR	PC11 DR	PC10 DR	PC9 DR	PC8 DR	PC7 DR	PC6 DR	PC5 DR	PC4 DR	PC3 DR	PC2 DR	PC1 DR	PC0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15	PC15DR	0	R/W	See table 24.6.
14	PC14DR	0	R/W	-
13	PC13DR	0	R/W	-
12	PC12DR	0	R/W	_
11	PC11DR	0	R/W	-
10	PC10DR	0	R/W	-
9	PC9DR	0	R/W	_
8	PC8DR	0	R/W	_
7	PC7DR	0	R/W	-
6	PC6DR	0	R/W	_
5	PC5DR	0	R/W	_
4	PC4DR	0	R/W	-
3	PC3DR	0	R/W	_
2	PC2DR	0	R/W	-
1	PC1DR	0	R/W	_
0	PC0DR	0	R/W	_
			•	<u> </u>

Table 24.6 Port C Data Register L (PCDRL) Read/Write Operations

• PCDRL bits 15 to 0

PCIORL	Pin Function	Read	Write
0	General input	Pin state	Can write to PCDRL, but it has no effect on pin state.
	Other than general input	Pin state	Can write to PCDRL, but it has no effect on pin state.
1	General output	PCDRL value	The value written is output from the pin.
	Other than general output	PCDRL value	Can write to PCDRL, but it has no effect on pin state.

24.3.3 Port C Port Register L (PCPRL)

PCPRL is a 16-bit read-only register, which always return the states of the pins regardless of the PFC setting. In SH7243, SH7285 and SH7286, bits PC15PR to PC0PR correspond to pins PC15 to PC0 respectively (description of multiplexed functions are abbreviated here).

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PC15 PR	PC14 PR	PC13 PR	PC12 PR	PC11 PR	PC10 PR	PC9 PR	PC8 PR	PC7 PR	PC6 PR	PC5 PR	PC4 PR	PC3 PR	PC2 PR	PC1 PR	PC0 PR
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W·	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
15	PC15PR	Pin state	R	The pin state is returned regardless of the PFC setting.
14	PC14PR	Pin state	R	These bits cannot be modified.
13	PC13PR	Pin state	R	
12	PC12PR	Pin state	R	
11	PC11PR	Pin state	R	-
10	PC10PR	Pin state	R	
9	PC9PR	Pin state	R	-
8	PC8PR	Pin state	R	-
7	PC7PR	Pin state	R	-
6	PC6PR	Pin state	R	-
5	PC5PR	Pin state	R	-
4	PC4PR	Pin state	R	-
3	PC3PR	Pin state	R	-
2	PC2PR	Pin state	R	-
1	PC1PR	Pin state	R	-
0	PC0PR	Pin state	R	-
		_		

24.4 Port D

Port D of SH7243 is an I/O port with 16 pins shown in figure 24.9.




Figure 24.9 Port D (SH7243)

Port D of SH7285 is an I/O port with 31 pins shown in figure 24.10.




Figure 24.10 Port D (SH7285)

Port D of SH7286 is an I/O port with 32 pins shown in figure 24.11.




Figure 24.11 Port D (SH7286)

24.4.1 Register Descriptions

Port D is a 16-bit I/O port in SH7243, 31-bit I/O port in SH7285 and 32-bit I/O port in SH7286. Port D has the following registers. See section 30, List of Registers for details on the register address and states in each operating mode.

Table 24.7 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port D data register H	PDDRH	R/W	H'0000	H'FFFE3980	8, 16, 32
Port D data register L	PDDRL	R/W	H'0000	H'FFFE3982	8, 16
Port D port register H	PDPRH	R	H'xxxx	H'FFFE399C	8, 16, 32
Port D port register L	PDPRL	R	H'xxxx	H'FFFE399E	8, 16

24.4.2 Port D Data Registers H and L (PDDRH and PDDRL)

PDDRH and PDDRL are 16-bit readable/writable registers that store port D data. In SH7243, bits PD15DR, to PD0DR correspond to pins PD15 to PD0 respectively (description of multiplexed functions are abbreviated here). In SH7285, bits PD31DR to PD24DR and PD22DR to PD0DR correspond to pins PD31 to PD24, and PD22 to PD0 respectively (description of multiplexed functions are abbreviated here). In SH7286, bits PD31DR to PD0DR correspond to pins PD31 to PD0 respectively (description of multiplexed functions are abbreviated here).

When a pin function is general output, if a value is written to PDDRH or PDDRL, the value is output directly from the pin, and if PDDRH or PDDRL is read, the register value is returned directly regardless of the pin state.

When a pin function is general input, if PDDRH or PDDRL is read, the pin state, not the register value, is returned directly. If a value is written to PDDRH or PDDRL, although that value is written into PDDRH or PDDRL, it does not affect the pin state. Table 24.8 summarizes read/write operations of port D data register.

• PDDRH (SH7243)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W·	R	B	B	B	R	B	R	R	R	R	R	B	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• PDDRH (SH7285)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD31 DR	PD30 DR	PD29 DR	PD28 DR	PD27 DR	PD26 DR	PD25 DR	PD24 DR	-	PD22 DR	PD21 DR	PD20 DR	PD19 DR	PD18 DR	PD17 DR	PD16 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R/W	R	R/W													

Bit	Bit Name	Initial Value	R/W	Description
15	PD31DR	0	R/W	See table 24.8.
14	PD30DR	0	R/W	-
13	PD29DR	0	R/W	-
12	PD28DR	0	R/W	-
11	PD27DR	0	R/W	-
10	PD26DR	0	R/W	-
9	PD25DR	0	R/W	-
8	PD24DR	0	R/W	-
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6	PD22DR	0	R/W	See table 24.8.
5	PD21DR	0	R/W	-
4	PD20DR	0	R/W	-
3	PD19DR	0	R/W	-
2	PD18DR	0	R/W	-
1	PD17DR	0	R/W	-
0	PD16DR	0	R/W	-

• PDDRH (SH7286)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD31 DR	PD30 DR	PD29 DR	PD28 DR	PD27 DR	PD26 DR	PD25 DR	PD24 DR	PD23 DR	PD22 DR	PD21 DR	PD20 DR	PD19 DR	PD18 DR	PD17 DR	PD16 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W-	R/M															

Bit	Bit Name	Initial Value	R/W	Description
				Description
15	PD31DR	0	R/W	See table 24.8.
14	PD30DR	0	R/W	
13	PD29DR	0	R/W	_
12	PD28DR	0	R/W	_
11	PD27DR	0	R/W	_
10	PD26DR	0	R/W	_
9	PD25DR	0	R/W	_
8	PD24DR	0	R/W	_
7	PD23DR	0	R/W	_
6	PD22DR	0	R/W	_
5	PD21DR	0	R/W	_
4	PD20DR	0	R/W	_
3	PD19DR	0	R/W	_
2	PD18DR	0	R/W	_
1	PD17DR	0	R/W	-
0	PD16DR	0	R/W	

• PDDRL (SH7243, SH7285 and SH7286)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[PD15 DR	PD14 DR	PD13 DR	PD12 DR	PD11 DR	PD10 DR	PD9 DR	PD8 DR	PD7 DR	PD6 DR	PD5 DR	PD4 DR	PD3 DR	PD2 DR	PD1 DR	PD0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R/W	R/W	R/M	R/W	R/W	R/W	R/M	R/W	R/W	R/W	R/M	R/M	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	PD15DR	0	R/W	See table 24.8.
14	PD14DR	0	R/W	
13	PD13DR	0	R/W	-
12	PD12DR	0	R/W	_
11	PD11DR	0	R/W	_
10	PD10DR	0	R/W	_
9	PD9DR	0	R/W	_
8	PD8DR	0	R/W	_
7	PD7DR	0	R/W	_
6	PD6DR	0	R/W	_
5	PD5DR	0	R/W	_
4	PD4DR	0	R/W	_
3	PD3DR	0	R/W	_
2	PD2DR	0	R/W	_
1	PD1DR	0	R/W	_
0	PD0DR	0	R/W	_

Table 24.8 Port D Data Register L (PBDRL) Read/Write Operations

PDDRL bits 15 to 0

PDDRL	Pin Function	Read	Write
0	General input	Pin state	Can write to PDDRL, but it has no effect on pin state.
	Other than general input	Pin state	Can write to PDDRL, but it has no effect on pin state.
1	General output	PDDRL value	The value written is output from the pin.
	Other than general output	PDDRL value	Can write to PDDRL, but it has no effect on pin state.

24.4.3 Port D Port Registers H and L (PDPRH and PDPRL)

PDPRH and PDPRL are 16-bit read-only registers, which return the states of the pins. However, when the SCIF function is selected for PD18, the TE bit in SCSCR is 0, and the SPB2IO bit in SCSPTR is 0, the states of the corresponding pins cannot be read out. In SH7243, bits PD15PR to PD0PR correspond to pins PD15 to PD0 respectively (description of multiplexed functions are abbreviated here). In SH7285, bits PD31PR to PD24PR, and PD22PR to PD0PR correspond to pins PD31 to PD24 and PD22 to PD0 respectively (description of multiplexed functions are abbreviated here). In SH7286, bits PD31PR to PD0PR correspond to pins PD31 to PD0 respectively (description of multiplexed functions are abbreviated here).

PDPRH (SH7243)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

• PDPRH (SH7285)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD31 PR	PD30 PR	PD29 PR	PD28 PR	PD27 PR	PD26 PR	PD25 PR	PD24 PR	-	PD22 PR	PD21 PR	PD20 PR	PD19 PR	PD18 PR	PD17 PR	PD16 PR
Initial value:	*	*	*	*	*	*	*	*	0	*	*	*	*	*	*	*
R/W·	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	PD31PR	Pin state	R	The pin state is returned regardless of the PFC setting.
14	PD30PR	Pin state	R	These bits cannot be modified.
13	PD29PR	Pin state	R	-
12	PD28PR	Pin state	R	-
11	PD27PR	Pin state	R	-
10	PD26PR	Pin state	R	-
9	PD25PR	Pin state	R	-
8	PD24PR	Pin state	R	
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	PD22PR	Pin state	R	The pin state is returned regardless of the PFC setting.
5	PD21PR	Pin state	R	These bits cannot be modified.
4	PD20PR	Pin state	R	-
3	PD19PR	Pin state	R	-
2	PD18PR	Pin state	R	-
1	PD17PR	Pin state	R	-
0	PD16PR	Pin state	R	-

PDPRH (SH7286)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD31 PR	PD30 PR	PD29 PR	PD28 PR	PD27 PR	PD26 PR	PD25 PR	PD24 PR	PD23 PR	PD22 PR	PD21 PR	PD20 PR	PD19 PR	PD18 PR	PD17 PR	PD16 PR
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	PD31PR	Pin state	R	The pin state is returned regardless of the PFC setting.
14	PD30PR	Pin state	R	These bits cannot be modified.
13	PD29PR	Pin state	R	_
12	PD28PR	Pin state	R	_
11	PD27PR	Pin state	R	_
10	PD26PR	Pin state	R	_
9	PD25PR	Pin state	R	_
8	PD24PR	Pin state	R	_
7	PD23PR	Pin state	R	_
6	PD22PR	Pin state	R	_
5	PD21PR	Pin state	R	_
4	PD20PR	Pin state	R	_
3	PD19PR	Pin state	R	_
2	PD18PR	Pin state	R	_
1	PD17PR	Pin state	R	_
0	PD16PR	Pin state	R	_

PDPRL (SH7243, SH7285 and SH7286)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD15 PR	PD14 PR	PD13 PR	PD12 PR	PD11 PR	PD10 PR	PD9 PR	PD8 PR	PD7 PR	PD6 PR	PD5 PR	PD4 PR	PD3 PR	PD2 PR	PD1 PR	PD0 PR
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
B/W·	R	B	R	R	B	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	PD15PR	Pin state	R	The pin state is returned regardless of the PFC setting.
14	PD14PR	Pin state	R	These bits cannot be modified.
13	PD13PR	Pin state	R	-
12	PD12PR	Pin state	R	-
11	PD11PR	Pin state	R	-
10	PD10PR	Pin state	R	-
9	PD9PR	Pin state	R	-
8	PD8PR	Pin state	R	-
7	PD7PR	Pin state	R	-
6	PD6PR	Pin state	R	-
5	PD5PR	Pin state	R	-
4	PD4PR	Pin state	R	-
3	PD3PR	Pin state	R	-
2	PD2PR	Pin state	R	-
1	PD1PR	Pin state	R	-
0	PD0PR	Pin state	R	-

24.5 Port E

Port D of SH7243, SH7285 and SH7286 is an I/O port with 16 pins shown in figures 24.12, 24.13 and 24.14.




Figure 24.12 Port E (SH7243)

Page 1337 of 1778




Figure 24.13 Port E (SH7285)




Figure 24.14 Port E (SH7286)

24.5.1 Register Descriptions

Port E is a 16-bit I/O port in SH7243, SH7285 and SH7286. Port E has the following registers. See section 30, List of Registers for details on the register address and states in each operating mode.

Table 24.9 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port E data register L	PEDRL	R/W	H'0000	H'FFFE3A02	8, 16
Port E port register L	PEPRL	R	_	H'FFFE3A1E	8, 16

24.5.2 Port E Data Register L (PEDRL)

PEDRL is a 16-bit readable/writable register that stores port E data. In SH7243, SH7285 and SH7286, bits PE15DR to PE0DR, correspond to pins PE15 to PE0 respectively (description of multiplexed functions are abbreviated here).

When a pin function is general output, if a value is written to PEDRL, the value is output directly from the pin, and if PEDRL is read, the register value is returned directly regardless of the pin state.

When a pin function is general input, if PEDRL is read, the pin state, not the register value, is returned directly. If a value is written to PEDRL, although that value is written into PEDRL, it does not affect the pin state. Table 24.10 summarizes read/write operations of port E data register.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PE15 DR	PE14 DR	PE13 DR	PE12 DR	PE11 DR	PE10 DR	PE9 DR	PE8 DR	PE7 DR	PE6 DR	PE5 DR	PE4 DR	PE3 DR	PE2 DR	PE1 DR	PE0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	PE15DR	0	R/W	See table 24.10.
14	PE14DR	0	R/W	-
13	PE13DR	0	R/W	-
12	PE12DR	0	R/W	-

Bit	Bit Name	Initial Value	R/W	Description
11	PE11DR	0	R/W	See table 24.10.
10	PE10DR	0	R/W	_
9	PE9DR	0	R/W	_
8	PE8DR	0	R/W	_
7	PE7DR	0	R/W	_
6	PE6DR	0	R/W	_
5	PE5DR	0	R/W	_
4	PE4DR	0	R/W	_
3	PE3DR	0	R/W	_
2	PE2DR	0	R/W	_
1	PE1DR	0	R/W	_
0	PE0DR	0	R/W	_

Table 24.10 Port E Data Register L (PEDRL) Read/Write Operations

• PEDRL bits 15 to 0

PEIORL	Pin Function	Read	Write
0	General input	Pin state	Can write to PEDRL, but it has no effect on pin state.
	Other than general input	Pin state	Can write to PEDRL, but it has no effect on pin state.
1	General output	PEDRL value	The value written is output from the pin.
	Other than general output	PEDRL value	Can write to PEDRL, but it has no effect on pin state.

24.5.3 Port E Port Register L (PEPRL)

PEPRL is a 16-bit read-only register, which always return the states of the pins regardless of the PFC setting. In SH7243, SH7285 and SH7286, bits PE15PR to PE0PR correspond to pins PE15 to PE0 respectively (description of multiplexed functions are abbreviated here).

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PE15 PR	PE14 PR	PE13 PR	PE12 PR	PE11 PR	PE10 PR	PE9 PR	PE8 PR	PE7 PR	PE6 PR	PE5 PR	PE4 PR	PE3 PR	PE2 PR	PE1 PR	PE0 PR
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
15	PE15PR	Pin state	R	The pin state is returned regardless of the PFC setting.
14	PE14PR	Pin state	R	These bits cannot be modified.
13	PE13PR	Pin state	R	
12	PE12PR	Pin state	R	
11	PE11PR	Pin state	R	
10	PE10PR	Pin state	R	
9	PE9PR	Pin state	R	
8	PE8PR	Pin state	R	
7	PE7PR	Pin state	R	
6	PE6PR	Pin state	R	-
5	PE5PR	Pin state	R	
4	PE4PR	Pin state	R	
3	PE3PR	Pin state	R	
2	PE2PR	Pin state	R	-
1	PE1PR	Pin state	R	-
0	PE0PR	Pin state	R	<u>-</u>

24.6 Port F

Port F in SH7243 and SH7285 is an I/O port with 8 pins shown in figure 24.15.




Figure 24.15 Port F (SH7243 and SH7285)

Port F in SH7286 is an I/O port with 12 pins shown in figure 24.16.




Figure 24.16 Port F (SH7286)

24.6.1 Register Descriptions

Port F is an 8-bit I/O port in SH7243 and SH7285, and 12-bit I/O port in SH7286. Port F has the following registers. See section 30, List of Registers for details on the register address and states in each operating mode.

Table 24.11 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port F data register L	PFDRL	R	H'xxxx	H'FFFE3A82	8, 16

24.6.2 Port F Data Register L (PFDRL)

PFDRL is a 16-bit read-only register that stores port F data. In SH7243 and SH7285, bits PF7DR to PF0DR, correspond to pins PF7 to PF0 (description of multiplexed functions are abbreviated here) and in SH7286, bits PF11DR to PF0DR correspond to pins PF11 to PF0 respectively (description of multiplexed functions are abbreviated here).

Even if a value is written to PFDR, the value is not written into PFDR, and it does not affect the pin state. If PFDR is read, the pin state, not the register value, is returned directly. However, when sampling the analog input of A/D converter, 1 is read. Table 24.12 and 24.13 summarize read/write operations of port F data registers.

• PFDRL (SH7243 and SH7285)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	PF7 DR	PF6 DR	PF5 DR	PF4 DR	PF3 DR	PF2 DR	PF1 DR	PF0 DR
Initial value:	0	0	0	0	0	0	0	0	*	*	*	*	*	*	*	*
R/W·	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	PF7DR	Pin state	R	See table 24.12.
6	PF6DR	Pin state	R	
5	PF5DR	Pin state	R	
4	PF4DR	Pin state	R	-
3	PF3DR	Pin state	R	-
2	PF2DR	Pin state	R	-
1	PF1DR	Pin state	R	-
0	PF0DR	Pin state	R	-

• PFDRL (SH7286)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	PF11 DR	PF10 DR	PF9 DR	PF8 DR	PF7 DR	PF6 DR	PF5 DR	PF4 DR	PF3 DR	PF2 DR	PF1 DR	PF0 DR
Initial value:	0	0	0	0	*	*	*	*	*	*	*	*	*	*	*	*
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
11	PF11DR	Pin state	R	See table 24.13.
10	PF10DR	Pin state	R	-
9	PF9DR	Pin state	R	-
8	PF8DR	Pin state	R	-
7	PF7DR	Pin state	R	-
6	PF6DR	Pin state	R	-
5	PF5DR	Pin state	R	-
4	PF4DR	Pin state	R	-
3	PF3DR	Pin state	R	-
2	PF2DR	Pin state	R	-
1	PF1DR	Pin state	R	-
0	PF0DR	Pin state	R	-

Table 24.12 Port F Data Register L (PFDRL) Read/Write Operations

• PFDRL bits 11 and 0

Pin Function	Read	Write
General input	Pin state	Ignored (no effect on pin state)
ANn input	1	Ignored (no effect on pin state)

24.7 Usage Notes

24.7.1 Handling of Unused Pins

Unused pins should be connected to Vcc or GND via resistors to fix high or low levels on the pins. PF0 to PF11 should be connected to AVcc or AVss via resistors.

For handling of the NMI, USD+, USD-, EXTAL, XTAL, USBEXTAL, USBXTAL, WDTOVF, TRST, TMS, TCK, TDO, and TDI pins, follow the instructions in the sections on the relevant modules.

Section 25 USB Function Module

25.1 Features

- Incorporates UDC (USB device controller) conforming to the USB standard
 Automatic processing of USB protocol
 Automatic processing of USB standard commands for endpoint 0 (some commands and class/vendor commands require decoding and processing by firmware)
- Transfer speed: Full-speed
- Endpoint configuration

Endpoint Name	Abbreviation	Transfer Type	Maximum Packet Size	FIFO Buffer Capacity (Byte)	DMA/DTC Transfer
Endpoint 0	EP0s	Setup	8	8	_
	EP0i	Control IN	8	8	_
	EP0o	Control OUT	8	8	_
Endpoint 1	EP1	Bulk OUT	64	128	Possible
Endpoint 2	EP2	Bulk IN	64	128	Possible
Endpoint 3	EP3	Interrupt	8	8	_

Configuration 1 Interface 0 Alternate setting 0 Endpoint 1
Endpoint 2
Endpoint 3

- Interrupt requests: generates various interrupt signals necessary for USB transmission/reception
- Clock: External input (48 MHz)
 Internal input (only when 12-MHz EXTAL is used)
- Power-down mode

Power consumption can be reduced by stopping UDC internal clock when USB cable is disconnected

• Power mode: Self-powered

25.1.1 Block Diagram




Figure 25.1 Block Diagram of USB

25.2 **Pin Configuration**

Table 25.1 Pin Configuration and Functions

Pin Name	I/O	Function
DrVcc	Input	USB power supply (3.0 V to 3.6 V)*
DrVss	Input	USB ground (Connect to Vss)
VBUS	Input	USB cable connection monitor pin
USPND	Output	Transceiver suspend state output pin
USBEXTAL	Input	Connected to a 48-MHz resonator for USB
USBXTAL	Output	Connected to a 48-MHz resonator for USB
USD+	I/O	On-chip transceiver USD+ signal
USD-	I/O	On-chip transceiver USD- signal
PUPD (PB10)	Output	Pull-up control

For 3.0 V \leq Vcc \leq 3.6 V, DrVcc = Vcc or 3.0 V \leq DrVcc \leq 3.6 V. Note: For 3.6 V \leq Vcc \leq 5.5 V, DrVcc \leq 3.6 V < Vcc.

25.3 Register Descriptions

The USB has the following registers.

Table 25.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
USB interrupt flag register 0	USBIFR0	R/W	H'10	H'FFFE7000	8
USB interrupt flag register 1	USBIFR1	R/W	H'00	H'FFFE7001	8
USBEP0i data register	USBEPDR0i	R/W	Undetermined	H'FFFE7002	8
USBEP0o data register	USBEPDR0o	R/W	Undetermined	H'FFFE7003	8
USB trigger register	USBTRG	W	H'00	H'FFFE7004	8
USB FIFO clear register	USBFCLR	W	H'00	H'FFFE7005	8
USBEP0o receive data size register	USBEPSZ0o	R	H'00	H'FFFE7006	8
USBEP0s data register	USBEPDR0s	R	Undetermined	H'FFFE7007	8
USB data status register	USBDASTS	R	H'00	H'FFFE7008	8
USB interrupt select register 0	USBISR0	R/W	H'00	H'FFFE700A	8
USB endpoint stall register	USBEPSTL	R/W	H'00	H'FFFE700B	8
USB interrupt enable register 0	USBIER0	R/W	H'00	H'FFFE700C	8
USB interrupt enable register 1	USBIER1	R/W	H'00	H'FFFE700D	8
USBEP1 receive data size register	USBEPSZ1	R	H'00	H'FFFE700F	8
USB interrupt select register 1	USBISR1	R/W	H'07	H'FFFE7010	8
USB DMA transfer setting register	USBDMAR	R/W	H'00	H'FFFE7011	8
USBEP3 data register	USBEPDR3	W	Undetermined	H'FFFE7012	8
USBEP1 data register	USBEPDR1	R	Undetermined	H'FFFE7014	8, 16, 32
USBEP2 data register	USBEPDR2	W	Undetermined	H'FFFE7018	8, 16, 32

25.3.1 USB Interrupt Flag Register 0 (USBIFR0)

Together with USB interrupt flag register 1 (USBIFR1), USBIFR0 indicates interrupt status information required by the application. When an interrupt occurs, the corresponding bit is set to 1 and an interrupt request is sent to the CPU according to the combination with USB interrupt enable register 0 (USBIER0). Clearing is performed by writing 0 to the bit to be cleared, and 1 to the other bits. However, EP1 FULL and EP2 EMPTY are status bits, and cannot be cleared.

USBIFR0 is initialized to H'10 by a power-on reset.

Bit:	7	6	5	4	3	2	1	0
	BRST	EP1 FULL	EP2TR	EP2 EMPTY	SETUP TS	EP0oTS	EP0iTR	EP0iTS
Initial value:	0	0	0	1	0	0	0	0
R/W:	R/W	R	R/W	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	BRST	0	R/W	Bus Reset
				Set to 1 when the bus reset signal is detected on the USB bus.
6	EP1FULL	0	R	EP1 FIFO Full
				This bit is set when endpoint 1 receives one packet of data normally from the host, and holds a value of 1 as long as there is valid data in the FIFO buffer. EP1 FULL is a status bit, and cannot be cleared.
5	EP2TR	0	R/W	EP2 Transfer Request
				This bit is set if there is no valid transmit data in the FIFO buffer when an IN token for endpoint 2 is received from the host. A NACK handshake is returned to the host until data is written to the FIFO buffer and packet transmission is enabled.
4	EP2EMPTY	1	R	EP2 FIFO Empty
				This bit is set when at least one of the dual endpoint 2 transmit FIFO buffers is ready for transmit data to be written. EP2 EMPTY is a status bit, and cannot be cleared.

Bit	Bit Name	Initial Value	R/W	Description
3	SETUPTS	0	R/W	Setup Command Receive Complete
				This bit is set to 1 when endpoint 0 receives normally a setup command requiring decoding on the application side, and returns an ACK handshake to the host.
2	EP0oTS	0	R/W	EP0o Receive Complete
				This bit is set to 1 when endpoint 0 receives data from the host normally, stores the data in the FIFO buffer, and returns an ACK handshake to the host.
1	EP0iTR	0	R/W	EP0i Transfer Request
				This bit is set if there is no valid transmit data in the FIFO buffer when an IN token for endpoint 0 is received from the host. A NACK handshake is returned to the host until data is written to the FIFO buffer and packet transmission is enabled.
0	EP0iTS	0	R/W	EP0i Transmit Complete
				This bit is set when data is transmitted to the host from endpoint 0 and an ACK handshake is returned.

25.3.2 USB Interrupt Flag Register 1 (USBIFR1)

Together with USB interrupt flag register 0 (USBIFR0), USBIFR1 indicates interrupt status information required by the application. When an interrupt occurs, the corresponding bit is set to 1 and an interrupt request is sent to the CPU according to the combination with USB interrupt enable register 1 (USBIER1). Clearing is performed by writing 0 to the bit to be cleared, and 1 to the other bits. However, VBUSMN is a status bit, and cannot be cleared.

USBIFR1 is initialized to H'20 by a power-on reset.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	VBU SMN	EP3TR	EP3TS	VBUSF
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 0	R	Reserved
				The write value should always be 0.
3	VBUSMN	0	R	Status bit for monitoring the status of the VBUS pin. The status of the VBUS pin is reflected.
				0: Disconnected
				1: Connected
2	EP3TR	0	R/W	EP3 Transfer Request
				This bit is set if there is no valid transmit data in the FIFO buffer when an IN token for endpoint 3 is received from the host. A NACK handshake is returned to the host until data is written to the FIFO buffer and packet transmission is enabled.
1	EP3TS	0	R/W	EP3 Transmit Complete
				This bit is set when data is transmitted to the host from endpoint 3 and an ACK handshake is returned.
0	VBUSF	0	R/W	UBS Disconnection Detection
				This bit is set to 1 when a function is connected to or disconnected from the USB bus. Use the VBUSCNT pin of this module to detect connection/disconnection.

25.3.3 USB Interrupt Select Register 0 (USBISR0)

USBISR0 selects the vector numbers of the interrupt requests indicated in USB interrupt flag register 0 (USBIFR0). If the USB issues an interrupt request to the INTC when the corresponding bit in USBISR0 is cleared to 0, the interrupt will be USI0 (USB interrupt 0). If the USB issues an interrupt request to the INTC when the corresponding bit in USBISR0 is set to 1, the interrupt will be USI1 (USB interrupt 1). If interrupts occur simultaneously, USI0 has priority by default.

USBISR0 is initialized to H'00 by a power-on reset.

Bit:	7	6	5	4	3	2	1	0
	BRST	EP1 FULL	EP2TR	EP2 EMPTY	SETUP TS	EP0oTS	EP0iTR	EP0iTS
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	BRST	0	R/W	Bus reset
6	EP1FULL	0	R/W	EP1FIFO full
5	EP2TR	0	R/W	EP2 transfer request
4	EP2EMPTY	0	R/W	EP2 FIFO empty
3	SETUPTS	0	R/W	Setup command receive completion
2	EP0oTS	0	R/W	EPOo receive completion
1	EP0iTR	0	R/W	EPOi transfer request
0	EP0iTS	0	R/W	EPOi transmit completion

USB Interrupt Select Register 1 (USBISR1) 25.3.4

USBISR1 selects the vector numbers of the interrupt requests indicated in USB interrupt flag register 1 (USBIFR1). If the USB issues an interrupt request to the INTC when the corresponding bit in USBISR1 is cleared to 0, the interrupt will be USI0 (USB interrupt 0). If the USB issues an interrupt request to the INTC when the corresponding bit in USBISR1 is set to 1, the interrupt will be USI1 (USB interrupt 1). If interrupts occur simultaneously, USI0 has priority by default.

USBISR1 is initialized to H'07 by a power-on reset.



Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				The write value should always be 0.
2	EP3TR	1	R/W	EP3 transfer request
1	EP3TS	1	R/W	EP3 transmission completion
0	VBUSF	1	R/W	USB bus connection

25.3.5 USB Interrupt Enable Register 0 (USBIER0)

USBIER0 enables the interrupt requests indicated in USB interrupt flag register 0 (USBIFR0). When an interrupt flag is set while the corresponding bit in USBIER0 is set to 1, an interrupt request is sent to the CPU. The interrupt vector number is decided by the contents of USB interrupt select register 0 (USBISR0).

USBIER0 is initialized to H'00 by a power-on reset.

Bit:	7	6 5		4	3	2	1	0
	BRST	EP1 FULL	EP2TR	EP2 EMPTY	SETUP TS	EP0oTS	EP0iTR	EP0iTS
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	BRST	0	R/W	Bus reset
6	EP1FULL	0	R/W	EP1FIFO full
5	EP2TR	0	R/W	EP2 transfer request
4	EP2EMPTY	0	R/W	EP2 FIFO empty
3	SETUPTS	0	R/W	Setup command receive completion
2	EP0oTS	0	R/W	EPOo receive completion
1	EP0iTR	0	R/W	EPOi transfer request
0	EP0iTS	0	R/W	EPOi transmit completion

USB Interrupt Enable Register 1 (USBIER1) 25.3.6

USBIER1 enables the interrupt requests indicated in USB interrupt flag register 1 (USBIFR1). When an interrupt flag is set while the corresponding bit in USBIER1 is set to 1, an interrupt request is sent to the CPU. The interrupt vector number is decided by the contents of USB interrupt select register 1 (USBISR1).

USBEPDR0I is initialized to H'00 by a power-on reset.


Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	EP3TR	EP3TS	VBUSF
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				The write value should always be 0.
2	EP3TR	0	R/W	EP3 transfer request
1	EP3TS	0	R/W	EP3 transmit completion
0	VBUSF	0	R/W	USB bus connection

25.3.7 USBEP0i Data Register (USBEPDR0i)

USBEPDR0i is an 8-byte transmit FIFO buffer for endpoint 0, holding one packet of transmit data for control IN. Transmit data is fixed by writing one packet of data and setting the EP0iPKTE bit in the trigger register. When an ACK handshake is returned from the host after the data has been transmitted, bit 0 (EP0iTS) in USB interrupt flag register 0 is set.

USBEPDR0i can be initialized by means of the EP0iCLR bit in USBFCLR.



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	D7 to D0	_	W	Data register for control IN transfer

25.3.8 USBEP0o Data Register (USBEPDR0o)

USBEPDR00 is an 8-byte receive FIFO buffer for endpoint 0. USBEPDR00 holds endpoint 0 receive data other than setup commands. When data is received normally, the EP0oTS bit in USB interrupt flag register 0 is set, and the number of receive bytes is indicated in the EP0o receive data size register. After the data has been read, setting the EP0oRDFN bit in the trigger register enables the next packet to be received.

USBEPDR0o can be initialized by means of the EP0oCLR bit in USBFCLR.

Bit:	7	6	5	4	3	2	1	0
	D7	D6	D5	D4	D3	D2	D1	D0
Initial value:	-	-	-	-	-	-	-	-
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	D7 to D0	_	R	Data register for control OUT transfer

25.3.9 USBEP0s Data Register (USBEPDR0s)

USBEPDR0s is an 8-byte FIFO buffer specifically for endpoint 0 setup command reception and stores an 8-byte command data that is sent in the setup stage. USBEPDR0s receives only commands requiring processing on the microcomputer (firmware) side. Commands that this module automatically processes are not stored. When command data is received normally, the SETUPTS bit in USB interrupt flag register 0 is set.

As a setup command must be received without fail, if data is left in this buffer, it will be overwritten with new data. If reception of the next command is started while the current command is being read, command reception has priority and the read data is invalid.

Bit:	7	6	5	4	3	2	1	0
	D7	D6	D5	D4	D3	D2	D1	D0
Initial value:	-	-	-	-	-	-	-	-
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	D7 to D0	_	R	Register for storing the setup command on control OUT transfer

25.3.10 USBEP1 Data Register (USBEPDR1)

USBEPDR1 is a 128-byte receive FIFO buffer for endpoint 1. USBEPDR1 has a dual-buffer configuration, and has a capacity of twice the maximum packet size. When one packet of data is received normally from the host, the EP1FULL bit in USB interrupt flag register 0 is set. The number of receive bytes is indicated in the EP1 receive data size register. After the data has been read, the buffer that was read is enabled to receive again by writing 1 to the EP1RDFN bit in the USB trigger register. The receive data in this FIFO buffer can be transferred by DMA or DTC (dual address transfer byte by byte).

USBEPDR1 can be initialized by means of the EP1CLR bit in USBFCLR.

Bit:	7	6	5	4	3	2	1	0	
	D7	D6	D5	D4	D3	D2	D1	D0	
Initial value:	-	-	-	-	-	-	-	-	•
R/W:	R	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	D7 to D0	_	R	Data register for endpoint 1 transfer

USBEP2 Data Register (USBEPDR2)

USBEPDR2 is a 128-byte transmit FIFO buffer for endpoint 2. USBEPDR2 has a dual-buffer configuration, and has a capacity of twice the maximum packet size. When transmit data is written to this FIFO buffer and the EP2PKTE bit in the USB trigger register is set, one packet of transmit data is fixed, and the dual buffer is switched over. Transmit data for this FIFO buffer can be transferred by DMA or DTC (dual address transfer byte by byte).

USBEPDR2 can be initialized by means of the EP2CLR bit in USBFCLR.

Bit:	7	6	5	4	3	2	1	0
	D7	D6	D5	D4	D3	D2	D1	D0
Initial value:	-	-	-	-	-	-	-	-
R/W:	W	W	W	W	W	W	W	W

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	D7 to D0	_	W	Data register for endpoint 2 transfer

25.3.12 USBEP3 Data Register (USBEPDR3)

USBEPDR3 is an 8-byte transmit FIFO buffer for endpoint 3, holding one packet of transmit data in endpoint 3 interrupt transfer. Transmit data is fixed by writing one packet of data and setting the EP3PKTE bit in the USB trigger register. When an ACK handshake is received from the host after one packet of data has been transmitted normally, the EP3TS bit in the USB interrupt flag register 0 is set.

USBEPDR3 can be initialized by means of the EP3CLR bit in USBFCLR.




Bit	Bit Name	Initial Value	R/W	Description
7 to 0	D7 to D0	_	W	Data register for endpoint 3 transfer

25.3.13 USBEP0o Receive Data Size Register (USBEPSZ0o)

USBEPSZ0o indicates, in bytes, the amount of data received from the host by endpoint 0o.

USBEPSZ0o can be initialized to H'00 by a power-on reset.




Bit	Bit Name	Initial Value	R/W	Description
7 to 0	_	All 0	R	Number of bytes received by endpoint 0

25.3.14 USBEP1 Receive Data Size Register (USBEPSZ1)

USBEPSZ1 indicates, in bytes, the amount of data received from the host by endpoint 1. The endpoint 1 FIFO buffer has a dual-FIFO configuration. The receive data size indicated by this register refers to the currently selected FIFO (that can be read by CPU).

USBEPSZ1 can be initialized to H'00 by a power-on reset.



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	_	All 0	R	Number of bytes received by endpoint 1

25.3.15 USB Trigger Register (USBTRG)

USBTRG generates one-shot triggers to control the transmit/receive sequence for each endpoint.

USBTRG can be initialized to H'00 by a power-on reset.

Bit:	7	6	5	4	3	2	1	0
	-	EP3 PKTF	EP1	EP2	-	EP0s	EP0o	EP0i
Initial value:	0	0	0	0	0	0	0	0
R/W:	-	W	W	W	-	W	W	W

Bit	Bit Name	Initial Value	R/W	December
DIL	DIL Name	value	ri/ VV	Description
7	_	0	_	Reserved
				This bit is always read as 0. The write value should always be 0.
6	EP3PKTE	0	W	EP3 Packet Enable
				After one packet of data has been written to the endpoint 3 transmit FIFO buffer, the transmit data is fixed by writing 1 to this bit.
5	EP1RDFN	0	W	EP1 Read Complete
				Write 1 to this bit after one packet of data has been read from the endpoint 1 FIFO buffer. The endpoint 1 receive FIFO buffer has a dual-FIFO configuration. Writing 1 to this bit initializes the FIFO that was read, enabling the next packet to be received.
4	EP2PKTE	0	W	EP2 Packet Enable
				After one packet of data has been written to the endpoint 2 FIFO buffer, the transmit data is fixed by writing 1 to this bit.
3	_	0	_	Reserved
				The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2	EP0sRDFN	0	W	EP0s Read Complete
				Write 1 to this bit after EP0s command FIFO data has been read. Writing 1 to this bit enables transmission/reception of data in the following data stage. A NACK handshake is returned in response to transmit/receive requests from the host in the data stage until 1 is written to this bit.
1	EP0oRDFN	0	W	EP0o Read Complete
				Writing 1 to this bit after one packet of data has been read from the endpoint 0 transmit FIFO buffer initializes the FIFO buffer, enabling the next packet to be received.
0	EP0iPKTE	0	W	EP0i Packet Enable
				After one packet of data has been written to the endpoint 0 transmit FIFO buffer, the transmit data is fixed by writing 1 to this bit.

25.3.16 USB Data Status Register (USBDASTS)

USBDASTS indicates whether the transmit FIFO buffers contain valid data. A bit is set to 1 when data is written to the corresponding FIFO buffer and the packet enable state is set. This bit is cleared when all data has been transmitted to the host.

In the case of dual-FIFO buffer for endpoint 2, this bit is cleared when all data on two FIFOs has been transmitted to the host.

USBDASTS can be initialized to H'00 by a power-on reset.

Bit:	7	6	5	4	3	2	1	0
	-	-	EP3DE	EP2DE	-	-	-	EP0iDE
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 0	R	Reserved
,				The write value should always be 0.
5	EP3DE	0	R	EP3 Data Present
				This bit is set when the endpoint 3 FIFO buffer contains valid data.
4	EP2DE	0	R	EP2 Data Present
				This bit is set when the endpoint 2 FIFO buffer contains valid data
3 to 1	_	All 0	R	Reserved
				The write value should always be 0.
0	EP0iDE	0	R	EP0i Data Present
				This bit is set when the endpoint 0 FIFO buffer contains valid data.

25.3.17 USBFIFO Clear Register (USBFCLR)

USBFCLR is provided to initialize the FIFO buffers for each endpoint. Writing 1 to a bit clears all the data in the corresponding FIFO buffer. The corresponding interrupt flag is not cleared. Do not clear a FIFO buffer during transmission/reception.

USBFCLR can be initialized to H'00 by a power-on reset.

Bit:	7	6	5	4	3	2	1	0
	-	EP3 CLR	EP1 CLR	EP2 CLR	-	-	EP0o CLR	EP0i CLR
Initial value:	0	0	0	0	0	0	0	0
R/W:	-	W	W	W	-	-	W	W

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	_	Reserved
				The write value should always be 0.
6	EP3CLR	0	W	EP3 Clear
				When 1 is written to this bit, the endpoint 3 transmit FIFO buffer is initialized.
5	EP1CLR	0	W	EP1 Clear
				When 1 is written to this bit, both FIFOs in the endpoint 1 receive FIFO buffer are initialized.
4	EP2CLR	0	W	EP2 Clear
				When 1 is written to this bit, both FIFOs in the endpoint 2 transmit FIFO buffer are initialized.
3, 2	_	All 0	_	Reserved
				The write value should always be 0.
1	EP0oCLR	0	W	EP0o Clear
				When 1 is written to this bit, the endpoint 0 receive FIFO buffer is initialized.
0	EP0iCLR	0	W	EP0i Clear
				When 1 is written to this bit, the endpoint 0 transmit FIFO buffer is initialized.

25.3.18 USBDMA Transfer Setting Register (USBDMAR)

USBDMAR enables DMA or DTC transfer between the endpoint 1 and endpoint 2 data registers and memory by means of the on-chip DMA controller (DMAC) or on-chip data transfer controller (DTC). Dual address transfer is performed with the transfer size of only on a per-byte basis. In order to start DMA transfer, DMAC settings must be made in addition to the settings in this register. For details of DMA transfer, see section 25.8, DMA Transfer. For DTC transfer, DTC settings must be made in addition to the settings in this register. For details of DTC transfer, see section 25.9, DTC Transfer.

USBDMAR can be initialized to H'00 by a power-on reset.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	EP2 DMAE	EP1 DMAE
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	_	All 0	R	Reserved
				The write value should always be 0.
1	EP2DMAE*1	0	R/W	Endpoint 2 DMA/DTC Transfer Enable
				When this bit is set, DMA/DTC transfer is enabled from memory to the endpoint 2 transmit FIFO buffer. If there is at least one byte of space in the FIFO buffer, a transfer request is asserted for the DMAC or DTC. In DMA/DTC transfer, when 64 bytes are written to the FIFO buffer, the EP2 packet enable bit is set automatically, allowing 64 bytes of data to be transferred. If there is still space in the other of the two FIFOs, a transfer request is asserted for the DMAC or DTC again. However, if the size of the data packet to be transmitted is less than 64 bytes, the EP2 packet enable bit is not set automatically, and so should be set by the CPU with a DMA/DTC transfer end interrupt.
				Also, as EP2-related interrupt requests to the CPU are not automatically masked, interrupt requests should be masked as necessary in the interrupt enable register.

Bit	Bit Name	Initial Value	R/W	Description
0	EP1DMAE*2	0	R/W	Endpoint 1 DMA/DTC Transfer Enable
				When this bit is set, DMA/DTC transfer is enabled from the endpoint 1 receive FIFO buffer to memory. If there is at least one byte of receive data in the FIFO buffer, a transfer request is asserted for the DMAC or DTC. In DMA/DTC transfer, when all the received data is read, EP1 is read automatically and the completion trigger operates.
				Also, as EP1-related interrupt requests to the CPU are not automatically masked, interrupt requests should be masked as necessary in the interrupt enable register.

- Notes: 1. Before setting this bit, set the DME bit in DMAOR to start DMA transfer or set the DTCE0 bit in DTCERA to start DTC transfer.

 If the DME bit in DMAOR and the DTCE0 bit in DTCERA are not set, an EP2-FIFO empty DTC transfer end interrupt (TXF bit in USDTENDRR) is generated.
 - Before setting this bit, set the DME bit in DMAOR to start DMA transfer or set the DTCE1 bit in DTCERA to start DTC transfer.
 If the DME bit in DMAOR and the DTCE1 bit in DTCERA are not set, an EP1-FIFO full DTC transfer end interrupt (RXF bit in USDTENDRR) is generated.

25.3.19 USB Endpoint Stall Register (USBEPSTL)

The bits in USBEPSTL are used to forcibly stall the endpoints on the application side. While a bit is set to 1, the corresponding endpoint returns a stall handshake to the host. The stall bit for endpoint 0 (EP0STL) is cleared automatically on reception of 8-bit command data for which decoding is performed in this function module. When the SETUPTS flag in USBIFR0 is set, writing 1 to the EP0STL bit is ignored. For details, see section 25.7, Stall Operations. When ASCE = 1 is specified, the EPxSTL bit is automatically cleared.

USBEPSTL can be initialized to H'00 by a power-on reset.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	ASCE	EP3STL	EP2STL	EP1STL	EP0STL
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description	
7 to 5	_	All 0	R	Reserved	
				The write value should always be 0.	
4	ASCE	0	R/W	Auto-Stall Clear Enable	
				When this bit is set to 1, the stall setting bit (USBEPSTLR/ESxSTL) of the USB endpoint is automatically cleared after a stall handshake is returned to the host. This bit cannot be set for each endpoint.	
3	EP3STL	0	R/W	EP3 Stall	
				When this bit is set to 1, endpoint 3 is placed in the stall state.	
2	EP2STL	0	R/W	EP2 Stall	
				When this bit is set to 1, endpoint 2 is placed in the stall state.	
1	EP1STL	0	R/W	EP1 Stall	
				When this bit is set to 1, endpoint 1 is placed in the stall state.	
0	EP0STL	0	R/W	EP0 Stall	
				When this bit is set to 1, endpoint 0 is placed in the stall state.	

25.4 Interrupt Sources

This module has two interrupt signals. Table 25.3 shows the interrupt sources and their corresponding interrupt request signals.

Table 25.3 Interrupt Sources

Register	Bit	Transfer Type	Interrupt Source	Description	Interrupt Request Signal	DMAC/DTC Activation by USB Request
USBIFR0	7	(Status)	BRST	Bus reset	USI0 or USI1	×
	6	Bulk-OUT (EP1)	EP1FULL	EP1 FIFO full	USI0 or USI1	USBRXI*1
	5	Bulk-IN (EP2)	EP2TR	EP2 transfer request	USI0 or USI1	×
	4		EP2EMPTY	EP2 FIFO empty	USI0 or USI1	USBTXI*2
	3	Setup (EP0s)	SETUPTS	Set command receive completion	USI0 or USI1	×
	2	Control-OUT (EP0o)	EP0oTS	EP0o receive completion	USI0 or USI1	×
	1	Control-IN (EP0i)	EP0iTR	EP0i transfer request	USI0 or USI1	×
	0		EP0iTS	EP0i transmit completion	USI0 or USI1	×
USBIFR1	7	_	Reserved	_	_	_
	6	_	Reserved	_	_	_
	5	_	Reserved	_	_	_
	4	_	Reserved	_	_	_
	3	(Status)	VBUSMN	VBUS monitor	USI0 or USI1	×
	2	Interrupt (EP3)	EP3TR	EP3 transfer request	USI0 or USI1	×
	1		EP3TS	EP3 transmit completion	USI0 or USI1	×
	0	(Status)	VBUSF	USB disconnection detect	USI0 or USI1	×

Notes: 1. For bulk-OUT transfer, set the EP1DMAE bit in USBDMAR to enable DMA/DTC transfer requests.

2. For bulk-IN transfer, set the EP2DMAE bit in USBDMAR to enable DMA/DTC transfer requests.

USI0 signal


The USI0 signal requests interrupts from the sources for which the corresponding bits in interrupt select register 0 or 1 (UISR0 or UISR1) are cleared to 0. This signal is asserted if any interrupt flag register bit that corresponds to the interrupt source assigned to this signal is set to 1.

USI1 signal

The USI0 signal requests interrupts from the sources for which the corresponding bits in interrupt select register 0 or 1 (UISR0 or UISR1) are set to 1. This signal is asserted if any interrupt flag register bit that corresponds to the interrupt source assigned to this signal is set to 1.

25.5 Operation

25.5.1 Initial Settings



Notes: 1. This setting is not required when the ceramic resonator for the USB is connected or the external 48-MHz clock is input.

2. The initial values of the USBSEL and USBCLK bits in STBCR6 immediately after a power-on reset are 0 and 1, respectively. Wait for the power-on oscillation settling time indicated in section 31.3.1, Clock Timing, before canceling the power-on reset state. This secures the oscillation settling time for the USB 48-MHz clock. After halting the clock to change the values of the USBSEL and USBCLK bits, secure the oscillation settling time when restarting the clock.

Figure 25.2 Initial Setting Operation

25.5.2 Cable Connection




Figure 25.3 Cable Connection Operation

The flowchart in figure 25.3 shows the operation in the case for section 25.10, Example of USB External Circuitry.

In applications that do not require USB cable connection to be detected, processing by the USB bus connection interrupt is not necessary. Preparations should be made with the bus reset interrupt.

Also, in applications that require connection detection regardless of USD+ pull-up control, detection should be carried out using IRQx or a general input port. For details, see section 25.10, Example of USB External Circuitry.

25.5.3 Cable Disconnection




Figure 25.4 Cable Disconnection Operation

The flowchart in figure 25.4 shows the operation in the case for section 25.10, Example of USB External Circuitry.

25.5.4 **Control Transfer**

Control transfer consists of three stages: setup, data (not always included), and status (figure 25.5). The data stage comprises a number of bus transactions. Operation flowcharts for each stage are shown below.




Figure 25.5 Transfer Stages in Control Transfer

Setup Stage:




Figure 25.6 Setup Stage Operation

Data Stage (Control-IN): The application first analyzes command data from the host in the setup stage, and determines the subsequent data stage direction. If the result of command data analysis is that the data stage is in-transfer, one packet of data to be sent to the host is written to the FIFO. If there is more data to be sent, this data is written to the FIFO after the data written first has been sent to the host (USBIFR0/EP0iTS = 1).

The end of the data stage is identified when the host transmits an OUT token and the status stage is entered.




Figure 25.7 Data Stage (Control-IN) Operation

Note: If the size of the data transmitted by the function is smaller than the data size requested by the host, the function indicates the end of the data stage by returning to the host a packet shorter than the maximum packet size. If the size of the data transmitted by the function is an integral multiple of the maximum packet size, the function indicates the end of the data stage by transmitting a zero-length packet.

Data Stage (Control-OUT): The application first analyzes command data from the host in the setup stage, and determines the subsequent data stage direction. If the result of command data analysis is that the data stage is OUT-transfer, the application waits for data from the host, and after data is received (USBIFR0/EP0oTS = 1), reads data from the FIFO. Next, the application writes 1 to the EP0o read complete bit, empties the receive FIFO, and waits for reception of the next data.

The end of the data stage is identified when the host transmits an IN token and the status stage is entered.




Figure 25.8 Data Stage (Control-OUT) Operation

Status Stage (Control-IN): The control-IN status stage starts with an OUT token from the host. The application receives 0-byte data from the host, and ends control transfer.




Figure 25.9 Status Stage (Control-IN) Operation

Status Stage (Control-OUT): The control-OUT status stage starts with an IN token from the host. When an IN token is received at the start of the status stage, there is not yet any data in the EP0iFIFO, and so an EP0i transfer request interrupt is generated. The application recognizes from this interrupt that the status stage has started. Next, in order to transmit 0-byte data to the host, 1 is written to the EP0i packet enable bit but no data is written to the EP0i FIFO. As a result, the next IN token causes 0-byte data to be transmitted to the host, and control transfer ends.

After the application has finished all processing relating to the data stage, 1 should be written to the EP0i packet enable bit.




Figure 25.10 Status Stage (Control-OUT) Operation

25.5.5 EP1 Bulk-OUT Transfer (Dual FIFOs)

EP1 has two 64-byte FIFOs, but the user can perform data reception and receive data reads without being aware of this dual-FIFO configuration.

When one FIFO is full after reception is completed, the USBIFR0/EP1 FULL bit is set. After the first receive operation into one of the FIFOs when both FIFOs are empty, the other FIFO is empty, and so the next packet can be received immediately. When both FIFOs are full, NACK is returned to the host automatically. When reading of the receive data is completed following data reception, 1 is written to the USBTRG/EP1 RDFN bit. This operation empties the FIFO that has just been read, and makes it ready to receive the next packet.




Figure 25.11 EP1 Bulk-OUT Transfer Operation

25.5.6 EP2 Bulk-IN Transfer (Dual FIFOs)

EP2 has two 64-byte FIFOs, but the user can perform data transmission and transmit data writes without being aware of this dual-FIFO configuration. However, one data write is performed for one FIFO. For example, even if both FIFOs are empty, it is not possible to perform EP2/PKTE at one time after consecutively writing 128 bytes of data. EP2/PKTE must be performed for each 64-byte write.

When performing bulk-IN transfer, as there is no valid data in the FIFOs on reception of the first IN token, a USBIFR0/EP2 TR interrupt is requested. With this interrupt, 1 is written to the USBIER0/EP2EMPTY bit, and the EP2 FIFO empty interrupt is enabled. At first, both EP2 FIFOs are empty, and so an EP2 FIFO empty interrupt is generated immediately.

The data to be transmitted is written to the data register using this interrupt. After the first transmit data write for one FIFO, the other FIFO is empty, and so the next transmit data can be written to the other FIFO immediately. When both FIFOs are full, EP2EMPTY is cleared to 0. If at least one FIFO is empty, USBIFR0/EP2EMPTY is set to 1. When ACK is returned from the host after data transmission is completed, the FIFO used in the data transmission becomes empty. If the other FIFO contains valid transmit data at this time, transmission can be continued.

When transmission of all data has been completed, write 0 to USBIER0/EP2EMPTY and disable interrupt requests.

Page 1383 of 1778




Figure 25.12 EP2 Bulk-IN Transfer Operation

25.5.7 EP3 Interrupt-IN Transfer




Figure 25.13 EP3 Interrupt-IN Transfer Operation

25.6 Processing of USB Standard Commands and Class/Vendor Commands

25.6.1 Processing of Commands Transmitted by Control Transfer

A command transmitted from the host by control transfer may require decoding and execution of command processing on the application side. Whether command decoding is required on the application side is indicated in table 25.4 below.

Table 25.4 Command Decoding on Application Side

Decoding not Necessary on Application Side	Decoding Necessary on Application Side
Clear feature	Get Descriptor
Get configuration	Synch Frame
Get interface	Set Descriptor
Get status	Class/Vendor command
Set address	
Set configuration	
Set feature	
Set interface	

If decoding is not necessary on the application side, command decoding and data stage and status stage processing are performed automatically. No processing is necessary by the user. An interrupt is not generated in this case.

If decoding is necessary on the application side, the USB function module stores the command in the EP0s FIFO. After normal reception is completed, the USBIER0/SETUP TS flag is set and an interrupt request is generated. In the interrupt routine, 8 bytes of data must be read from the EP0s data register (USBEPDR0S) and decoded by firmware. The necessary data stage and status stage processing should then be carried out according to the result of the decoding operation.

25.7 Stall Operations

This section describes stall operations in the USB function module. There are two cases in which the USB function module stall function is used:

- When the application forcibly stalls an endpoint for some reason
- When a stall is performed automatically within the USB function module due to a USB specification violation

The USB function module has internal status bits that hold the status (stall or non-stall) of each endpoint. When a transaction is sent from the host, the module references these internal status bits and determines whether to return a stall to the host. These bits cannot be cleared by the application; they must be cleared with a Clear Feature command from the host. The internal status bit for EP0 is automatically cleared only when the setup command is received.

25.7.1 Forcible Stall by Application

The application uses USBEPSTL register to issue a stall request for the USB function module. When the application wishes to stall a specific endpoint, it sets the corresponding bit in USBEPSTL (1-1 in figure 25.14). The internal status bits are not changed. When a transaction is sent from the host for the endpoint for which the USBEPSTL bit was set, the USB function module references the internal status bit, and if this is not set, references the corresponding bit in USBEPSTL (1-2 in figure 25.14). If the corresponding bit in USBEPSTL is set, the USB function module sets the internal status bit and returns a stall handshake to the host (1-3 in figure 25.14). If the corresponding bit in USBEPSTL is not set, the internal status bit is not changed and the transaction is accepted.

Once an internal status bit is set, it remains set until cleared by a Clear Feature command from the host, without regard to USBEPSTL register. Even after a bit is cleared by the Clear Feature command (3-1 in figure 25.14), the USB function module continues to return a stall handshake while the bit in USBEPSTL is set, since the internal status bit is set each time a transaction is executed for the corresponding endpoint (1-2 in figure 25.14). To clear a stall, therefore, it is necessary for the corresponding bit in USBEPSTL to be cleared by the application, and also for the internal status bit to be cleared with a Clear Feature command (2-1, 2-2, and 2-3 in figure 25.14).




Figure 25.14 Forcible Stall by Application

25.7.2 Automatic Stall by USB Function Module

When a stall setting is made with the Set Feature command, or in the event of a USB specification violation, the USB function module automatically sets the internal status bit for the relevant endpoint without regard to USBEPSTL register, and returns a stall handshake (1-1 in figure 25.15).

Once an internal status bit is set, it remains set until cleared by a Clear Feature command from the host, without regard to USBEPSTL register. After a bit is cleared by the Clear Feature command, USBEPSTL is referenced (3-1 in figure 25.15). The USB function module continues to return a stall handshake while the internal status bit is set, since the internal status bit is set even if a transaction is executed for the corresponding endpoint (2-1 and 2-2 in figure 25.15). To clear a stall, therefore, the internal status bit must be cleared with a Clear Feature command (3-1 in figure 25.15). If set by the application, USBEPSTL should also be cleared (2-1 in figure 25.15).




Figure 25.15 Automatic Stall by USB Function Module

25.8 DMA Transfer

This module allows DMAC transfer for endpoints 1 and 2, excluding transfer of word and longword.

If endpoint 1 contains at least one byte of valid receive data, a DMA transfer request is issued to endpoint 1. If there is no valid data in endpoint 2, a DMA transfer request is issued to endpoint 2.

When EP1DMAE in the USBDMA setting register is set to 1 to allow DMA transfer, 0-length data received for endpoint 1 is ignored. When DMA transfer is set, it is unnecessary to write 1 to the EP1 USBTRG/RDFN and EP2 USBTRG/PKTE bits. (1 must be written to the USBTRG/PKTE bit for data that consists of the maximum number of bytes or less.) For EP1, the FIFO buffer automatically becomes empty when all the received data is read. For EP2, the FIFO automatically becomes full when the maximum number of bytes (64 bytes) is written to the FIFO and then the data in the FIFO is transmitted. (See figures 25.16 and 25.19.)

25.8.1 DMA Transfer for Endpoint 1

If the received data for EP1 is transferred by DMA, when the data on the currently selected FIFO becomes empty, an equivalent processing of writing 1 to the USBTRG/RDFN bit is automatically performed in the module. Therefore, do not write 1 to the EP1RDFN bit in USBTRG after reading the data on one side of the FIFO. Correct operation cannot be guaranteed.

For example, if 150 bytes of data are received from the host, the equivalent processing of writing 1 to the USBTRG/RDFN bit is automatically performed internally in the three places in figure 25.16. This processing is done when the data on the currently selected FIFO becomes empty meaning that the processing is to be automatically performed even if 64 bytes of data or less than that are transferred.




Figure 25.16 EP1 RDFN Operation




Figure 25.17 Example of DMA Transfer (Channel 0) for Bulk-OUT Transfer (EP1) (When Receive Data Size is Determined Before Receiving Out Token)




Figure 25.18 Example of DMA Transfer (Channel 0) for Bulk-OUT Transfer (EP1) (When Receive Data Size Cannot be Determined Before Receiving Out Token)

25.8.2 DMA Transfer for Endpoint 2

If the transmitted data for EP2 is transferred by DMA, when the data on one side of FIFO (64 bytes) becomes full, an equivalent processing of writing 1 to the USBTRG/PKTE bit is automatically performed in the module. Therefore, when data to be transferred is a multiple of 64 bytes, writing 1 to the USBTRG/PKTE bit is not necessary.

For the data less than 64 bytes, a 1 should be written to the USBTRG/PKTE bit by a DMA transfer end interrupt of the DMAC. If a 1 is written to the USBTRG/PKTE bit for transferring the maximum number of bytes (64 bytes), the correct operation cannot be guaranteed.

For example, if 150 bytes of data are transmitted to the host, the equivalent processing if writing 1 to the USBTRG/PKTE bit is automatically performed internally in the two places in figure 25.19. This processing is done when the data on the currently selected FIFO becomes full meaning that the processing is to be automatically performed only when 64 bytes of data are transferred.

When the last 22 bytes are transferred, write 1 to the USBTRG/PKTE bit because this is not automatically written to. There is no data to be transferred in the application side, but this module outputs the DMA transfer request for EP2 as long as the FIFO has a space. When all the data is transferred by DMA, write 0 to the USBDMA/EP2DMAE bit to cancel the DMA transfer request for EP2.




Figure 25.19 EP2 PKTE Operation




Figure 25.20 Example of DMA Transfer (Channel 0) for Bulk-IN Transfer (EP2) (When Transmit Data Size is Determined Before Receiving IN Token)




Figure 25.21 Example of DMA Transfer (Channel 0) for Bulk-IN Transfer (EP2) (When Transmit Data Size Cannot be Determined Before Receiving IN Token)

25.9 DTC Transfer

This module allows DTC transfer for endpoints 1 and 2, excluding transfer of word and longword.

If endpoint 1 contains at least one byte of valid receive data, a DTC transfer request is issued to endpoint 1. If there is no valid data in endpoint 2, a DTC transfer request is issued to endpoint 2.

When EP1DMAE in the USBDMA setting register is set to 1 to allow DTC transfer, 0-length data received for endpoint 1 is ignored. When DTC transfer is set, it is unnecessary to write 1 to the EP1 USBTRG/RDFN and EP2 USBTRG/PKTE bits. (1 must be written to the USBTRG/PKTE bit for data that consists of the maximum number of bytes or less.) For EP1, the FIFO buffer automatically becomes empty when all the received data is read. For EP2, the FIFO automatically becomes full when the maximum number of bytes (64 bytes) is written to the FIFO and then the data in the FIFO is transmitted. (See figures 25.22 and 25.25.)

25.9.1 DTC Transfer for Endpoint 1

If the received data for EP1 is transferred by DTC when the data on the currently selected FIFO becomes empty, an equivalent processing of writing 1 to the USBTRG/RDFN bit is automatically performed in the module. Therefore, do not write 1 to the EP1RDFN bit in USBTRG after reading the data on one side of the FIFO. Correct operation cannot be guaranteed.

For example, if 150 bytes of data are received from the host, the equivalent processing of writing 1 to the USBTRG/RDFN bit is automatically performed internally in the three places in figure 25.22. This processing is done when the data on the currently selected FIFO becomes empty meaning that the processing is to be automatically performed even if 64 bytes of data or less than that are transferred.




Figure 25.22 EP1 RDFN Operation




Figure 25.23 Example of DTC Transfer for Bulk-OUT Transfer (EP1) (When Receive Data Size is Determined Before Receiving Out Token)




Figure 25.24 Example of DTC Transfer for Bulk-OUT Transfer (EP1) (When Receive Data Size Cannot be Determined Before Receiving Out Token)

25.9.2 DTC Transfer for Endpoint 2

If the transmitted data for EP2 is transferred by DTC, when the data on one side of FIFO (64 bytes) becomes full, an equivalent processing of writing 1 to the USBTRG/PKTE bit is automatically performed in the module. Therefore, when data to be transferred is a multiple of 64 bytes, writing 1 to the USBTRG/PKTE bit is not necessary.

For the data less than 64 bytes, a 1 should be written to the USBTRG/PKTE bit by a transmit data transfer end interrupt of the DTC. If a 1 is written to the USBTRG/PKTE bit for transferring the maximum number of bytes (64 bytes), the correct operation cannot be guaranteed.

For example, if 150 bytes of data are transmitted to the host, the equivalent processing if writing 1 to the USBTRG/PKTE bit is automatically performed internally in the two places in figure 25.25. This processing is done when the data on the currently selected FIFO becomes full meaning that the processing is to be automatically performed only when 64 bytes of data are transferred.

When the last 22 bytes are transferred, write 1 to the USBTRG/PKTE bit because this is not automatically written to. There is no data to be transferred in the application side, but this module outputs the DTC transfer request for EP2 as long as the FIFO has a space. When all the data is transferred by DTC, write 0 to the USBDMA/EP2DMAE bit to cancel the DTC transfer request for EP2.




Figure 25.25 EP2 PKTE Operation




Figure 25.26 Example of DTC Transfer for Bulk-IN Transfer (EP2) (When Transmit Data Size is Determined Before Receiving IN Token)




Figure 25.27 Example of DTC Transfer for Bulk-IN Transfer (EP2) (When Transmit Data Size Cannot be Determined Before Receiving IN Token)

Page 1401 of 1778

25.10 Example of USB External Circuitry

USD+ Pull-Up Control: In a system where it is wished to delay USB host/hub connection notification (USD+ pull-up) (during high-priority processing or initialization processing, for example), USD+ pull-up is controlled using a general output port. When the USB cable has been connected to the host or hub and USD+ pull-up is inhibited, USD+ and USD- are placed in the low level state (USD+ and USD- are pull down on the host or hub side) and the USB module recognizes as if the USB bus reset has been received from the host. In that case, the USD+ pull-up control signal and VBUS pin input signal should be controlled using a general output port and the USB cable VBUS (AND circuit) as shown in figure 25.28. (The UDC core of this LSI holds the powered state independent of USD+ and USD- state when the VBUS pin is low level.)

Detection of USB Cable Connection/Disconnection: As USB states are managed by hardware in this module, a VBUS signal that recognizes connection/disconnection is necessary. The power supply signal (VBUS) in the USB cable is used for this purpose. However, if the cable is connected to the USB host/hub when the on-chip function LSI power is off, a voltage (5 V) will be applied from the USB host/hub. Therefore, an IC (HD74LV1G08A, 2G08A, etc.) that allows voltage application when the system power is off should be connected externally.




Figure 25.28 Example of USB Function Module External Circuitry (For On-Chip Transceiver)

Note: The same voltage as the CPU voltage (Vcc) should be applied to VBUS.

25.11 Notes on Usage

25.11.1 Receiving Setup Data

Note that the following when 8-byte setup data is received by USBEPDR0s.

- 1. The USB must always receive the setup command. Therefore, writing from the USB bus has priority over reading from the CPU. When the USB starts receiving the next setup command while the CPU is reading data after data reception, the USB forcibly invalidates reading from the CPU to start writing. The value that is read after starting reception is undefined.
- 2. USBEPDR0s must be read in 8-byte unit. When reading is stopped in the middle, the data that is received by the next setup command cannot be read correctly.

25.11.2 Clearing FIFO

If the connected USB cable is disconnected during communication, the data being received or transmitted may remain in the FIFO. Therefore, clear the FIFO immediately after connecting the USB cable.

Do not clear the FIFO that is receiving or transmitting data from or to the host.

25.11.3 Overreading or Overwriting Data Register

Note that the following when reading or writing the data register of this module:

Receive Data Register: Do not read the number of data which exceeds that of valid receive data from the receive data register, i.e., data that exceeds the number of bytes indicated by the receive data size register must not be read. For USBEPDR1 that has two FIFOs, the maximum number of bytes that can be read at once is 64 bytes. After reading the data on the currently selected side, write 1 to USBTRG/EP1RDFN to change the current side to another side. This allows the number of bytes for the new side to be used as the receive data size, enabling the next data to be read.

Transmit Data Register: Do not write the number of data that exceeds the maximum packet size to the transmit data register. For USBEPDR2 that has two FIFOs, the data to be written at one time must be the maximum packet size or less. After writing the data, write 1 to TRG/PKTE to change the currently selected side to another in the module to allow the next data to be written to the new side. Therefore, do not write data to one side of FIFO right after the other side.

25.11.4 **Assigning Interrupt Source for EP0**

Interrupt sources (bits 0 to 3) for EP0 that are assigned to USBIFR0 of this module must be assigned to the same interrupt pin using USBISR0.

25.11.5 Clearing FIFO when Setting DMA/DTC Transfer

Clearing the endpoint 1 data register (USBEPDR1) is impossible when DMA/DTC transfer is enabled (USBDMAR/EP1DMAE = 1) for endpoint 1. To clear this register, cancel DMA/DTC transfer.

25.11.6 Manual Reset for DMA/DTC Transfer

Do not input a manual reset during DMA/DTC transfer for endpoints 1 and 2. Correct operation cannot be guaranteed.

25.11.7 **USB Clock**

Wait for the USB clock settling time and then cancel the module stop setting for the USB function module.

25.11.8 **Using TR Interrupt**

Note that the following when using the transfer request interrupt (TR interrupt) for interrupt-IN transfer of EP0i/EP2/EP3.

The TR interrupt flag is set when the IN token is sent from the USB host and there is no data in the FIFO of the EP. However, TR interrupts occur continuously at the timing shown in figure 25.29. Make sure that no malfunction occurs in these cases.

Note: This module checks NAK acknowledgement if there is no data in the FIFO of the EP when receiving the IN token. However the TR interrupt flag is set after transmitting the NAK handshake. Therefore, when writing the USBTRG/PKTE bit is later than the next IN token, the TR interrupt flag is set again.




Figure 25.29 Timing for Setting the TR Interrupt Flag

25.11.9 Handling of Unused USB Pins

• Handle the unused pins as listed below.

If this process is not performed, correct operation of the LSI cannot be guaranteed.

DrVcc = 3.0 V to 5.5 V

DrVss = 0 V

USD+ = Open

USD- = Open

VBUS = 0 V

USEBEXTAL = 0 V

USBXTAL = Open

Section 26 Flash Memory (ROM)

This LSI has on-chip flash memory. The flash memory has the following features.

26.1 **Features**

- Two flash-memory MATs, with one selected by the mode in which the LSI starts up The on-chip flash memory has two memory spaces in the same address space (hereafter referred to as memory MATs). The mode setting when the LSI starts up determines the memory MAT that is currently mapped. The MAT can be switched by bank-switching after the LSI has started up.
 - Size of the user MAT, from which booting-up proceeds after a power-on reset in user mode: 1 Mbyte (SH7286), 256 Kbytes (SH7243), 768 Kbytes (SH7285)
 - Size of the user boot MAT, from which booting-up proceeds after a power-on reset in user boot mode: 12 Kbytes (SH7286, SH7285)
- Four (three in SH7243) on-board programming modes and one off-board programming mode On-board programming modes:
 - Boot mode: The on-chip SCIF interface is used for programming in this mode. Either the user MAT or user-boot MAT can be programmed, and the bit rate for data transfer between the host and this LSI are automatically adjusted.
 - User program mode: This mode allows programming of the user MAT via any desired interface.
 - User boot mode (SH7286, SH7285): This mode allows writing of a user boot program via any desired interface and programming of the user MAT.

Off-board programming mode:

- Programmer mode: This mode allows programming of the user MAT and user boot MAT with the aid of a PROM programmer.
- High-speed reading through ROM cache Both the user MAT and user boot MAT can be read at high speed through the ROM cache. They can be read only in on-chip ROM enabled mode.
- Downloading of an on-chip program to provide an interface for programming/erasure This LSI has a dedicated programming/erasing program. After this program has been downloaded to the on-chip RAM, programming or erasing can be performed by setting parameters as arguments. "User branching" is also supported.

User branching:

Programming is performed in 256-byte units. Each round of programming consists of application of the programming pulse, reading for verification, and several other steps. Erasing is performed in block units and each round of erasing consists of several steps. A user-processing routine can be executed between each round of erasing, and making the setting for this is called the addition of a user branch.

Protection modes

There are two modes of protection: software protection is applied by register settings and hardware protection is applied by the level on the FWE pin. Protection of the flash memory from programming or erasure can be selected.

When an abnormal state is detected, such as runaway execution of programming/erasing, the protection modes initiate the transition to the error protection state and suspend programming/erasing processing.

• Programming/erasing time

The time taken to program 256 bytes of flash memory in a single round is t_p ms (typ.), which is equivalent to $t_p/256$ ms per byte. The erasing time is t_E s (typ.) per block. Refer to section 31.7, Flash Memory Characteristics.

- Number of programming operations
 The flash memory can be programmed up to N_{wee} times.
- Operating frequency for programming/erasing
 The operating frequency for programming/erasing is 50 MHz (Pφ).

26.2 Overview

26.2.1 Block Diagram




Figure 26.1 Block Diagram of Flash Memory

26.2.2 Operating Mode

When each mode pin and the FWE pin are set in the reset state and the reset signal is released, the microcontroller enters each operating mode as shown in figure 26.2. For the setting of each mode pin and the FWE pin, see table 26.1.

- Flash memory cannot be read, programmed, or erased in ROM invalid mode. The programming/erasing interface registers cannot be written to. When these registers are read, H'00 is always read.
- Flash memory can be read in user mode, but cannot be programmed or erased.
- Flash memory can be read, programmed, or erased on the board only in user program mode, user boot mode, and boot mode.
- Flash memory can be read, programmed, or erased by means of the PROM programmer in programmer mode.




Figure 26.2 Mode Transition of Flash Memory

Table 26.1 Relationship between FWE and MD Pins and Operating Modes

Pin	Reset State	ROM Invalid Mode	ROM Valid Mode	User Program Mode	User Boot Mode* ³	Boot Mode	USB Boot Mode* ³ * ⁴	Programmer Mode
RES	0	1	1	1	1	1	1	Setting value depends on the condition of the specialized PROM programmer.
FWE	0/1	0	0	1	1	1	1	
MD0	0/1	0/1*1	0/1*2	0	1	0	1	
MD1	0/1	0	1	1	0	0	1	

Notes: 1. MD0 = 0: 16-bit external bus, MD0 = 1: 8-bit external bus

- 2. MD0 = 0: External bus can be used, MD0 = 1: Single-chip mode (external bus cannot be used)
- 3. Setting is prohibited in the SH7243.
- 4. Becomes USB boot mode if always FWE = 1 after the power has been turned on. If FWE = 0 until the reset is released and then changed to FWE = 1 after the MCU operating mode is determined as single-chip mode, the operating mode transits to user program mode.

26.2.3 Mode Comparison

The comparison table of programming and erasing related items about boot mode, user program mode, user boot mode, and programmer mode is shown in table 26.2.

Table 26.2 Comparison of Programming Modes

		User			
	Boot Mode	Program Mode	User Boot Mode* ³	USB Boot Mode* ³	Programmer Mode
Programming/ erasing environment	On-board programming	On-board programming	On-board programming	On-board programming	Off-board programming
Programming/ erasing enable MAT	User MAT User boot MAT	User MAT	User MAT	User MAT	User MAT User boot MAT
Programming/ erasing control	Command method	Programming/ erasing interface	Programming/ erasing interface	Command method	_
All erasure	Possible (Automatic)	Possible	Possible	Possible (Automatic)	Possible (Automatic)
Block division erasure	Possible* ¹	Possible	Possible	Possible*1	Not possible
Program data transfer	From host via SCI	From optional device via RAM	From optional device via RAM	From host via USB	Via programmer
User branch function	Not possible	Possible	Possible	Not possible	Not possible
Reset initiation MAT	Embedded program storage MAT	User MAT	User boot MAT* ²	Embedded program storage MAT	Embedded program storage MAT
Transition to user mode	Mode setting change and reset	FWE setting change	Mode setting change and reset	Mode setting change and reset	_
Pin state	CK: output	Dependent on	CK: output (initial setting) Other pins: input (initial setting)	CK: output	Programmer dedicated pins
	Other pins: input	user settings		Other pins: input	
	(same as the states in MCU extension mode 2)			(same as the states in MCU extension mode 2)	
	RXD0 and TXD0: valid				

Notes: 1. All-erasure is performed. After that, the specified block can be erased.

- 2. Initiation starts from the embedded program storage MAT. After checking the flash-memory related registers, initiation starts from the reset vector of the user MAT.
- 3. Not available in the SH7243.

- The user boot MAT can be programmed or erased only in boot mode and programmer mode.
- The user MAT and user boot MAT are all erased in boot mode. Then, the user MAT and user boot MAT can be programmed by means of the command method. However, the contents of the MAT cannot be read until this state.
 - Only user boot MAT is programmed and the user MAT is programmed in user boot mode or only user MAT is programmed because user boot mode is not used.
- In user boot mode, the boot operation of the optional interface can be performed by a mode pin setting different from user program mode.

26.2.4 **Flash Memory Configuration**

This LSI's flash memory is configured by the 128-Kbyte, 256-Kbyte (SH7243), 512-Kbyte, 768-Kbyte (SH7286, SH7285), or 1-Mbyte (SH7286) user MAT and 12-Kbyte user boot MAT (SH7286, SH7285).

The start address is allocated to the same address in the user MAT and user boot MAT. Therefore, when the program execution or data access is performed between the two MATs, the MAT must be switched by using FMATS.

The user MAT or user boot MAT can be read in all modes if it is in ROM valid mode. However, the user boot MAT can be programmed only in boot mode and programmer mode.




Figure 26.3 Flash Memory Configuration

The user MAT and user boot MAT have different memory sizes. Do not access a user boot MAT that is 12 Kbytes or more. When a user boot MAT exceeding 12 Kbytes is read from, an undefined value is read.

26.2.5 Block Division

The user MAT is divided into 128 Kbytes (one block in the 256-Kbyte MAT, three blocks in the 512-Kbyte MAT, five blocks in the 768-Kbyte MAT, or seven blocks in the 1-Mbyte MAT), 64 Kbytes (one block), and 8 Kbytes (eight blocks) as shown in figure 26.4. The user MAT can be erased in this divided-block units and the erase-block number of EB0 to EB11 is specified when erasing.




Figure 26.4 Block Division of User MAT

26.2.6 Programming/Erasing Interface

Programming/erasing is executed by downloading the on-chip program to the on-chip RAM and specifying the program address/data and erase block by using the interface registers/parameters.

The procedure program is made by the user in user program mode and user boot mode. The overview of the procedure is as follows. For details, see section 26.5.3, User Program Mode.




Figure 26.5 Overview of User Procedure Program

(1) Selection of On-Chip Program to be Downloaded and Setting of Download Destination This LSI has programming/erasing programs and they can be downloaded to the on-chip RAM. The on-chip program to be downloaded is selected by setting the corresponding bits in the programming/erasing interface registers. The download destination can be specified by FTDAR.

(2) Download of On-Chip Program

The on-chip program is automatically downloaded by clearing VBR of the CPU to H'80000000 and then setting the SCO bit in the flash code control and status register (FCCS) and the flash key code register (FKEY), which are programming/erasing interface registers.

The user MAT is replaced to the embedded program storage area when downloading. Since the flash memory cannot be read when programming/erasing, the procedure program, which is working from download to completion of programming/erasing, must be executed in a space other than the flash memory to be programmed/erased (for example, on-chip RAM).

Since the result of download is returned to the programming/erasing interface parameters, whether the normal download is executed or not can be confirmed.

Note that VBR can be changed after download is completed.

(3) Initialization of Programming/Erasing

The operating frequency and user branch are set before execution of programming/erasing. The user branch destination must be in an area other than the user MAT area which is in the middle of programming and the area where the on-chip program is downloaded. These settings are performed by using the programming/erasing interface parameters.

(4) Programming/Erasing Execution

To program or erase, the FWE pin must be brought high and user program mode must be entered.

The program data/programming destination address is specified in 256-byte units when programming.

The block to be erased is specified in erase-block units when erasing.

These specifications are set by using the programming/erasing interface parameters and the onchip program is initiated. The on-chip program is executed by using the JSR or BSR instruction to perform the subroutine call of the specified address in the on-chip RAM. The execution result is returned to the programming/erasing interface parameters.

The area to be programmed must be erased in advance when programming flash memory. Do not generate NMI, IRQ, and all other interrupts during programming/erasing.

(5) When Programming/Erasing is Executed Consecutively

When the processing is not ended by the 128-byte programming or one-block erasure, the program address/data and erase-block number must be updated and consecutive programming/erasing is required.

Since the downloaded on-chip program is left in the on-chip RAM after the processing, download and initialization are not required when the same processing is executed consecutively.

26.3 **Input/Output Pins**

Flash memory is controlled by the pins as shown in table 26.3.

Table 26.3 Pin Configuration

Pin Name	Symbol	Input/Output	Function
Power-on reset	RES	Input	Reset
Flash programming enable	FWE	Input	Hardware protection when programming flash memory
Mode 1	MD1	Input	Sets operating mode of this LSI
Mode 0	MD0	Input	Sets operating mode of this LSI
SCI transmit data	TXD0 (PA1)	Output	Serial transmit data output (used in boot mode) (SH7285 and SH7286)
	TXD0 (PB7)	Output	Serial transmit data output (used in boot mode) (SH7243)
SCI receive data	RXD0 (PA0)	Input	Serial receive data input (used in boot mode) (SH7285 and SH7286)
	RXD0 (PB6)	Input	Serial receive data input (used in boot mode) (SH7243)
Pull-up control	PUPD (PB10)	Output	Pull-up control (used in USB boot mode) (SH7285 and SH7286)
USB data	USB+ USB-	I/O	USD signal from the USB that has a transceiver (used in USB boot mode) (SH7285 and SH7286)
USB cable connection monitor	VBUS	Input	Detects connection and disconnection of the USB cable (used in USB boot mode) (SH7285 and SH7286)
USB clock select	PC0	Input	Selects the clock supplied by the USB (used in USB boot mode) (SH7285 and SH7286)

26.4 Register Descriptions

26.4.1 Registers

The registers/parameters which control flash memory when the on-chip flash memory is valid are shown in table 26.4.

There are several operating modes for accessing flash memory, for example, read mode/program mode.

There are two memory MATs: user MAT and user boot MAT. The dedicated registers/parameters are allocated for each operating mode and MAT selection. The correspondence of operating modes and registers/parameters for use is shown in table 26.5.

Table 26.4 (1) Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Flash code control and status register	FCCS	R, W*1	H'00* ² H'80* ²	H'FFFFA800	8
Flash program code select register	FPCS	R/W	H'00	H'FFFFA801	8
Flash erase code select register	FECS	R/W	H'00	H'FFFFA802	8
Flash key code register	FKEY	R/W	H'00	H'FFFFA804	8
Flash MAT select register	FMATS	R/W	H'00* ³ H'AA* ³	H'FFFFA805	8
Flash transfer destination address register	FTDAR	R/W	H'00	H'FFFFA806	8
ROM cache control register	RCCR	R/W	H'00000001	H'FFFC1400	32

Notes: 1. The bits except the SCO bit are read-only bits. The SCO bit is a programming-only bit. (The value which can be read is always 0.)

- The initial value of the FWE bit is 0 when the FWE pin goes low. The initial value of the FWE bit is 1 when the FWE pin goes high.
- 3. The initial value at initiation in user mode or user program mode is H'00. The initial value at initiation in user boot mode is H'AA.

Table 26.4 (2) Parameter Configuration

Name	Abbreviation	R/W	Initial Value	Address	Access Size
Download pass/fail result	DPFR	R/W	Undefined	On-chip RAM*	8, 16, 32
Flash pass/fail result	FPFR	R/W	Undefined	R0 of CPU	8, 16, 32
Flash multipurpose address area	FMPAR	R/W	Undefined	R5 of CPU	8, 16, 32
Flash multipurpose data destination area	FMPDR	R/W	Undefined	R4 of CPU	8, 16, 32
Flash erase block select	FEBS	R/W	Undefined	R4 of CPU	8, 16, 32
Flash program and erase frequency control	FPEFEQ	R/W	Undefined	R4 of CPU	8, 16, 32
Flash user branch address set parameter	FUBRA	R/W	Undefined	R5 of CPU	8, 16, 32

Note: * One byte of the start address in the on-chip RAM area specified by FTDAR is valid.

Table 26.5 Register/Parameter and Target Mode

		Download	Initiali- zation	Program- ming	Erasure	Read	RAM Emulation
Programming/	FCCS	V	_	_	_	_	_
erasing interface registers	FPCS	V	_	_	_	_	_
registers	PECS	V	_	_	_	_	_
	FKEY	V	_	V	√	_	_
	FMATS	_	_	√* ¹	√* ¹	√*²	_
	FTDAR	V	_	_	_	_	_
Programming/	DPFR	V	_	_	_	_	_
erasing interface parameters	FPFR	_	$\sqrt{}$	V	V	_	_
parameters	FPEFEQ	_	V	_	_	_	_
	FUBRA	_	V	_	_	_	_
	FMPAR	_	_	√	_	_	_
	FMPDR	_	_	V	_	_	_
	FEBS	_	_	_	V	_	_

Notes: 1. The setting is required when programming or erasing user MAT in user boot mode.

2. The setting may be required according to the combination of initiation mode and read target MAT.

26.4.2 Programming/Erasing Interface Registers

The programming/erasing interface registers are as described below. They are all 8-bit registers that can be accessed in bytes.

(1) Flash Code Control and Status Register (FCCS)

FCCS is configured by bits which request the monitor of the FWE pin state and error occurrence during programming or erasing flash memory and the download of the on-chip program.

Bit:	7	6	5	4	3	2	1	0
	FWE	MAT	-	FLER	-	-	-	sco
Initial value:	1/0	1/0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	(R)/W

Bit	Bit Name	Initial Value	R/W	Description
7	FWE	1/0	R	Flash Programming Enable
				Monitors the level which is input to the FWE pin that performs hardware protection of the flash memory programming or erasing. The initial value is 0 or 1 according to the FWE pin state.
				0: When the FWE pin goes low (in hardware protection state)
				1: When the FWE pin goes high
6	MAT	1/0	R	MAT Bit
				Indicates whether the user MAT or user boot MAT is selected.
				0: User MAT is selected
				1: User boot MAT is selected
5	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
4	FLER	0	R	Flash Memory Error
				Indicates an error occurs during programming and erasing flash memory.
				When FLER is set to 1, flash memory enters the error protection state.
				When FLER is set to 1, high voltage is applied to the internal flash memory. To reduce the damage to flash memory, the reset signal must be released after the reset period of 100 μ s which is longer than normal.
				Flash memory operates normally Programming/erasing protection for flash memory (error protection) is invalid.
				[Clearing condition]
				At a power-on reset
				Indicates an error occurs during programming/erasing flash memory. Programming/erasing protection for flash memory (error protection) is valid.
				[Setting condition]
				See section 26.6.3, Error Protection.
3 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
0	SCO	0	(R)/W	Source Program Copy Operation
				Requests the on-chip programming/erasing program to be downloaded to the on-chip RAM.
				When this bit is set to 1, the on-chip program which is selected by FPCS/FECS is automatically downloaded in the on-chip RAM area specified by FTDAR.
				In order to set this bit to 1, H'A5 must be written to FKEY and this operation must be in the on-chip RAM.
				Eight NOP instructions must be executed immediately after setting this bit to 1.
				For interrupts during download, see section 26.7.2, Interrupts during Programming/Erasing. For the download time, see section 26.7.3, Other Notes.
				Since this bit is cleared to 0 when download is completed, this bit cannot be read as 1.
				Download by setting the SCO bit to 1 requires a special interrupt processing that performs bank switching to the on-chip program storage area. Therefore, before issuing a download request (SCO = 1), set VBR to H'80000000. Otherwise, the CPU gets out of control. Once download end is confirmed, VBR can be changed to any other value.
				The mode in which the FWE pin is high must be used when using the SCO function.
				0: Download of the on-chip programming/erasing program to the on-chip RAM is not executed.
				[Clearing condition]
				When download is completed
				1: Request that the on-chip programming/erasing program is downloaded to the on-chip RAM is generated
				[Setting conditions]
				When all of the following conditions are satisfied and 1 is written to this bit
				FKEY is written to H'A5
				During execution in the on-chip RAM

(2) Flash Program Code Select Register (FPCS)

FPCS selects the on-chip programming program to be downloaded.



Bit	Bit Name	Initial Value	R/W	Description
7 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	PPVS	0	R/W	Program Pulse Single
				Selects the programming program.
				0: On-chip programming program is not selected
				[Clearing condition]
				When transfer is completed
				1: On-chip programming program is selected

(3) Flash Erase Code Select Register (FECS)

FECS selects download of the on-chip erasing program.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	EPVB
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
0	EPVB	0	R/W	Erase Pulse Verify Block
				Selects the erasing program.
				0: On-chip erasing program is not selected
				[Clearing condition]
				When transfer is completed
				1: On-chip erasing program is selected

(4) Flash Key Code Register (FKEY)

FKEY is a register for software protection that enables download of the on-chip program and programming/erasing of flash memory. Before setting the SCO bit to 1 in order to download the on-chip program or executing the downloaded programming/erasing program, these processings cannot be executed if the key code is not written.

Bit:	7	6	5	4	3	2	1	0
				K[7	7:0]			
Initial value:	0	0	0	0	0	0	0	0
B/W·	R/M	D/M	D/M	P/W	P/M	D/M	D/M	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	K[7:0]	All 0	R/W	Key Code
				Only when H'A5 is written, writing to the SCO bit is valid. When a value other than H'A5 is written to FKEY, 1 cannot be written to the SCO bit. Therefore downloading to the on-chip RAM cannot be executed.
				Only when H'5A is written, programming/erasing of flash memory can be executed. Even if the on-chip programming/erasing program is executed, flash memory cannot be programmed or erased when a value other than H'5A is written to FKEY.
				H'A5: Writing to the SCO bit is enabled (The SCO bit cannot be set by a value other than H'A5.)
				H'5A: Programming/erasing is enabled (A value other than H'5A enables software protection state.)
				H'00: Initial value

Flash MAT Select Register (FMATS) **(5)**


FMATS specifies whether user MAT or user boot MAT is selected.

Bit:	7	6	5	4	3	2	1	0
	MS7	MS6	MS5	MS4	MS3	MS2	MS1	MS0
Initial value:	0/1	0	0/1	0	0/1	0	0/1	0
R/W:	R/W							

Bit	Bit Name	Initial Value	R/W	Description
7	MS7	0/1	R/W	MAT Select
6	MS6	0	R/W	These bits are in user-MAT selection state when a value
5	MS5	0/1	R/W	other than H'AA is written and in user-boot-MAT selection state when H'AA is written.
4	MS4	0	R/W	
3	MS3	0/1	R/W	The MAT is switched by writing a value in FMATS with the on-chip RAM instruction.
2	MS2	0	R/W	When the MAT is switched, follow section 26.7.1,
1	MS1	0/1	R/W	Switching between User MAT and User Boot MAT. (The
0	MS0	0	R/W	user boot MAT cannot be programmed in user program mode if user boot MAT is selected by FMATS. The user boot MAT must be programmed in boot mode or in programmer mode.)
				H'AA: The user boot MAT is selected (in user-MAT selection state when the value of these bits are other than H'AA) Initial value when these bits are initiated in user boot mode.
				H'00: Initial value when these bits are initiated in a mode except for user boot mode (in user-MAT selection state)
				[Programmable condition]
				These bits are in the execution state in the on-chip RAM.

(6) Flash Transfer Destination Address Register (FTDAR)

FTDAR specifies the on-chip RAM address to which the on-chip program is downloaded. Make settings for FTDAR before writing 1 to the SCO bit in FCCS. The initial value is H'00 which points to the start address (H'FFF81000) in on-chip RAM.



Bit	Bit Name	Initial Value	R/W	Description
7	TDER	0	R/W	Transfer Destination Address Setting Error
				This bit is set to 1 when there is an error in the download start address set by bits 6 to 0 (TDA6 to TDA0). Whether the address setting is erroneous or not is tested by checking whether the setting of TDA6 to TDA0 is in the range of H'00 to H'05 after setting the SCO bit in FCCS to 1 and performing download. Before setting the SCO bit to 1 be sure to set the FTDAR value between H'00 to H'05 as well as clearing this bit to 0.
				0: Setting of TDA6 to TDA0 is normal
				 Setting of TDER and TDA6 to TDA0 is H'06 to H'FF and download has been aborted
6 to 0	TDA[6:0]	All 0	R/W	Transfer Destination Address
				These bits specify the download start address. A value from H'00 to H'05 can be set to specify the download start address in on-chip RAM in 2-Kbyte units.
				A value from H'06 to H'7F cannot be set. If such a value is set, the TDER bit (bit 7) in this register is set to 1 to prevent download from being executed.
				H'00: Download start address is set to H'FFF81000
				H'01: Download start address is set to H'FFF81800
				H'02: Download start address is set to H'FFF82000
				H'03: Download start address is set to H'FFF82800
				H'04: Download start address is set to H'FFF83000
				H'05: Download start address is set to H'FFF83800
				H'06 to H'7F: Setting prohibited. If this value is set, the TDER bit (bit 7) is set to 1 to abort the download processing.

(7) ROM Cache Control Register (RCCR)

RCCR contains the RCF bit that controls the disabling of all lines in the ROM cache.

This register can be accessed only in longwords.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	1	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	- 1	-	-	RCF	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	RCF	0	R/W	ROM Cache Flush
				Writing 1 to this bit disables (flushes) the instructions or data in the ROM cache. This bit is read as 0.
				0: Does not disable the instructions or data in the ROM cache
				1: Disables the instructions or data in the ROM cache
				[Clearing condition]
				By a power-on reset or in standby mode
				[Setting condition]
				Writing 1 to this bit
2, 1	_	All 0	R	Reserved
				The write value should always be 0; otherwise normal operation cannot be guaranteed.
0	_	1	R	Reserved
				The write value should always be 1; otherwise normal operation cannot be guaranteed.

26.4.3 Programming/Erasing Interface Parameters

The programming/erasing interface parameters specify the operating frequency, user branch destination address, storage place for program data, programming destination address, and erase block and exchanges the processing result for the downloaded on-chip program. This parameter uses the general registers of the CPU (R4, R5, and R0) or the on-chip RAM area. The initial value is undefined.

At download all CPU registers are stored, and at initialization or when the on-chip program is executed, CPU registers except for R0 are stored. The return value of the processing result is written in R0. Since the stack area is used for storing the registers or as a work area, the stack area must be saved at the processing start. (The maximum size of a stack area to be used is 128 bytes.)

The programming/erasing interface parameters are used in the following four items.

- 1. Download control
- 2. Initialization before programming or erasing
- 3. Programming
- 4. Erasing

These items use different parameters. The correspondence table is shown in table 26.6.

The processing results of initialization, programming, and erasing are returned, but the bit contents have different meanings according to the processing program. See the description of FPFR for each processing.

Table 26.6 Usable Parameters and Target Modes

Name of Parameter	Abbrevia-	Down- load	Initiali- zation	Pro- gram- ming	Erasure	R/W	Initial Value	Allocation
Download pass/fail result	DPFR	V	_	_	_	R/W	Undefined	On-chip RAM*
Flash pass/fail result	FPFR	_	1	V	√	R/W	Undefined	R0 of CPU
Flash programming/ erasing frequency control	FPEFEQ	_	√	_	_	R/W	Undefined	R4 of CPU
Flash user branch address set	FUBRA	_	1	_	_	R/W	Undefined	R5 of CPU
Flash multipurpose address area	FMPAR	_	_	V	_	R/W	Undefined	R5 of CPU
Flash multipurpose data destination area	FMPDR	_	_	√	_	R/W	Undefined	R4 of CPU
Flash erase block select	FEBS	_	_	_	√	R/W	Undefined	R4 of CPU

Note: * One byte of start address of download destination specified by FTDAR

(1) Download Control

The on-chip program is automatically downloaded by setting the SCO bit to 1. The on-chip RAM area to be downloaded is the area as much as 3 Kbytes starting from the start address specified by FTDAR. For the address map of the on-chip RAM, see figure 26.10.

The download control is set by using the programming/erasing interface registers. The return value is given by the DPFR parameter.

(a) Download Pass/Fail Result Parameter (DPFR: One Byte of Start Address of On-Chip RAM Specified by FTDAR)

This parameter indicates the return value of the download result. The value of this parameter can be used to determine if downloading is executed or not. Since the confirmation whether the SCO bit is set to 1 is difficult, the certain determination must be performed by setting one byte of the start address of the on-chip RAM area specified by FTDAR to a value other than the return value of download (for example, H'FF) before the download start (before setting the SCO bit to 1). For the checking method of download results, see section 26.5.3 (2), Programming Procedure in User Program Mode.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	SS	FK	SF
Initial value:	-	-	-	-	-	-	-	-
R/W:	R/W							

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	Undefined	R/W	Unused
				Return 0.
2	SS	Undefined	R/W	Source Select Error Detect
				The on-chip program which can be downloaded can be specified as only one type. When more than two types of the program are selected, the program is not selected, or the program is selected without mapping, an error occurs.
				0: Download program can be selected normally
				Download error occurs (Multi-selection or program which is not mapped is selected)
1	FK	Undefined	R/W	Flash Key Register Error Detect
				Returns the check result whether the value of FKEY is set to H'A5.
				0: FKEY setting is normal (FKEY = H'A5)
				1: FKEY setting is abnormal (FKEY = value other than H'A5)
0	SF	Undefined	R/W	Success/Fail
				Returns the result whether download has ended normally or not.
				Downloading on-chip program has ended normally (no error)
				Downloading on-chip program has ended abnormally (error occurs)

(2) Programming/Erasing Initialization

The on-chip programming/erasing program to be downloaded includes the initialization program.

The specified period pulse must be applied when programming or erasing. The specified pulse width is made by the method in which wait loop is configured by the CPU instruction. The operating frequency of the CPU must be set. Since the user branch function is supported, the user branch destination address must be set.

The initial program is set as a parameter of the programming/erasing program which has downloaded these settings.

(2.1) Flash Programming/Erasing Frequency Parameter (FPEFEQ: General Register R4 of CPU)

This parameter sets the operating frequency of the CPU.

For the operating frequency of this LSI, see section 31.3.1, Clock Timing.

Bit	: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value: R/W	: - : R/W	- R/W														
Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	F15	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0
Initial value:	: - : D/M	- D/M	-	-	-	-	-	-								

Bit	Bit Name	Initial Value	R/W	Description
31 to	_	Undefined	R/W	Unused
16				Return 0.
15 to 0	F15 to F0	Undefined	R/W	Frequency Set
				Set the operating frequency $\mbox{I} \phi$ of the CPU following the calculation below.
				$I\phi = F[15:0] \times 10^4 \text{ Hz}$
				 Round it off to the digit of 1 kHz, and round down the lower digits.
				2. For example, when $I\phi$ = 33.333 MHz, set as follows:
				(1) $I\phi = 3333 \times 10^4 \text{ Hz}$
				(2) F[15:0] = 3333 (H'0D05)
				(3) Set R4 (FPEFEQ) to H'00000D05.

(2.2) Flash User Branch Address Setting Parameter (FUBRA: General Register R5 of CPU)

This parameter sets the user branch destination address. The user program which has been set can be executed in specified processing units when programming and erasing.

Bi	t: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	UA31	UA30	UA29	UA28	UA27	UA26	UA25	UA24	UA23	UA22	UA21	UA20	UA19	UA18	UA17	UA16
Initial value R/W	e: - /: R/W	- R/W														
Bi	t: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	UA15	UA14	UA13	UA12	UA11	UA10	UA9	UA8	UA7	UA6	UA5	UA4	UA3	UA2	UA1	UA0
Initial value	e: - /: R/W	- R/W														

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	UA31 to	Undefined	R/W	User Branch Destination Address
	UA0			When the user branch is not required, address 0 (H'00000000) must be set.
				The user branch destination must be an area other than the flash memory, an area other than the RAM area in which on-chip program has been transferred, or the external bus space.
				Note that the CPU must not branch to an area without the execution code and get out of control. The on-chip program download area and stack area must not be overwritten. If CPU runaway occurs or the download area or stack area is overwritten, the value of flash memory cannot be guaranteed.
				The download of the on-chip program, initialization, initiation of the programming/erasing program must not be executed in the processing of the user branch destination. Programming or erasing cannot be guaranteed when returning from the user branch destination. The program data which has already been prepared must not be programmed.
				Store general registers R8 to R15. General registers R0 to R7 are available without storing them.
				Moreover, the programming/erasing interface registers must not be written to in the processing of the user branch destination.
				After the processing of the user branch has ended, the programming/erasing program must be returned to by using the RTS instruction.
				For the execution intervals of the user branch processing, see note 2 (User branch processing intervals) in section 26.7.3, Other Notes.

(2.3) Flash Pass/Fail Result Parameter (FPFR: General Register R0 of CPU)

This parameter indicates the return value of the initialization result.

Bit	: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value R/W	: - : R/W	- R/W														
Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	- 1	- 1	1	-	-	1	-	-	BR	FQ	SF
Initial value	: - · D/M	- D/M	-													

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 3	_	Undefined	R/W	Unused
				Return 0.
2	BR	Undefined	R/W	User Branch Error Detect
				Returns the check result whether the specified user branch destination address is in the area other than the storage area of the programming/erasing program which has been downloaded.
				0: User branch address setting is normal
				1: User branch address setting is abnormal
1	FQ	Undefined	R/W	Frequency Error Detect
				Returns the check result whether the specified operating frequency of the CPU is in the range of the supported operating frequency.
				0: Setting of operating frequency is normal
				1: Setting of operating frequency is abnormal
0	SF	Undefined	R/W	Success/Fail
				Indicates whether initialization is completed normally.
				0: Initialization has ended normally (no error)
				1: Initialization has ended abnormally (error occurs)

(3) Programming Execution

When flash memory is programmed, the programming destination address and programming data on the user MAT must be passed to the programming program in which the program data is downloaded.

- The start address of the programming destination on the user MAT is set in general register R5 of the CPU. This parameter is called FMPAR (flash multipurpose address area parameter).
 Since the program data is always in 256-byte units, the lower eight bits (MOA7 to MOA0) must be H'00 as the boundary of the programming start address on the user MAT.
- 2. The program data for the user MAT must be prepared in the consecutive area. The program data must be in the consecutive space which can be accessed by using the MOV.L instruction of the CPU and is not the flash memory space.

When data to be programmed does not satisfy 256 bytes, the 256-byte program data must be prepared by embedding the dummy code (H'FF).

The start address of the area in which the prepared program data is stored must be set in general register R4. This parameter is called FMPDR (flash multipurpose data destination area parameter).


For details on the programming procedure, see section 26.5.3, User Program Mode.

(3.1) Flash Multipurpose Address Area Parameter (FMPAR: General Register R5 of CPU)

This parameter indicates the start address of the programming destination on the user MAT.

When an address in an area other than the flash memory space is set, an error occurs.

The start address of the programming destination must be at the 256-byte boundary. If this boundary condition is not satisfied, an error occurs. The error occurrence is indicated by the WA bit (bit 1) in FPFR.



		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	MOA31 to	Undefined	R/W	MOA31 to MOA0
	MOA0			Store the start address of the programming destination on the user MAT. The consecutive 256-byte programming is executed starting from the specified start address of the user MAT. The MOA7 to MOA0 bits are always 0 because the start address of the programming destination is at the 256-byte boundary.

(3.2) Flash Multipurpose Data Destination Area Parameter (FMPDR: General Register R4 of CPU)

This parameter indicates the start address in the area which stores the data to be programmed in the user MAT. When the storage destination of the program data is in flash memory, an error occurs. The error occurrence is indicated by the WD bit (bit 2) in FPFR.

	Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		MOD31	MOD30	MOD29	MOD28	MOD27	MOD26	MOD25	MOD24	MOD23	MOD22	MOD21	MOD20	MOD19	MOD18	MOD17	MOD16
Initial	value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	R/W:	R/W															
										_		_					
	Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		MOD15	MOD14	MOD13	MOD12	MOD11	MOD10	MOD9	MOD8	MOD7	MOD6	MOD5	MOD4	MOD3	MOD2	MOD1	MOD0
Initial	value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	R/W:	R/W															

Bit	Bit Name	Initial Value	R/W	Description
31 to 0		Undefined	R/W	MOD31 to MOD0
	MOD0			Store the start address of the area which stores the program data for the user MAT. The consecutive 256-byte data is programmed to the user MAT starting from the specified start address.

(3.3) Flash Pass/Fail Result Parameter (FPFR: General Register R0 of CPU)

This parameter indicates the return value of the program processing result.

Bit: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value: -	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	MD	EE	FK	-	WD	WA	SF
Initial value: -	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 7	_	Undefined	R/W	Unused
				Return 0.
6	MD	Undefined	R/W	Programming Mode Related Setting Error Detect
				Returns the check result of whether the signal input to the FWE pin is high and whether the error protection state is not entered.
				When a low-level signal is input to the FWE pin or the error protection state is entered, 1 is written to this bit. The input level to the FWE pin and the error protection state can be confirmed with the FWE bit (bit 7) and the FLER bit (bit 4) in FCCS, respectively. For conditions to enter the error protection state, see section 26.6.3, Error Protection.
				0: FWE and FLER settings are normal (FWE = 1, FLER = 0)
				1: FWE = 0 or FLER = 1, and programming cannot be performed

5 EE Undefined R/W Programming Execution Error Detect 1 is returned to this bit when the specified data could not be written because the user MAT was not erased when flash-memory related register settings are partially changed on returning from the user branch processing. If this bit is set to 1, there is a high possibility that the user MAT is partially rewritten. In this case, after removing the error factor, erase the user MAT. If FMATS is set to H'AA and the user boot MAT is selected, an error occurs when programming is performed. In this case, both the user MAT and user boot MAT are not rewritten. Programming of the user boot MAT must be executed in boot mode or programmer mode. 0: Programming has ended normally	Bit	Bit Name	Initial Value	R/W	Description
not be written because the user MAT was not erased when flash-memory related register settings are partially changed on returning from the user branch processing. If this bit is set to 1, there is a high possibility that the user MAT is partially rewritten. In this case, after removing the error factor, erase the user MAT. If FMATS is set to H'AA and the user boot MAT is selected, an error occurs when programming is performed. In this case, both the user MAT and user boot MAT are not rewritten. Programming of the user boot MAT must be executed in boot mode or programmer mode. 0: Programming has ended normally	5	EE	Undefined	R/W	<u> </u>
user MAT is partially rewritten. In this case, after removing the error factor, erase the user MAT. If FMATS is set to H'AA and the user boot MAT is selected, an error occurs when programming is performed. In this case, both the user MAT and user boot MAT are not rewritten. Programming of the user boot MAT must be executed in boot mode or programmer mode. 0: Programming has ended normally					partially changed on returning from the user branch
selected, an error occurs when programming is performed. In this case, both the user MAT and user boot MAT are not rewritten. Programming of the user boot MAT must be executed in boot mode or programmer mode. 0: Programming has ended normally					
in boot mode or programmer mode. 0: Programming has ended normally					selected, an error occurs when programming is performed. In this case, both the user MAT and user
					Programming of the user boot MAT must be executed in boot mode or programmer mode.
1. Programming has anded abnormally (programming					0: Programming has ended normally
result is not guaranteed)					Programming has ended abnormally (programming result is not guaranteed)
4 FK Undefined R/W Flash Key Register Error Detect	4	FK	Undefined	R/W	Flash Key Register Error Detect
Returns the check result of the value of FKEY before the start of the programming processing.					Returns the check result of the value of FKEY before the start of the programming processing.
0: FKEY setting is normal (FKEY = H'5A)					0: FKEY setting is normal (FKEY = H'5A)
1: FKEY setting is error (FKEY = value other than H'5					1: FKEY setting is error (FKEY = value other than H'5A)
3 — Undefined R/W Unused	3	_	Undefined	R/W	Unused
Return 0.					Return 0.
2 WD Undefined R/W Write Data Address Error Detect	2	WD	Undefined	R/W	Write Data Address Error Detect
When an address in the flash memory area is specific as the start address of the storage destination of the program data, an error occurs.					
0: Setting of write data address is normal					0: Setting of write data address is normal
1: Setting of write data address is abnormal					1: Setting of write data address is abnormal

Bit	Bit Name	Initial Value	R/W	Description
1	WA	Undefined	R/W	Write Address Error Detect
				When the following items are specified as the start address of the programming destination, an error occurs.
				 The programming destination address is an area other than flash memory
				 The specified address is not at the 256-byte boundary (A7 to A0 are not 0)
				0: Setting of programming destination address is normal
				Setting of programming destination address is abnormal
0	SF	Undefined	R/W	Success/Fail
				Indicates whether the program processing has ended normally or not.
				0: Programming has ended normally (no error)
				1: Programming has ended abnormally (error occurs)

(4) Erasure Execution

When flash memory is erased, the erase-block number on the user MAT must be passed to the erasing program which is downloaded. This is set to the FEBS parameter (general register R4).

One block is specified from the block number 0 to 15.

For details on the erasing procedure, see section 26.5.3, User Program Mode.

(4.1) Flash Erase Block Select Parameter (FEBS: General Register R4 of CPU)

This parameter specifies the erase-block number. Several block numbers cannot be specified.

Bit	: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	1	-	-	-	-	-
Initial value: R/W:	: - : R/W	- R/W														
Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-				EBS	[7:0]			
Initial value:	: - : R/W	- R/W														

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	Undefined	R/W	Unused
				Return 0.
7 to 0	EBS[7:0]	Undefined	R/W	Set the erase-block number in the range from 0 to 11.0 corresponds to the EB0 block and 11 corresponds to the EB11 block. An error occurs when a number other than 0 to 15 (H'00 to H'0F) is set.

(4.2) Flash Pass/Fail Result Parameter (FPFR: General Register R0 of CPU)

This parameter returns the value of the erasing processing result.

Bit: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-	-	-	-	-	1	-	-	-	-	-	-	-	-	-	-
Initial value: -	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-1	-	-	-	MD	EE	FK	EB	-	-	SF
Initial value: -	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W⋅ R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 7	_	Undefined	R/W	Unused
				Return 0.
6	MD	Undefined	R/W	Erasure Mode Related Setting Error Detect
				Returns the check result of whether the signal input to the FWE pin is high and whether the error protection state is not entered.
				When a low-level signal is input to the FWE pin or the error protection state is entered, 1 is written to this bit. The input level to the FWE pin and the error protection state can be confirmed with the FWE bit (bit 7) and the FLER bit (bit 4) in FCCS, respectively. For conditions to enter the error protection state, see section 26.6.3, Error Protection.
				0: FWE and FLER settings are normal (FWE = 1, FLER = 0)
				1: FWE = 0 or FLER = 1, and erasure cannot be performed

Bit	Bit Name	Initial Value	R/W	Description
5	EE	Undefined	R/W	Erasure Execution Error Detect
				1 is returned to this bit when the user MAT could not be erased or when flash-memory related register settings are partially changed on returning from the user branch processing.
				If this bit is set to 1, there is a high possibility that the user MAT is partially erased. In this case, after removing the error factor, erase the user MAT.
				If FMATS is set to H'AA and the user boot MAT is selected, an error occurs when erasure is performed. In this case, both the user MAT and user boot MAT are not erased.
				Erasure of the user boot MAT must be executed in boot mode or programmer mode.
				0: Erasure has ended normally
				Erasure has ended abnormally (erasure result is not guaranteed)
4	FK	Undefined	R/W	Flash Key Register Error Detect
				Returns the check result of FKEY value before start of the erasing processing.
				0: FKEY setting is normal (FKEY = H'5A)
				1: FKEY setting is error (FKEY = value other than H'5A)
3	EB	Undefined	R/W	Erase Block Select Error Detect
				Returns the check result whether the specified erase- block number is in the block range of the user MAT.
				0: Setting of erase-block number is normal
				1: Setting of erase-block number is abnormal
2, 1	_	Undefined	R/W	Unused
				Return 0.
0	SF	Undefined	R/W	Success/Fail
				Indicates whether the erasing processing has ended normally or not.
				0: Erasure has ended normally (no error)
				1: Erasure has ended abnormally (error occurs)

26.5 On-Board Programming Mode

When the pin is set in on-board programming mode and the reset start is executed, the on-board programming state that can program/erase the on-chip flash memory is entered. On-board programming mode has three operating modes: user program mode, user boot mode, and boot mode.

For details on the pin setting for entering each mode, see table 26.1. For details on the state transition of each mode for flash memory, see figure 26.2.

26.5.1 Boot Mode

Boot mode executes programming/erasing user MAT and user boot MAT by means of the control command and program data transmitted from the host using the on-chip SCI. The tool for transmitting the control command and program data must be prepared in the host. The SCI communication mode is set to asynchronous mode. When reset start is executed after this LSI's pin is set in boot mode, the boot program in the microcontroller is initiated. After the SCI bit rate is automatically adjusted, the communication with the host is executed by means of the control command method.

The system configuration diagram in boot mode is shown in figure 26.6. For details on the pin setting in boot mode, see table 26.1. Interrupts are ignored in boot mode, so do not generate them. Note that the AUD cannot be used during boot mode operation.




Figure 26.6 System Configuration in Boot Mode

(1) SCI Interface Setting by Host

When boot mode is initiated, this LSI measures the low period of asynchronous SCI-communication data (H'00), which is transmitted consecutively by the host. The SCI transmit/receive format is set to 8-bit data, 1 stop bit, and no parity. This LSI calculates the bit rate of transmission by the host by means of the measured low period and transmits the bit adjustment end sign (1 byte of H'00) to the host. The host must confirm that this bit adjustment end sign (H'00) has been received normally and transmits 1 byte of H'55 to this LSI. When reception is not executed normally, boot mode is initiated again (reset) and the operation described above must be executed. The bit rate between the host and this LSI is not matched because of the bit rate of transmission by the host and system clock frequency of this LSI. To operate the SCI normally, the transfer bit rate of the host must be set to 9,600 bps or 19,200 bps.

The system clock frequency which can automatically adjust the transfer bit rate of the host and the bit rate of this LSI is shown in table 26.7. Boot mode must be initiated in the range of this system clock.




Figure 26.7 Automatic Adjustment Operation of SCI Bit Rate

Table 26.7 Peripheral Clock (P\phi) Frequency that Can Automatically Adjust Bit Rate of This LSI

Host Bit Rate	Peripheral Clock (Pφ) Frequency That Can Automatically Adjust LSI's Bit Rate
9,600 bps	10 to 50 MHz
19,200 bps	

(2) State Transition Diagram

Figure 26.8 gives an overview of the state transitions after the chip has been started up in boot mode. For details on boot mode, see section 26.8.1, Specifications of the Standard Serial Communications Interface in Boot Mode.

1. Bit-rate matching

After the chip has been started up in boot mode, bit-rate matching between the SCI and the host proceeds.

2. Waiting for inquiry and selection commands

The chip sends the requested information to the host in response to inquiries regarding the size and configuration of the user MAT, start addresses of the MATs, information on supported devices, etc.

3. Automatic erasure of the entire user MAT and user boot MAT

After all necessary inquiries and selections have been made and the command for transition to the programming/erasure state is sent by the host, the entire user MAT and user boot MAT are automatically erased.

- 4. Waiting for programming/erasure command
 - On receiving the programming selection command, the chip waits for data to be programmed. To program data, the host transmits the programming command code followed by the address where programming should start and the data to be programmed. This is repeated as required while the chip is in the programming-selected state. To terminate programming, H'FFFFFFFF should be transmitted as the first address of the area for programming. This makes the chip return to the programming/erasure command waiting state from the programming data waiting state.
 - On receiving the erasure select command, the chip waits for the block number of a block to be erased. To erase a block, the host transmits the erasure command code followed by the number of the block to be erased. This is repeated as required while the chip is in the erasure-selected state. To terminate erasure, H'FF should be transmitted as the block number. This makes the chip return to the programming/erasure command waiting state from the erasure block number waiting state. Erasure should only be executed when a specific block is to be reprogrammed without executing a reset-start of the chip after the flash memory has been programmed in boot mode. If all desired programming is done in a single operation, such erasure processing is not necessary because all blocks are erased before the chip enters the programming/erasure/other command waiting state.
 - In addition to the programming and erasure commands, commands for sum checking and blank checking (checking for erasure) of the user MAT and user boot MAT, reading data from the user MAT/user boot MAT, and acquiring current state information are provided.

Note that the command for reading from the user MAT/user boot MAT can only read data that has been programmed after automatic erasure of the entire user MAT and user boot MAT.




Figure 26.8 State Transitions in Boot Mode

26.5.2 USB Boot Mode (SH7286 and SH7285)

The USB boot mode is for conducting programming and erasure of the user mat by sending control commands and data for programming from an externally connected host via the USB.

For USB boot mode, a tool for transmitting the control commands and data to be programmed, as well as the data itself, must be prepared on the host side. Figure 26.9 shows a system configuration for USB boot mode. Interrupt requests generated in USB boot mode are ignored. On the system side, ensure that interrupt requests are not generated.




Figure 26.9 System Configuration Diagram when Using USB Boot Mode

(1) Features

- Bus power mode and self power mode are selectable.
- D+ pull-up control connection supported for the PBIO pin only.
- See table 26.8 for enumeration information.

Table 26.8 Enumeration Information

USB standard	Ver.2.0 (Full-speed)
Transfer modes	Control (in, out), Bulk (in, out)
Endpoint configuration	EP0 Control (in, out) 64 Bytes
	Configuration 1 └ InterfaceNumber 0 └ AlternateSetting 0 ├ EP1 Bulk (out) 64 Bytes └ EP2 Bulk (in) 64 Bytes

(2) State Transitions

State transitions that can follow booting-up in USB boot mode are shown in figure 26.10.




Figure 26.10 USB Boot Mode

- The boot program embedded in this LSI is initiated on transition to USB boot mode. On
 initiation of the USB boot program in this LSI, enumeration with the host proceeds.
 When enumeration has been completed, transmit one byte with the value H'55 from the
 host. If normal reception of this byte is not possible, re-boot into boot mode.
- 2. Inquiry information on the size, configuration, first address, state of support etc. for the user mat is transmitted to the host.
- 3. Once the inquiry process is complete, the whole user mat is automatically erased.
- 4. A transition to waiting for programming or erasure follows automatic erasure of the user mat. A transition to waiting for the data to be programmed follows reception of a programming command. Erasure proceeds in the same way. Commands other than those for programming and erasure are for sum checking and blank checking (checking of erasure), reading from memory, and acquiring the current state information.

(3) Points to Note Regarding Execution in USB Boot Mode

- A 48-MHz clock signal must be supplied to the USB module. Set the frequency of the external clock or clock oscillator so that the dedicated USB clock (Uφ) runs at 48-MHz. For details, refer to section 4, Clock Pulse Generator (CPG).
- Make the PC0 setting to select supply of the USB clock.
 - PC0 = 0: USBEXTAL and USBXTAL are used.
 - PC0 = 1: The system clock is used.
- When PC0 = 0, connect a 48-MHz oscillator across the USBEXTAL and USBXTAL pins.
- When PC0 = 1, connect USBEXTAL to the 0 level and leave USBXTAL open, and connect a 12-MHz oscillator across the EXTAL and XTAL pins.
- Use the PBIO pin for the D+ pull-up-control connection.
- To provide stabilization of the power supply during the programming and erasure of flash memory, do not connect a cable via the password hub.
- If the USB cable is disconnected during the programming and erasure of flash memory, there
 is a worst-case possibility of permanent destruction of the LSI circuit, so be particularly careful
 on this point.
- In bus-power mode, transitions to software-standby mode as a low-power-consumption mode do not proceed even if the USB enters suspension mode.

26.5.3 User Program Mode

The user MAT can be programmed/erased in user program mode. (The user boot MAT cannot be programmed/erased.)

Programming/erasing is executed by downloading the program in the microcontroller.

The overview flow is shown in figure 26.11.

High voltage is applied to internal flash memory during the programming/erasing processing. Therefore, transition to reset must not be executed. Doing so may cause damage or destroy flash memory. If reset is executed accidentally, the reset signal must be released after the reset input period, which is longer than the normal $100 \, \mu s$.

For details on the programming procedure, see the description in section 26.5.3 (2), Programming Procedure in User Program Mode. For details on the erasing procedure, see the description in section 26.5.3 (3), Erasing Procedure in User Program Mode.

For the overview of a processing that repeats erasing and programming by downloading the programming program and the erasing program in separate on-chip ROM areas using FTDAR, see the description in section 26.5.3 (4), Erasing and Programming Procedure in User Program Mode.




Figure 26.11 Programming/Erasing Overview Flow

(1) On-Chip RAM Address Map when Programming/Erasing is Executed

Parts of the procedure program that are made by the user, like download request, programming/erasing procedure, and decision of the result, must be executed in the on-chip RAM. All of the on-chip program that is to be downloaded is in on-chip RAM. Note that on-chip RAM must be controlled so that these parts do not overlap.

Figure 26.12 shows the program area to be downloaded.




Figure 26.12 RAM Map after Download

Page 1451 of 1778

(2) Programming Procedure in User Program Mode

The procedures for download, initialization, and programming are shown in figure 26.13.




Figure 26.13 Programming Procedure

The details of the programming procedure are described below. The procedure program must be executed in an area other than the flash memory to be programmed. Especially the part where the SCO bit in FCCS is set to 1 for downloading must be executed in the on-chip RAM. Specify $I\phi = B\phi = P\phi$ as the frequency division ratio of an internal clock $(I\phi)$, a bus clock $(B\phi)$, and a peripheral clock $(P\phi)$ through the frequency control register (FRQCR).

After downloading has been completed and the SCO bit has been cleared to 0, FRQCR can be changed to a desired value.

The area that can be executed in the steps of the user procedure program (on-chip RAM, user MAT, and external space) is shown in section 26.8.2, Areas for Storage of the Procedural Program and Data for Programming.

The following description assumes the area to be programmed on the user MAT is erased and program data is prepared in the consecutive area. When erasing has not been executed, carry out erasing before writing.

256-byte programming is performed in one program processing. When more than 256-byte programming is performed, programming destination address/program data parameter is updated in 256-byte units and programming is repeated.

When less than 256-byte programming is performed, data must total 256 bytes by adding the invalid data. If the invalid data to be added is H'FF, the program processing period can be shortened.

(2.1) Select the on-chip program to be downloaded

When the PPVS bit of FPCS is set to 1, the programming program is selected.

Several programming/erasing programs cannot be selected at one time. If several programs are set, download is not performed and a download error is returned to the source select error detect (SS) bit in the DPFR parameter.

Specify the start address of the download destination by FTDAR.

(2.2) Write H'A5 in FKEY

If H'A5 is not written to FKEY for protection, 1 cannot be written to the SCO bit for a download request.

(2.3) VBR is set to 0 and 1 is written to the SCO bit of FCCS, and then download is executed.

VBR must always be set to H'80000000 before setting the SCO bit to 1.

To write 1 to the SCO bit, the following conditions must be satisfied.

- 1. H'A5 is written to FKEY.
- 2. The SCO bit writing is executed in the on-chip RAM.

When the SCO bit is set to 1, download is started automatically. When execution returns to the user procedure program, the SCO bit is cleared to 0. Therefore, the SCO bit cannot be confirmed to be 1 in the user procedure program.

The download result can be confirmed only by the return value of the DPFR parameter. Before the SCO bit is set to 1, incorrect decision must be prevented by setting the DPFR parameter, that is one byte of the start address of the on-chip RAM area specified by FTDAR, to a value other than the return value (H'FF).

When download is executed, particular interrupt processing, which is accompanied by the bank switch as described below, is performed as an internal microcontroller processing, so VBR need to be set to H'80000000. Thirty-two NOP instructions are executed immediately after the instructions that set the SCO bit to 1.

- 1. The user MAT space is switched to the on-chip program storage area.
- After the selection condition of the download program and the address set in FTDAR are checked, the transfer processing is executed starting to the on-chip RAM address specified by FTDAR.
- 3. The SCO bits in FCCS, FPCS, and FECS are cleared to 0.
- 4. The return value is set to the DPFR parameter.
- 5. After the on-chip program storage area is returned to the user MAT space, execution returns to the user procedure program.

After download is completed and the user procedure program is running, the VBR setting can be changed.

The notes on download are as follows.

In the download processing, the values of the general registers of the CPU are retained.

During the download processing, interrupts must not be generated. For details on the relationship between download and interrupts, see section 26.7.2, Interrupts during Programming/Erasing.

Since a stack area of maximum 256 bytes is used, an area of at least 128 bytes must be saved before setting the SCO bit to 1.

If flash memory is accessed by the DMAC during downloading, operation cannot be guaranteed. Therefore, access by the DMAC must not be executed.

(2.4) FKEY is cleared to H'00 for protection.

(2.5) The value of the DPFR parameter must be checked to confirm the download result.

A recommended procedure for confirming the download result is shown below.

- Check the value of the DPFR parameter (one byte of start address of the download destination specified by FTDAR). If the value is H'00, download has been performed normally. If the value is not H'00, the source that caused download to fail can be investigated by the description below.
- 2. If the value of the DPFR parameter is the same as before downloading (e.g. H'FF), the address setting of the download destination in FTDAR may be abnormal. In this case, confirm the setting of the TDER bit (bit 7) in FTDAR.
- 3. If the value of the DPFR parameter is different from before downloading, check the SS bit (bit 2) and the FK bit (bit 1) in the DPFR parameter to ensure that the download program selection and FKEY register setting were normal, respectively.
- (2.6) The operating frequency is set to the FPEFEQ parameter and the user branch destination is set to the FUBRA parameter for initialization.
 - 1. The current frequency of the CPU clock is set to the FPEFEQ parameter (general register R4). The settable FPEFEQ parameter is $I\phi \le 50$ MHz.
 - When the frequency is set out of this range, an error is returned to the FPFR parameter of the initialization program and initialization is not performed. For details on the frequency setting, see the description in section 26.4.3 (2.1), Flash Programming/Erasing Frequency Parameter (FPEFEQ: General Register R4 of CPU).
 - 2. The start address in the user branch destination is set to the (FUBRA: CPU general register R5) parameter.

When the user branch processing is not required, 0 must be set to FUBRA.

When the user branch is executed, the branch destination is executed in flash memory other than the one that is to be programmed. The area of the on-chip program that is downloaded cannot be set.

The program processing must be returned from the user branch processing by the RTS instruction.

See the description in section 26.4.3 (2.2), Flash User Branch Address Setting Parameter (FUBRA: General Register R5 of CPU).

(2.7) Initialization

When a programming program is downloaded, the initialization program is also downloaded to on-chip RAM. There is an entry point of the initialization program in the area from (download start address set by FTDAR) + 32 bytes. The subroutine is called and initialization is executed by using the following steps.

```
MOV.L
       #DLTOP+32,R1
                                : Set entry address to R1
                                ; Call initialization routine
JSR
       a<sub>R1</sub>
NOP
```

- 1. The general registers other than R0 are saved in the initialization program.
- 2. R0 is a return value of the FPFR parameter.
- 3. Since the stack area is used in the initialization program, a stack area of 256 bytes or more must be reserved in RAM.
- 4. Interrupts can be accepted during the execution of the initialization program. However, the program storage area and stack area in on-chip RAM and register values must not be destroyed.
- (2.8) The return value of the initialization program, FPFR (general register R0) is checked.
- (2.9) FKEY must be set to H'5A and the user MAT must be prepared for programming.
- (2.10) The parameter which is required for programming is set.

The start address of the programming destination of the user MAT (FMPAR) is set to general register R5. The start address of the program data storage area (FMPDR) is set to general register R4.

1. FMPAR setting

FMPAR specifies the programming destination start address. When an address other than one in the user MAT area is specified, even if the programming program is executed, programming is not executed and an error is returned to the return value parameter FPFR. Since the unit is 256 bytes, the lower eight bits (MOA7 to MOA0) must be in the 256-byte boundary of H'00.

2. FMPDR setting

If the storage destination of the program data is flash memory, even when the program execution routine is executed, programming is not executed and an error is returned to the FPFR parameter. In this case, the program data must be transferred to on-chip RAM and then programming must be executed.

(2.11) Programming

There is an entry point of the programming program in the area from (download start address set by FTDAR) + 16 bytes of on-chip RAM. The subroutine is called and programming is executed by using the following steps.

```
MOV.L #DLTOP+16,R1 ; Set entry address to R1

JSR @R1 ; Call programming routine

NOP
```

- 1. The general registers other than R0 are saved in the programming program.
- 2. R0 is a return value of the FPFR parameter.
- 3. Since the stack area is used in the programming program, a stack area of maximum 128 bytes must be reserved in RAM.
- (2.12) The return value in the programming program, FPFR (general register R0) is checked.
- (2.13) Determine whether programming of the necessary data has finished.

If more than 256 bytes of data are to be programmed, specify FMPAR and FMPDR in 256-byte units, and repeat steps (2.10) to (2.13). Increment the programming destination address by 256 bytes and update the programming data pointer correctly. If an address which has already been programmed is written to again, not only will a programming error occur, but also flash memory will be damaged.

(2.14) After programming finishes, clear FKEY and specify software protection. If this LSI is restarted by a power-on reset immediately after user MAT programming has finished, secure a reset period (period of $\overline{RES} = 0$) that is at least as long as the normal 100 μ s.

(3) Erasing Procedure in User Program Mode

The procedures for download, initialization, and erasing are shown in figure 26.14.




Figure 26.14 Erasing Procedure

The details of the erasing procedure are described below. The procedure program must be executed in an area other than the user MAT to be erased.

Especially the part where the SCO bit in FCCS is set to 1 for downloading must be executed in on-chip RAM.

The frequency division ratio of an internal clock ($I\phi$), a bus clock ($B\phi$), and a peripheral clock ($P\phi$) is specified as $I\phi = B\phi = P\phi \le 50$ MHz by the frequency control register (FRQCR).

After downloading has been completed and the SCO bit has been cleared to 0, FRQCR can be changed to a desired value.

The area that can be executed in the steps of the user procedure program (on-chip RAM, user MAT, and external space) is shown in section 26.8.2, Areas for Storage of the Procedural Program and Data for Programming.

For the downloaded on-chip program area, see the RAM map for programming/erasing in figure 26.11.

A single divided block is erased by one erasing processing. For block divisions, see figure 26.4. To erase two or more blocks, update the erase block number and perform the erasing processing for each block.

(3.1) Select the on-chip program to be downloaded and the download destination address Set the EPVB bit in FECS to 1.

Several programming/erasing programs cannot be selected at one time. If several programs are set, download is not performed and a download error is returned to the source select error detect (SS) bit in the DPFR parameter.

Specify the start address of the download destination by FTDAR.

The procedures to be carried out after setting FKEY, e.g. download and initialization, are the same as those in the programming procedure. For details, see the description in section 26.5.3 (2), Programming Procedure in User Program Mode.

(3.2) Set the FEBS parameter necessary for erasure

Set the erase block number of the user MAT in the flash erase block select parameter (FEBS: general register R4). If a value other than an erase block number of the user MAT is set, no block is erased even though the erasing program is executed, and an error is returned to the return value parameter FPFR.

(3.3) Erasure

Similar to as in programming, there is an entry point of the erasing program in the area from (download start address set by FTDAR) + 16 bytes of on-chip RAM. The subroutine is called and erasing is executed by using the following steps.

```
MOV.L #DLTOP+16,R1 ; Set entry address to R1

JSR @R1 ; Call erasing routine

NOP
```

- 1. The general registers other than R0 are saved in the erasing program.
- 2. R0 is a return value of the FPFR parameter.
- 3. Since the stack area is used in the erasing program, a stack area of maximum 128 bytes must be reserved in RAM.
- (3.4) The return value in the erasing program, FPFR (general register R0) is checked.
- (3.5) Determine whether erasure of the necessary blocks has finished.

 If more than one block is to be erased, update the FEBS parameter and repeat steps (3.2) to (3.5). Blocks that have already been erased can be erased again.
- (3.6) After erasure finishes, clear FKEY and specify software protection.

 If this LSI is restarted by a power-on reset immediately after user MAT erasing has finished, secure a reset period (period of RES = 0) that is at least as long as the normal 100 μs.

(4) Erasing and Programming Procedure in User Program Mode

By changing the on-chip RAM address of the download destination in FTDAR, the erasing program and programming program can be downloaded to separate on-chip RAM areas.

Figure 26.15 shows an example of repetitively executing RAM emulation, erasing, and programming.




Figure 26.15 Sample Procedure of Repeating RAM Emulation, Erasing, and Programming (Overview)

Download and initialization are performed only once at the beginning.

In this kind of operation, note the following:

- 1. Be careful not to destroy on-chip RAM with overlapped settings. In addition to the erasing program area and programming program area, areas for the user procedure programs, work area, and stack area are reserved in on-chip RAM. Do not make settings that will overwrite data in these areas.
- 2. Be sure to initialize both the erasing program and programming program. Initialization by setting the FPEFEQ and FUBRA parameters must be performed for both the erasing program and the programming program. Initialization must be executed for both entry addresses: (download start address for erasing program) + 32 bytes (H'FFF81020 in this example) and (download start address for programming program) + 32 bytes (H'FFF82000 in this example).

26.5.4 User Boot Mode (SH7286 and SH7285)

This LSI has user boot mode which is initiated with different mode pin settings than those in user program mode or boot mode. User boot mode is a user-arbitrary boot mode, unlike boot mode that uses the on-chip SCI.

Only the user MAT can be programmed/erased in user boot mode. Programming/erasing of the user boot MAT is only enabled in boot mode or programmer mode.

In addition, the user boot mode is not available in the SH7243.

User Boot Mode Initiation (1)

For the mode pin settings to start up user boot mode, see table 26.1.

When the reset start is executed in user boot mode, the check routine for flash-memory related registers runs on the on-chip RAM. NMI and all other interrupts cannot be accepted. Neither can the AUD be used in this period. This period is 100 µs while operating at an internal frequency of 40 MHz.

Next, processing starts from the execution start address of the reset vector in the user boot MAT. At this point, H'AA is set to the flash MAT select register (FMATS) because the execution MAT is the user boot MAT.

(2) User MAT Programming in User Boot Mode

For programming the user MAT in user boot mode, additional processings made by setting FMATS are required: switching from user-boot-MAT selection state to user-MAT selection state, and switching back to user-boot-MAT selection state after programming completes.




Figure 26.16 Procedure for Programming User MAT in User Boot Mode

The difference between the programming procedures in user program mode and user boot mode is whether the MAT is switched or not as shown in figure 26.16.

In user boot mode, the user boot MAT can be seen in the flash memory space with the user MAT hidden in the background. The user MAT and user boot MAT are switched only while the user MAT is being programmed. Because the user boot MAT is hidden while the user MAT is being programmed, the procedure program must be located in an area other than flash memory. After programming finishes, switch the MATs again to return to the first state.

MAT switchover is enabled by writing a specific value to FMATS. However note that while the MATs are being switched, the LSI is in an unstable state, e.g. access to a MAT is not allowed until MAT switching is completely finished, and if an interrupt occurs, from which MAT the interrupt vector is read from is undetermined. Perform MAT switching in accordance with the description in section 26.7.1, Switching between User MAT and User Boot MAT.

Except for MAT switching, the programming procedure is the same as that in user program mode.

The area that can be executed in the steps of the user procedure program (on-chip RAM, user MAT, and external space) is shown in section 26.8.2, Areas for Storage of the Procedural Program and Data for Programming.

(3) User MAT Erasing in User Boot Mode

For erasing the user MAT in user boot mode, additional processings made by setting FMATS are required: switching from user-boot-MAT selection state to user-MAT selection state, and switching back to user-boot-MAT selection state after erasing completes.

Figure 26.17 shows the procedure for erasing the user MAT in user boot mode.




Figure 26.17 Procedure for Erasing User MAT in User Boot Mode

The difference between the erasing procedures in user program mode and user boot mode depends on whether the MAT is switched or not as shown in figure 26.17.

MAT switching is enabled by writing a specific value to FMATS. However note that while the MATs are being switched, the LSI is in an unstable state, e.g. access to a MAT is not allowed until MAT switching is completed finished, and if an interrupt occurs, from which MAT the interrupt vector is read from is undetermined. Perform MAT switching in accordance with the description in section 26.7.1, Switching between User MAT and User Boot MAT.

Except for MAT switching, the erasing procedure is the same as that in user program mode.

The area that can be executed in the steps of the user procedure program (on-chip RAM, user MAT, and external space) is shown in section 26.8.2, Areas for Storage of the Procedural Program and Data for Programming.

26.6 Protection

There are three kinds of flash memory program/erase protection: hardware, software, and error protection.

26.6.1 Hardware Protection

Programming and erasing of flash memory is forcibly disabled or suspended by hardware protection. In this state, the downloading of an on-chip program and initialization of the flash memory are possible. However, an activated program for programming or erasure cannot program or erase locations in a user MAT, and the error in programming/erasing is reported in the FPFR parameter.

Table 26.9 Hardware Protection

		Function to be Protected		
Item	Description	Download	Programming/ Erasure	
FWE-pin protection	The input of a low-level signal on the FWE pin clears the FWE bit of FCCS and the LSI enters a programming/erasing-protected state.	_	V	
Reset/standby protection	 A power-on reset (including a power-on reset by the WDT) and entry to standby mode initializes the programming/erasing interface registers and the LSI enters a programming/erasing-protected state. Resetting by means of the RES pin after power is initially supplied will not make the LSI enter the reset state unless the RES pin is held low until oscillation has stabilized. In the case of a reset during operation, hold the RES pin low for the RES pulse width that is specified in the section on AC characteristics. If the LSI is reset during programming or erasure, data in the flash memory is not guaranteed. In this case, execute erasure and then execute programming again. 			

26.6.2 Software Protection

Software protection is set up in any of two ways: by disabling the downloading of on-chip programs for programming and erasing, and by means of a key code.

Table 26.10 Software Protection

		Function to be Protected		
Item	Description	Download	Programming/ Erasure	
Protection by the SCO bit	Clearing the SCO bit in FCCS disables downloading of the programming/erasing program, thus making the LSI enter a programming/erasing-protected state.	√	V	
Protection by FKEY Downloading and programming/erasing are disabled unless the required key code is written in FKEY. Different key codes a used for downloading and for programming/erasing.		$\sqrt{}$	√	

26.6.3 Error Protection

Error protection is a mechanism for aborting programming or erasure when an error occurs, in the form of the microcontroller getting out of control during programming/erasing of the flash memory or operations that are not in accordance with the established procedures for programming/erasing. Aborting programming or erasure in such cases prevents damage to the flash memory due to excessive programming or erasing.

If the microcontroller malfunctions during programming/erasing of the flash memory, the FLER bit in FCCS is set to 1 and the LSI enters the error protection state, thus aborting programming or erasure.

The FLER bit is set to 1 in the following conditions:

- When the relevant bank area of flash memory is read during programming/erasing (including a vector read or an instruction fetch)
- When a SLEEP instruction (including software standby mode) is executed during programming/erasing

Error protection is cancelled (FLER bit is cleared) only by a power-on reset.

Note that the reset signal should only be released after providing a reset input over a period longer than the normal $100~\mu s$. Since high voltages are applied during programming/erasing of the flash memory, some voltage may still remain even after the error protection state has been entered. For this reason, it is necessary to reduce the risk of damage to the flash memory by extending the reset period so that the charge is released.

The state-transition diagram in figure 26.18 shows transitions to and from the error protection state.




Figure 26.18 Transitions to and from Error Protection State

26.7 Usage Notes

26.7.1 Switching between User MAT and User Boot MAT

It is possible to switch between the user MAT and user boot MAT. However, the following procedure is required because these MATs are allocated to address 0.

(Switching to the user boot MAT disables programming and erasing. Programming of the user boot MAT must take place in boot mode or programmer mode.)

- MAT switching by FMATS should always be executed from the on-chip RAM. The SH
 microcontroller prefetches execution instructions. Therefore, a switchover during program
 execution in the user MAT causes an instruction code in the user MAT to be prefetched or an
 instruction in the newly selected user boot MAT to be prefetched, thus resulting in unstable
 operation.
- 2. To ensure that the MAT that has been switched to is accessible, execute thirty-two NOP instructions in on-chip RAM immediately after writing to FMATS of on-chip RAM (this prevents access to the flash memory during MAT switching).
- 3. If an interrupt occurs during switching, there is no guarantee of which memory MAT is being accessed.
 - Always mask the maskable interrupts before switching MATs. In addition, configuring the system so that NMI interrupts do not occur during MAT switching is recommended.
- 4. After the MATs have been switched, take care because the interrupt vector table will also have been switched.
 - If the same interrupt processings are to be executed before and after MAT switching or interrupt requests cannot be disabled, transfer the interrupt processing routine to on-chip RAM, and use the VBR setting to place the interrupt vector table in on chip RAM. In this case, make sure the VBR setting change does not conflict with the interrupt occurrence.
- 5. Memory sizes of the user MAT and user boot MAT are different. When accessing the user boot MAT, do not access addresses exceeding the 12-Kbyte memory space. If access goes beyond the 12-Kbyte space, the values read are undefined.
- ROM cache must be flushed after the MATs have been switched.
 Disable (flush) the instructions or data cached in the ROM cache by writing 1 to the RCF bit in RCCR.




Figure 26.19 Switching between User MAT and User Boot MAT

26.7.2 Interrupts during Programming/Erasing

(1) Download of On-Chip Program

(a) VBR Setting Change

Before downloading the on-chip program, VBR must be set to H'80000000. If VBR is set to a value other than H'80000000, the interrupt vector table is placed in the user MAT (FMATS is not H'AA) or the user boot MAT (FMATS is H'AA) on setting H'80000000 to VBR.

When VBR setting change conflicts with interrupt occurrence, whether the vector table before or after VBR is changed is referenced may cause an error.

Therefore, for cases where VBR setting change may conflict with interrupt occurrence, prepare a vector table to be referenced when VBR is H'00000000 (initial value) at the start of the user MAT or user boot MAT.

(b) SCO Download Request and Interrupt Request

Download of the on-chip programming/erasing program that is initiated by setting the SCO bit in FCCS to 1 generates a particular interrupt processing accompanied by MAT switchover. Operation when the SCO download request and interrupt request conflicts is described below.

1. Contention between SCO download request and interrupt request Figure 26.18 shows the timing of contention between execution of the instruction that sets the SCO bit in FCCS to 1 and interrupt acceptance.




Figure 26.20 Timing of Contention between SCO Download Request and Interrupt Request

2. Generation of interrupt requests during downloading Ensure that interrupts are not generated during downloading that is initiated by the SCO bit.

(2) Interrupts during Programming/Erasing

Do not generate NMI, IRQ, and all other interrupts during programming/erasing of the downloaded on-chip program.

26.7.3 Other Notes

Page 1472 of 1778

(1) Download Time of On-Chip Program

The programming program that includes the initialization routine and the erasing program that includes the initialization routine are each 3 Kbytes or less. Accordingly, when the CPU clock frequency is 40 MHz, the download for each program takes approximately 10 ms at maximum.

(2) User Branch Processing Intervals

The intervals for executing the user branch processing differs in programming and erasing. The processing phase also differs. Table 26.11 lists the maximum and minimum intervals for initiating the user branch processing when the CPU clock frequency is 40 MHz.

Table 26.11 Initiation Intervals of User Branch Processing

Processing Name	Maximum Interval
Programming	1.6 ms
Erasing	12 ms

However, when operation is done with CPU clock of 40 MHz, maximum and minimum values of the time until first user branch processing are as shown in table 26.12.

Table 26.12 Initial User Branch Processing Time

Processing Name	Maximum		
Programming	1.6 ms		
Erasing	12 ms		

(3) Write to Flash-Memory Related Registers by DMAC

While an instruction in on-chip RAM is being executed, the DMAC can write to the SCO bit in FCCS that is used for a download request or FMATS that is used for MAT switching. Make sure that these registers are not accidentally written to, otherwise an on-chip program may be downloaded and destroy RAM or a MAT switchover may occur and the CPU get out of control.

(4) State in which Interrupts are Ignored

In the following modes or period, interrupt requests are ignored; they are not executed and the interrupt sources are not retained.

- Boot mode
- Programmer mode

(5) Compatibility with Programming/Erasing Program of Conventional F-ZTAT SH Microcontroller

A programming/erasing program for flash memory used in the conventional F-ZTAT SH microcontroller which does not support download of the on-chip program by a SCO transfer request cannot run in this LSI.

Be sure to download the on-chip program to execute programming/erasing of flash memory in this LSI.

(6) Monitoring Runaway by WDT

Unlike the conventional F-ZTAT SH microcontroller, no countermeasures are available for a runaway by WDT during programming/erasing by the downloaded on-chip program. Prepare countermeasures (e.g. use of the user branch routine and periodic timer interrupts) for WDT while taking the programming/erasing time into consideration as required.

26.8 Supplementary Information

26.8.1 Specifications of the Standard Serial Communications Interface in Boot Mode

The boot program activated in boot mode communicates with the host via the on-chip SCI of the LSI. The specifications of the serial communications interface between the host and the boot program are described below.

(1) States of Boot Program

The boot program has three states.

1. Bit-rate matching state

In this state, the boot program adjusts the bit rate to match that of the host. When the chip starts up in boot mode, the boot program is activated and enters the bit-rate matching state, in which it receives commands from the host and adjusts the bit rate accordingly. After bit-rate matching is complete, the boot program proceeds to the inquiry-and-selection state.

2. Inquiry-and-selection state

In this state, the boot program responds to inquiry commands from the host. The device, clock mode, and bit rate are selected in this state. After making these selections, the boot program enters the programming/erasure state in response to the transition-to-programming/erasure state command. The boot program transfers the erasure program to RAM and executes erasure of the user MAT and user boot MAT before it enters the programming/erasure state.

3. Programming/erasure state

In this state, programming/erasure are executed. The boot program transfers the program for programming/erasure to RAM in line with the command received from the host and executes programming/erasure. It also performs sum checking and blank checking as directed by the respective commands.

Figure 26.21 shows the flow of processing by the boot program.




Figure 26.21 Flow of Processing by the Boot Program

(2) Bit-Rate Matching State

In bit-rate matching, the boot program measures the low-level intervals in a signal carrying H'00 data that is transmitted by the host, and calculates the bit rate from this. The bit rate can be changed by the new-bit-rate selection command. On completion of bit-rate matching, the boot program goes to the inquiry and selection state. The sequence of processing in bit-rate matching is shown in figure 26.22.




Figure 26.22 Sequence of Bit-Rate Matching

(3) Communications Protocol

Formats in the communications protocol between the host and boot program after completion of the bit-rate matching are as follows.

- 1. One-character command or one-character response
 - A command or response consisting of a single character used for an inquiry or the ACK code indicating normal completion.
- 2. n-character command or n-character response
 - A command or response that requires n bytes of data, which is used as a selection command or response to an inquiry. The length of programming data is treated separately below.
- 3. Error response
 - Response to a command in case of an error: two bytes, consisting of the error response and error code.

4. 256-byte programming command

The command itself does not include data-size information. The data length is known from the response to the command for inquiring about the programming size.

5. Response to a memory reading command

This response includes four bytes of size information.




Figure 26.23 Formats in the Communications Protocol

- Command (1 byte): Inquiry, selection, programming, erasure, checking, etc.
- Response (1 byte): Response to an inquiry
- Size (one or two bytes): The length of data for transfer, excluding the command/response, size, and checksum.
- Data (n bytes): Particular data for the command or response
- Checksum (1 byte): Set so that the total sum of byte values from the command code to the checksum is H'00.
- Error response (1 byte): Error response to a command
- Error code (1 byte): Indicates the type of error.
- Address (4 bytes): Address for programming
- Data (n bytes): Data to be programmed. "n" is known from the response to the command used to inquire about the programming size.
- Data size (4 bytes): Four-byte field included in the response to a memory reading command.

Page 1478 of 1778

(4) Inquiry-and-Selection State

In this state, the boot program returns information on the flash ROM in response to inquiry commands sent from the host, and selects the device, clock mode, and bit rate in response to the respective selection commands.

The inquiry and selection commands are listed in table 26.13.

Table 26.13 Inquiry and Selection Commands

Command	Command Name	Function
H'20	Inquiry on supported devices	Requests the device codes and their respective boot program names.
H'10	Device selection	Selects a device code.
H'21	Inquiry on clock modes	Requests the number of available clock modes and their respective values.
H'11	Clock-mode selection	Selects a clock mode.
H'22	Inquiry on frequency multipliers	Requests the number of clock signals for which frequency multipliers and divisors are selectable, the number of multiplier and divisor settings for the respective clocks, and the values of the multipliers and divisors.
H'23	Inquiry on operating frequency	Requests the minimum and maximum values for operating frequency of the main clock and peripheral clock.
H'24	Inquiry on user boot MATs	Requests the number of user boot MAT areas along with their start and end addresses.
H'25	Inquiry on user MATs	Requests the number of user MAT areas along with their start and end addresses.
H'26	Inquiry on erasure blocks	Requests the number of erasure blocks along with their start and end addresses.
H'27	Inquiry on programming size	Requests the unit of data for programming.
H'3F	New bit rate selection	Selects a new bit rate.
H'40	Transition to programming/erasure state	On receiving this command, the boot program erases the user MAT and user boot MAT and enters the programming/erasure state.
H'4F	Inquiry on boot program state	Requests information on the current state of boot processing.

The selection commands should be sent by the host in this order: device selection (H'10), clockmode selection (H'11), new bit rate selection (H'3F). These commands are mandatory. If the same selection command is sent two or more times, the command that is sent last is effective.

All commands in the above table, except for the boot program state inquiry command (H'4F), are valid until the boot program accepts the transition-to-programming/erasure state command (H'40). That is, until the transition command is accepted, the host can continue to send commands listed in the above table until it has made the necessary inquiries and selections. The host can send the boot program state inquiry command (H'4F) even after acceptance of the transition-toprogramming/erasure state command (H'40) by the boot program.

(a) **Inquiry on Supported Devices**

In response to the inquiry on supported devices, the boot program returns the device codes of the devices it supports and the product names of their respective boot programs.


Command H'20 (1 byte): Inquiry on supported devices

Response	H'30	Size	No. of devices	
	Number of characters	Device code		Product name
	SUM			

- Response H'30 (1 byte): Response to the inquiry on supported devices
- Size (1 byte): The length of data for transfer excluding the command code, this field (size), and the checksum. Here, it is the total number of bytes taken up by the number of devices, number of characters, device code, and product name fields.
- Number of devices (1 byte): The number of device models supported by the boot program embedded in the microcontroller.
- Number of characters (1 byte): The number of characters in the device code and product name fields.
- Device code (4 bytes): Device code of a supported device (ASCII encoded)
- Product name (n bytes): Product code of the boot program (ASCII encoded)
- SUM (1 byte): Checksum This is set so that the total sum of all bytes from the command code to the checksum is H'00.

(b) Device Selection


In response to the device selection command, the boot program sets the specified device as the selected device. The boot program will return the information on the selected device in response to subsequent inquiries.



- Command H'10 (1 byte): Device selection
- Size (1 byte): Number of characters in the device code (fixed at 2)
- Device code (4 bytes): A device code that was returned in response to an inquiry on supported devices (ASCII encoded)
- SUM (1 byte): Checksum



Response H'06 (1 byte): Response to device selection
 This is the ACK code and is returned when the specified device code matches one of the supported devices.




- Error response H'90 (1 byte): Error response to device selection
- ERROR (1 byte): Error code

H'11: Sum-check error

H'21: Non-matching device code

(c) Inquiry on Clock Modes

In response to the inquiry on clock modes, the boot program returns the number of available clock modes.



• Command H'21 (1 byte): Inquiry on clock modes

Response	H'31	Size	Mode		SUM
----------	------	------	------	--	-----

- Response H'31 (1 byte): Response to the inquiry on clock modes
- Size (1 byte): The total length of the number of modes and mode data fields
- Mode (1 byte): Selectable clock mode (example: H'01 = clock mode 1)
- SUM (1 byte): Checksum

(d) Clock-Mode Selection

In response to the clock-mode selection command, the boot program sets the specified clock mode. The boot program will return the information on the selected clock mode in response to subsequent inquiries.

Command	H'11	Size	Mode	SUM

- Command H'11 (1 byte): Clock mode selection
- Size (1 byte): Number of characters in the clock-mode field (fixed at 1)
- Mode (1 byte): A clock mode returned in response to the inquiry on clock modes
- SUM (1 byte): Checksum



Response H'06 (1 byte): Response to clock mode selection
 This is the ACK code and is returned when the specified clock-mode matches one of the available clock modes.

Error	
response	Н

H'91 ERROR

- Error response H'91 (1 byte): Error response to clock mode selection
- ERROR (1 byte): Error code

H'11: Sum-check error

H'21: Non-matching clock mode

(e) Inquiry on Frequency Multipliers

In response to the inquiry on frequency multipliers, the boot program returns information on the settable frequency multipliers or divisors.

Command

H'22

• Command H'22 (1 byte): Inquiry on frequency multipliers

Response

H'32	Size	Number of operating clocks					
No. of multipliers	Multiplier						
•••							
SUM			•	•	•	•	

- Response H'32 (1 byte): Response to the inquiry on frequency multipliers
- Size (1 byte): The total length of the number of operating clocks, number of multipliers, and multiplier fields.
- Number of operating clocks (1 byte): The number of operating clocks for which multipliers can be selected
 - (for example, if frequency multiplier settings can be made for the frequencies of the main and peripheral operating clocks, the value should be H'02).
- Number of multipliers (1 byte): The number of multipliers selectable for the operating frequency of the main or peripheral modules
- Multiplier (1 byte):

Multiplier: Numerical value in the case of frequency multiplication (e.g. H'04 for ×4) Divisor: Two's complement negative numerical value in the case of frequency division (e.g. H'FE [-2] for ×1/2)

As many multiplier fields are included as there are multipliers or divisors, and combinations of the number of multipliers and multiplier fields are repeated as many times as there are operating clocks. SUM (1 byte): Checksum

(f) Inquiry on Operating Frequency

In response to the inquiry on operating frequency, the boot program returns the number of operating frequencies and the maximum and minimum values.

Command H'23


Command H'23 (1 byte): Inquiry on operating frequency

Response	H'33 Size		Number of operating clocks	
Operating freq. (min)		(min)	Operating freq. (max)	
	SUM			

- Response H'33 (1 byte): Response to the inquiry on operating frequency
- Size (1 byte): The total length of the number of operating clocks, and maximum and minimum values of operating frequency fields.
- Number of operating clocks (1 byte): The number of operating clock frequencies required within the device.
 - For example, the value two indicates main and peripheral operating clock frequencies.
- Minimum value of operating frequency (2 bytes): The minimum frequency of a frequency-multiplied or -divided clock signal.
 - The value in this field and in the maximum value field is the frequency in MHz to two decimal places, multiplied by 100 (for example, if the frequency is 20.00 MHz, the value multiplied by 100 is 2000, so H'07D0 is returned here).
- Maximum value of operating frequency (2 bytes): The maximum frequency of a frequency-multiplied or -divided clock signal.
 - As many pairs of minimum/maximum values are included as there are operating clocks.
- SUM (1 byte): Checksum

(g) Inquiry on User Boot MATs

In response to the inquiry on user boot MATs, the boot program returns the number of user boot MAT areas and their addresses.



• Command H'24 (1 byte): Inquiry on user boot MAT information

Response

H'34	Size	No. of areas	
First address o	f the area		Last address of the area
•••			
SUM			

- Response H'34 (1 byte): Response to the inquiry on user boot MATs
- Size (1 byte): The total length of the number of areas and first and last address fields.
- Number of areas (1 byte): The number of user boot MAT areas.
 H'01 is returned if the entire user boot MAT area is continuous.
- First address of the area (4 bytes)
- Last address of the area (4 bytes)

 As many pairs of first and last address field are included as there are areas.
- SUM (1 byte): Checksum

(h) Inquiry on User MATs

In response to the inquiry on user MATs, the boot program returns the number of user MAT areas and their addresses.

Command H'25


• Command H'25 (1 byte): Inquiry on user MAT information

Response	H'35	Size	No. of areas	
	First address of the area			Last address of the area
	SUM			

- Response H'35 (1 byte): Response to the inquiry on user MATs
- Size (1 byte): The total length of the number of areas and first and last address fields.
- Number of areas (1 byte): The number of user MAT areas. H'01 is returned if the entire user MAT area is continuous.
- First address of the area (4 bytes)
- Last address of the area (4 bytes) As many pairs of first and last address field are included as there are areas.
- SUM (1 byte): Checksum

Inquiry on Erasure Blocks (i)

In response to the inquiry on erasure blocks, the boot program returns the number of erasure blocks in the user MAT and the addresses where each block starts and ends.




Command H'26 (1 byte): Inquiry on erasure blocks

Response	H'36	Size	No. of blocks	
	First address of the block			Last address of the block
	SUM			

- Response H'36 (1 byte): Response to the inquiry on erasure blocks
- Size (2 bytes): The total length of the number of blocks and first and last address fields.
- Number of blocks (1 byte): The number of erasure blocks in flash memory
- First address of the block (4 bytes)
- Last address of the block (4 bytes) As many pairs of first and last address data are included as there are blocks.
- SUM (1 byte): Checksum

(j) Inquiry on Programming Size

In response to the inquiry on programming size, the boot program returns the size, in bytes, of the unit for programming.



Command H'27 (1 byte): Inquiry on programming size

Response	H'37	Size	Programming size	SUM

- Response H'37 (1 byte): Response to the inquiry on programming size
- Size (1 byte): The number of characters in the programming size field (fixed at 2)
- Programming size (2 bytes): The size of the unit for programming This is the unit for the reception of data to be programmed.
- SUM (1 byte): Checksum

(k) New Bit Rate Selection

In response to the new-bit-rate selection command, the boot program changes the bit rate setting to the new bit rate and, if the setting was successful, responds to the ACK sent by the host by returning another ACK at the new bit rate.

The new-bit-rate selection command should be sent after clock-mode selection.

Command	ommand H'3F Size Bit rate		Input frequency		
	Multiplier type count	Multiplier 1	Multiplier 2		_

- Command H'3F (1 byte): New bit rate selection
- Size (1 byte): The total length of the bit rate, input frequency, number of multiplier types, and multiplier fields
- Bit rate (2 bytes): New bit rate

 The bit rate value divided by 100 should be set here (for example, to select 19200 bps, the set H'00C0, which is 192 in decimal notation).
- Input frequency (2 bytes): The frequency of the clock signal fed to the boot program
 This should be the frequency in MHz to the second decimal place, multiplied by 100 (for
 example, if the frequency is 28.882 MHz, the values is truncated to the second decimal place
 and multiplied by 100, making 2888; so H'0B48 should be set in this field).

Multiplier type count (1 byte): The number of selectable frequency multiplier types for the device.

This is normally 2, which indicates the main operating frequency and the operating frequency of the peripheral modules.

- Multiplier 1 (1 byte): Multiplier or divisor for the main operating frequency Multiplier: Numerical value of the frequency multiplier (e.g. H'04 for ×4) Divisor: Two's complement negative numerical value in the case of frequency division (e.g. H'FE [-2] for $\times 1/2$)
- Multiplier 2 (1 byte): Multiplier or divisor for the peripheral operating frequency Multiplier: Numerical value of the frequency multiplier (e.g. H'04 for ×4) Divisor: Two's complement negative numerical value in the case of frequency division (e.g. H'FE [-2] for $\times 1/2$)
- SUM (1 byte): Checksum



Response H'06 (1 byte): Response to the new-bit-rate selection command This is the ACK code and is returned if the specified bit rate is selected.



- Error response H'BF (1 byte): Error response to the new-bit-rate selection command
- ERROR (1 byte): Error code
 - H'11: Sum-check error
 - H'24: Bit rate selection error (the specified bit rate is not selectable).
 - H'25: Input frequency error (the specified input frequency is not within the range from the minimum to the maximum value).
 - H'26: Frequency multiplier error (the specified multiplier does not match an available one).
 - H'27: Operating frequency error (the specified operating frequency is not within the range from the minimum to the maximum value).

The received data are checked in the following ways.

1. Input frequency

The value of the received input frequency is checked to see if it is within the range of the minimum and maximum values of input frequency for the selected clock mode of the selected device. A value outside the range generates an input frequency error.

2. Multiplier

The value of the received multiplier is checked to see if it matches a multiplier or divisor that is available for the selected clock mode of the selected device. A value that does not match an available ratio generates a frequency multiplier error.

3. Operating frequency

The operating frequency is calculated from the received input frequency and the frequency multiplier or divisor. The input frequency is the frequency of the clock signal supplied to the LSI, while the operating frequency is the frequency at which the LSI is actually driven. The following formulae are used for this calculation.

Operating frequency = input frequency × multiplier, or

Operating frequency = input frequency / divisor

The calculated operating frequency is checked to see if it is within the range of the minimum and maximum values of the operating frequency for the selected clock mode of the selected device. A value outside the range generates an operating frequency error.

4 Bit rate

From the peripheral operating frequency ($P\Phi$) and the bit rate (B), the value (= n) of the clock select bits (CKS) in the serial mode register (SCSMR) and the value (= N) of the bit rate register (SCBRR) are calculated, after which the error in the bit rate is calculated. This error is checked to see if it is smaller than 4%. A result greater than or equal to 4% generates a bit rate selection error. The following formula is use to calculate the error.

Error (%) =
$$\left\{ \left[\frac{P\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} \right] - 1 \right\} \times 100$$

When the new bit rate is selectable, the boot program returns an ACK code to the host and then makes the register setting to select the new bit rate. The host then sends an ACK code at the new bit rate, and the boot program responds to this with another ACK code, this time at the new bit rate.

H'06 Acknowledge

Acknowledge H'06 (1 byte): The ACK code sent by the host to acknowledge the new bit rate.

Response H'06

Response H'06 (1 byte): The ACK code transferred in response to acknowledgement of the new bit rate

The sequence of new bit rate selection is shown in figure 26.24.





Figure 26.24 Sequence of New Bit Rate Selection


(I) Transition to the Programming/Erasure State

In response to the transition to the programming/erasure state command, the boot program transfers the erasing program and runs it to erase any data in the user MAT and then the user boot MAT. On completion of this erasure, the boot program returns the ACK code and enters the programming/erasure state.


Before sending the programming selection command and data for programming, the host must select the device, clock mode, and new bit rate for the LSI by issuing the device selection command, clock-mode selection command, new-bit-rate selection command, and then initiate the transition to the programming/erasure state by sending the corresponding command to the boot program.



• Command H'40 (1 byte): Transition to programming/erasure state




Response H'06 (1 byte): Response to the transition-to-programming/erasure state command
This is returned as ACK when erasure of the user boot MAT and user MAT has succeeded
after transfer of the erasure program.



- Error response H'C0 (1 byte): Error response to the transition-to-programming/erasure state command
- ERROR (1 byte): Error code
 H'51: Erasure error (Erasure did not succeed because of an error.)

(m) Command Error

Command errors are generated by undefined commands, commands sent in an incorrect order, and the inability to accept a command. For example, sending the clock-mode selection command before device selection or an inquiry command after the transition-to-programming/erasure state command generates a command error.



- Error response H'80 (1 byte): Command error
- Command H'xx (1 byte): Received command

Order of Commands (n)

In the inquiry-and-selection state, commands should be sent in the following order.

- 1. Send the inquiry on supported devices command (H'20) to get the list of supported devices.
- 2. Select a device from the returned device information, and send the device selection command (H'10) to select that device.
- 3. Send the inquiry on clock mode command (H'21) to get the available clock modes.
- 4. Select a clock mode from among the returned clock modes, and send the clock-mode selection command (H'11).
- 5. After selection of the device and clock mode, send the commands to inquire about frequency multipliers (H'22) and operating frequencies (H'23) to get the information required to select a new bit rate.
- 6. Taking into account the returned information on the frequency multipliers and operating frequencies, send a new-bit-rate selection command (H'3F).
- 7. After the device and clock mode have been selected, get the information required for programming and erasure of the user boot MAT and user MAT by sending the commands to inquire about the user boot MAT (H'24), user MAT (H'25), erasure block (H'26), and programming size (H'27).
- 8. After making all necessary inquiries and the new bit rate selection, send the transition-toprogramming/erasure state command (H'40) to place the boot program in the programming/erasure state.

(5) Programming/Erasure State

In this state, the boot program must select the form of programming corresponding to the programming-selection command and then write data in response to 256-byte programming commands, or perform erasure in block units in response to the erasure-selection and blockerasure commands.

The programming and erasure commands are listed in table 26.14.

Table 26.14 Programming and Erasure Commands

Command	Command Name	Function		
H'42	Selection of user boot MAT programming	Selects transfer of the program for user boot MAT programming.		
H'43	Selection of user MAT programming	Selects transfer of the program for user MAT programming		
H'50	256-byte programming	Executes 256-byte programming.		
H'48	Erasure selection	Selects transfer of the erasure program.		
H'58	Block erasure	Executes erasure of the specified block.		
H'52	Memory read	Reads from memory.		
H'4A	Sum checking of user boot MAT	Executes sum checking of the user boot MAT.		
H'4B	Sum checking of user MAT	Executes sum checking of the user MAT.		
H'4C	Blank checking of user boot MAT	Executes blank checking of the user boot MAT.		
H'4D	Blank checking of user MAT	Executes blank checking of the user MAT.		
H'4F	Inquiry on boot program state	Requests information on the state of boot processing.		

(a) Programming

Programming is performed by issuing a programming-selection command and the 256-byte programming command.

Firstly, the host issues the programming-selection command to select the MAT to be programmed. Two programming-selection commands are provided for the selection of either of the two target areas.

- 1. Selection of user boot MAT programming
- 2. Selection of user MAT programming

Next, the host issues a 128-byte programming command. 256 bytes of data for programming by the method selected by the preceding programming selection command are expected to follow the command. To program more than 256 bytes, repeatedly issue 256-byte programming commands. To terminate programming, the host should send another 256-byte programming command with the address H'FFFFFFF. On completion of programming, the boot program waits for the next programming/erasure selection command.

To then program the other MAT, start by sending the programming select command.

The sequence of programming by programming-selection and 128-byte programming commands is shown in figure 26.25.




Figure 26.25 Sequence of Programming

1. Selection of User Boot MAT Programming


In response to the command for selecting programming of the user boot MAT, the boot program transfers the corresponding flash-writing program, i.e. the program for writing to the user boot MAT.



• Command H'42 (1 byte): Selects programming of the user boot MAT.




Response H'06 (1 byte): Response to selection of user boot MAT programming
 This ACK code is returned after transfer of the program that performs writing to the user boot
 MAT.



- Error response H'C2 (1 byte): Error response to selection of user boot MAT programming
- ERROR (1 byte): Error code H'54: Error in selection processing (processing was not completed because of a transfer error)

2. Selection of User MAT Programming

In response to the command for selecting programming of the user MAT, the boot program transfers the corresponding flash-writing program, i.e. the program for writing to the user MAT.



• Command H'43 (1 byte): Selects programming of the user MAT.



Response H'06 (1 byte): Response to selection of user MAT programming
 This ACK code is returned after transfer of the program that performs writing to the user
 MAT.

Page 1495 of 1778

Error		
response	H'C3	ERROR

- Error response H'C3 (1 byte): Error response to selection of user MAT programming
- ERROR (1 byte): Error code H'54: Error in selection processing (processing was not completed because of a transfer error)

3. 256-Byte Programming

In response to the 256-byte programming command, the boot program executes the flash-writing program transferred in response to the command to select programming of the user boot MAT or user MAT.


Command

H'50	Address for programming					
Data						
•••						
SUM						

- Command H'50 (1 byte): 256-byte programming
- Address for programming (4 bytes): Address where programming starts Specify the address of a 256-byte boundary.
 [Example] H'00, H01, H'00, H'00: H'00100000
- Programming data (n bytes): Data for programming
 The length of the programming data is the size returned in response to the programming size inquiry command.
- SUM (1 byte): Checksum

Response H'06

• Response H'06 (1 byte): Response to 256-byte programming
The ACK code is returned on completion of the requested programming.



• Error response H'D0 (1 byte): Error response to 256-byte programming

• ERROR (1 byte): Error code

H'11: Sum-check error

H'2A: Address error (the address is not within the range for the selected MAT)

H'53: Programming error (programming failed because of an error in programming)

Specify the address on a boundary corresponding to the unit of programming (programming size). For example, when the programming size is 128 bytes, specify H'00 or H'80 for the lower byte of the address. When less than 256 bytes of data are to be programmed, the host should transmit the data after padding the vacant bytes with H'FF.

To terminate programming of a given MAT, send a 256-byte programming command with the address field H'FFFFFFF. This informs the boot program that all data for the selected MAT have been sent; the boot program then waits for the next programming/erasure selection command.

Command H'50 Address for programming SUM

- Command H'50 (1 byte): 256-byte programming
- Address for programming (4 bytes): Terminating code (H'FF, H'FF, H'FF, H'FF)
- SUM (1 byte): Checksum

Response H'06

• Response H'06 (1 byte): Response to 256-byte programming
This ACK code is returned on completion of the requested programming.

Error response H'D0 ERROR

• Error response H'D0 (1 byte): Error response to 256-byte programming

• ERROR (1 byte): Error code H'11: Sum-check error

H'53: Programming error

Page 1497 of 1778

(b) Erasure

Erasure is performed by issuing the erasure selection command and then one or more block erasure commands.

Firstly, the host sends the erasure selection command to select erasure; after that, it sends a block erasure command to actually erase a specific block. To erase multiple blocks, send further block erasure commands. To terminate erasure, the host should send a block erasure command with the block number H'FF. After this, the boot program waits for the next programming/erasure selection command.

The sequence of erasure by the erasure selection command and block erasure command is shown in figure 26.26.




Figure 26.26 Sequence of Erasure

Select Erasure


In response to the erasure selection command, the boot program transfers the program that performs erasure, i.e. erases data in the user MAT.



• Command H'48 (1 byte): Selects erasure.




• Response H'06 (1 byte): Response to selection of erasure
This ACK code is returned after transfer of the program that performs erasure.



- Error response H'C8 (1 byte): Error response to selection of erasure
- ERROR (1 byte): Error code H'54: Error in selection processing (processing was not completed because of a transfer error.)

Block Erasure

In response to the block erasure command, the boot program erases the data in a specified block of the user MAT.



- Command H'58 (1 byte): Erasure of a block
- Size (1 byte): The number of characters in the block number field (fixed at 1)
- Block number (1 byte): Block number of the block to be erased
- SUM (1 byte): Checksum

Response H'06

• Response H'06 (1 byte): Response to the block erasure command This ACK code is returned when the block has been erased.

Error		
response	H'D8	ERROR

• Error response H'D8 (1 byte): Error response to the block erasure command


• ERROR (1 byte): Error code

H'11: Sum-check error

H'29: Block number error (the specified block number is incorrect.)

H'51: Erasure error (an error occurred during erasure.)

On receiving the command with H'FF as the block number, the boot program stops erasure processing and waits for the next programming/erasure selection command.



- Command H'58 (1 byte): Erasure of a block
- Size (1 byte): The number of characters in the block number field (fixed at 1)
- Block number (1 byte): H'FF (erasure terminating code)
- SUM (1 byte): Checksum

Response H'06

 Response H'06 (1 byte): ACK code to indicate response to the request for termination of erasure

To perform erasure again after having issued the command with the block number specified as H'FF, execute the process from the selection of erasure.

(c) Memory Read

In response to the memory read command, the boot program returns the data from the specified address.



- Command H'52 (1 byte): Memory read
- Size (1 byte): The total length of the area, address for reading, and amount to read fields (fixed value of 9)

Area (1 byte):

H'00: User boot MAT

H'01: User MAT

An incorrect area specification will produce an address error.

- Address where reading starts (4 bytes)
- Amount to read (4 bytes): The amount of data to be read
- SUM (1 byte): Checksum

Response

H'52	Amount to re	ad				
Data						
SUM						

- Response H'52 (1 byte): Response to the memory read command
- Amount to read (4 bytes): The amount to read as specified in the memory read command
- Data (n bytes): The specified amount of data read out from the specified address
- SUM (1 byte): Checksum

Error response



- Error response H'D2 (1 byte): Error response to memory read command
- ERROR (1 byte): Error code

H'11: Sum-check error


H'2A: Address error (the address specified for reading is beyond the range of the MAT)

H'2B: Size error (the specified amount is greater than the size of the MAT,


the last address for reading as calculated from the specified address for the start of reading and the amount to read is beyond the MAT area, or "0" was specified as the amount to read)

(d) Sum Checking of the User Boot MAT

In response to the command for sum checking of the user boot MAT, the boot program adds all bytes of data in the user boot MAT and returns the result.




• Command H'4A (1 byte): Sum checking of the user boot MAT



- Response H'5A (1 byte): Response to sum checking of the user boot MAT
- Size (1 byte): The number of characters in the checksum for the MAT (fixed at 4)
- Checksum for the MAT (4 bytes): Result of checksum calculation for the user boot MAT: the total of all data in the MAT, in byte units.
- SUM (1 byte): Checksum (for the transmitted data)

(e) Sum Checking of the User MAT

In response to the command for sum checking of the user MAT, the boot program adds all bytes of data in the user MAT and returns the result.




• Command H'4B (1 byte): Sum checking of the user MAT

Response	H'5B	Size	Checksum for the MAT	SUM
----------	------	------	----------------------	-----

- Response H'5B (1 byte): Response to sum checking of the user MAT
- Size (1 byte): The number of characters in the checksum for the MAT (fixed at 4)
- Checksum for the MAT (4 bytes): Result of checksum calculation for the user MAT: the total of all data in the MAT, in byte units.
- SUM (1 byte): Checksum (for the transmitted data)

(f) Blank Checking of the User Boot MAT


In response to the command for blank checking of the user boot MAT, the boot program checks to see if the whole of the user boot MAT is blank; the value returned indicates the result.



• Command H'4C (1 byte): Blank checking of the user boot MAT




Response H'06 (1 byte): Response to blank checking of the user boot MAT
This ACK code is returned when the whole area is blank (all bytes are H'FF).



- Error response H'CC (1 byte): Error response to blank checking of the user boot MAT
- Error code H'52 (1 byte): Non-erased error

(g) Blank Checking of the User MAT

In response to the command for blank checking of the user MAT, the boot program checks to see if the whole of the user MAT is blank; the value returned indicates the result.



• Command H'4D (1 byte): Blank checking of the user boot MAT




• Response H'06 (1 byte): Response to blank checking of the user MAT The ACK code is returned when the whole area is blank (all bytes are H'FF).



- Error response H'CD (1 byte): Error response to blank checking of the user MAT
- Error code H'52 (1 byte): Non-erased error

(h) Inquiry on Boot Program State

In response to the command for inquiry on the state of the boot program, the boot program returns an indicator of its current state and error information. This inquiry can be made in the inquiry-and-selection state or the programming/erasure state.



• Command H'4F (1 byte): Inquiry on boot program state

Response	H'5F	Size	STATUS	ERROR	SUM

- Response H'5F (1 byte): Response to the inquiry regarding boot-program state
- Size (1 byte): The number of characters in STATUS and ERROR (fixed at 2)
- STATUS (1 byte): State of the standard boot program See table 26.15. Status Codes.
- ERROR (1 byte): Error state (indicates whether the program is in normal operation or an error has occurred)

ERROR = 0: Normal ERROR \neq 0: Error

See table 26.16, Error Codes.

• SUM (1 byte): Checksum

Table 26.15 Status Codes

Code	Description
H'11	Waiting for device selection
H'12	Waiting for clock-mode selection
H'13	Waiting for bit-rate selection
H'1F	Waiting for transition to programming/erasure status (bit-rate selection complete)
H'31	Erasing the user MAT or user boot MAT
H'3F	Waiting for programming/erasure selection (erasure complete)
H'4F	Waiting to receive data for programming (programming complete)
H'5F	Waiting for erasure block specification (erasure complete)

Table 26.16 Error Codes

Code	Description
H'00	No error
H'11	Sum check error
H'21	Non-matching device code error
H'22	Non-matching clock mode error
H'24	Bit-rate selection failure
H'25	Input frequency error
H'26	Frequency multiplier error
H'27	Operating frequency error
H'29	Block number error
H'2A	Address error
H'2B	Data length error (size error)
H'51	Erasure error
H'52	Non-erased error
H'53	Programming error
H'54	Selection processing error
H'80	Command error
H'FF	Bit-rate matching acknowledge error

26.8.2 Areas for Storage of the Procedural Program and Data for Programming

In the descriptions in the previous section, storable areas for the programming/erasing procedure programs and program data are assumed to be in on-chip RAM. However, the procedure programs and data can be stored in and executed from other areas (e.g. external address space) as long as the following conditions are satisfied.

- 1. The on-chip programming/erasing program is downloaded from the address set by FTDAR in on-chip RAM, therefore, this area is not available for use.
- 2. The on-chip programming/erasing program will use 128 bytes or more as a stack. Make sure this area is reserved.
- 3. Since download by setting the SCO bit to 1 will cause the MATs to be switched, it should be executed in on-chip RAM.
- 4. The flash memory is accessible until the start of programming or erasing, that is, until the result of downloading has been decided. When in a mode in which the external address space is not accessible, such as single-chip mode, the required procedure programs, interrupt vector table, interrupt processing routine, and user branch program should be transferred to on-chip RAM before programming/erasing of the flash memory starts.
- 5. The flash memory is not accessible during programming/erasing operations. Therefore, the programming/erasing program must be downloaded to on-chip RAM in advance. Areas for executing each procedure program for initiating programming/erasing and the user program at the user branch destination for programming/erasing must be located in on-chip RAM other than flash memory or the external address space.
- 6. After programming/erasing, access to flash memory is inhibited until FKEY is cleared. A reset state (RES = 0) for more than at least 100 μs must be taken when the LSI mode is changed to reset on completion of a programming/erasing operation. Transitions to the reset state during programming/erasing are inhibited. When the reset signal is accidentally input to the LSI, a longer period in the reset state than usual (100 μs) is needed before the reset signal is released.
- 7. Switching of the MATs by FMATS is needed for programming/erasing of the user MAT in user boot mode. The program which switches the MATs should be executed from the on-chip RAM. For details, see section 26.7.1, Switching between User MAT and User Boot MAT. Please make sure you know which MAT is selected when switching the MATs.
- 8. When the program data storage area indicated by the FMPDR parameter in the programming processing is within the flash memory area, an error will occur. Therefore, temporarily transfer the program data to on-chip RAM to change the address set in FMPDR to an address other than flash memory.

Based on these conditions, tables show the areas in which the program data can be stored and executed according to the operation type and mode.

Table 26.17 Executable MAT

Initiated Mode

Operation	User Program Mode	User Boot Mode*
Programming	Table 26.18 (1)	Table 26.18 (3)
Erasing	Table 26.18 (2)	Table 26.18 (4)

Note: * Programming/Erasing is possible to user MATs.

Table 26.18 (1) Usable Area for Programming in User Program Mode

	Stora	able/Exe	cutable Area	Selected MAT		
item	On- Chip RAM	User MAT	External Space	User MAT	Embedded Program Storage MAT	
Program data storage area	$\sqrt{}$	X*	V	_	_	
Selecting on-chip program to be downloaded	V	V	V	V		
Writing H'A5 to key register	V	√	V	V		
Writing 1 to SCO in FCCS (download)	V	Х	Х		√	
Key register clearing	√	√	V	√		
Judging download result	√	√	V	√		
Download error processing	√	√	V	V		
Setting initialization parameters	V	√	V	V		
Initialization	√	Х	Χ	V		
Judging initialization result	√	√	V	V		
Initialization error processing	V	√	V	V		
Writing H'5A to key register	√	√	V	V		
Setting programming parameters	√	Х	V	V		
Programming	$\sqrt{}$	Χ	Χ	V		
Judging programming result	V	Χ	V	V		
Programming error processing	V	Χ	V	V		
Key register clearing	√	Х	V	√		

Note:

Programming procedure

^{*} If the data has been transferred to on-chip RAM in advance, this area can be used.

Table 26.18 (2) Usable Area for Erasure in User Program Mode

		Storable/Executable Area			Selected MAT		
	ltem	On- Chip RAM	User MAT	External Space	User MAT	Embedded Program Storage MAT	
	Selecting on-chip program to be downloaded	V	V	V	V		
	Writing H'A5 to key register	V	$\sqrt{}$	V	√		
	Writing 1 to SCO in FCCS (download)	1	Х	Х		V	
	Key register clearing	V	V	$\sqrt{}$	√		
	Judging download result	V	V	V	V		
	Download error processing	V	V	V	V		
	Setting initialization parameters	V	√	V	√		
\downarrow	Initialization	V	Χ	Х	V		
Erasing	Judging initialization result	V	V	V	V		
proce- dure	Initialization error processing	√	V	√	√		
duic	Writing H'5A to key register	V	V	V	V		
	Setting erasure parameters	V	Х	V	√		
	Erasure	$\sqrt{}$	Х	Χ	√		
	Judging erasure result	√	Х	√	√		
	Erasing error processing	√	Х	√	√		
	Key register clearing		Χ	√	√		

gramming procedure

Table 26.18 (3) Usable Area for Programming in User Boot Mode

	Stora	ble/Exec	utable Area		Selected MAT		
Item	On- Chip RAM	User Boot MAT	External Space	User MAT	User Boot MAT	Embedded Program Storage Area	
Program data storage area	V	X * ¹	V	_	_	_	
Selecting on-chip program to be downloaded	V	V	V		V		
Writing H'A5 to key register	V	V	V		V		
Writing 1 to SCO in FCCS (download)	V	Х	Х			V	
Key register clearing	V	V	V		V		
Judging download result	V	V	V		$\sqrt{}$		
Download error processing	V	V	V		V		
Setting initialization parameters	V	V	V		$\sqrt{}$		
Initialization	V	Χ	Х		V		
Judging initialization result	$\sqrt{}$	V	V		V		
Initialization error processing	√	V	V		$\sqrt{}$		
Switching MATs by FMATS	V	Х	Х	V			
Writing H'5A to Key Register	$\sqrt{}$	Х	V	V			

Table 26.18 (3) Usable Area for Programming in User Boot Mode (cont)

		Storable/Executable Area				Selected MAT		
	Item	On- Chip RAM	User Boot MAT	External Space	User MAT	User Boot MAT	Embedded Program Storage Area	
	Setting programming parameters	V	Х	V	V			
†	Programming	V	Х	Х	√			
Pro- gram-	Judging programming result	V	Х	V	V			
ming proce- dure	Programming error processing	V	X*2	V	V			
uuis	Key register clearing	V	Х	V	$\sqrt{}$			
	Switching MATs by FMATS	V	Х	Х		V		

Notes: 1. If the data has been transferred to on-chip RAM in advance, this area can be used.

^{2.} If the MATs have been switched by FMATS in on-chip RAM, this MAT can be used.

Table 26.18 (4) Usable Area for Erasure in User Boot Mode

		Storable/Executable Area			Selected MAT		
	Item	On- Chip RAM	User Boot MAT	External Space	User MAT	User Boot MAT	Embedded Program Storage Area
	Selecting on-chip program to be downloaded	V	V	V		V	
	Writing H'A5 to key register	1	V	V		V	
	Writing 1 to SCO in FCCS (download)	V	Х	Х			√
	Key register clearing	V	$\sqrt{}$	V		V	
	Judging download result	√	V	V		√	
•	Download error processing	√	V	V		$\sqrt{}$	
Erasing proce-	Setting initialization parameters	V	V	V		V	
dure	Initialization	V	Х	Χ		$\sqrt{}$	
	Judging initialization result	V	V	V		V	
	Initialization error processing	V	V	V		V	
	Switching MATs by FMATS	V	Х	X		V	
	Writing H'5A to key register	V	Χ	V	V		
	Setting erasure parameters	V	Х	V	$\sqrt{}$		

Table 26.18 (4) Usable Area for Erasure in User Boot Mode (cont)

		Storable/Executable Area				Selected MAT		
	Item	On- Chip RAM	User Boot MAT	External Space	User MAT	User Boot MAT	Embedded Program Storage Area	
T	Erasure	V	Χ	Х	$\sqrt{}$			
†	Judging erasure result	V	Χ	V	V			
Erasing proce-	Erasing error processing	√	X*	V	V			
dure	Key register clearing	V	Χ	V	V			
	Switching MATs by FMATS	√	Х	Х		V		

Note: * If the MATs have been switched by FMATS in on-chip RAM, this MAT can be used.

26.9 Programmer Mode

In programmer mode, a PROM programmer can be used to perform programming/erasing via a socket adapter, just as for a discrete flash memory. Use a PROM programmer that supports the Renesas 512-Kbyte flash memory on-chip MCU device type (FZTAT512DV5A/FZTAT1024DV5A).

Section 27 On-Chip RAM

This LSI has an on-chip RAM module which can be used to store instructions or data.

On-chip RAM operation and write access to the RAM can be enabled or disabled through the RAM enable bits and RAM write enable bits.

27.1 Features

Pages

SH7243: SH72433 One page (pages 0), SH72434 Two pages (pages 0 and 1)

SH7285: SH72855 Three pages (pages 0 to 2), SH72856 Four pages (pages 0 to 3)

SH7286: Four pages (pages 0 to 3)

Memory map

The on-chip RAM is located in the address spaces shown in tables 27.1 and 27.2.

Table 27.1 On-Chip RAM Address Spaces (SH7286 and SH7285)

Page	Address
Page 0	H'FFF80000 to H'FFF81FFF
Page 1	H'FFF82000 to H'FFF83FFF
Page 2	H'FFF84000 to H'FFF85FFF
Page 3	H'FFF86000 to H'FFF87FFF

Table 27.2 On-Chip RAM Address Spaces (SH7243)

Page	Address			
Page 0	H'FFF80000 to H'FFF81FFF			
Page 1	H'FFF82000 to H'FFF82FFF			

Ports

Each page has two independent read and write ports and is connected to the internal bus (I bus), CPU instruction fetch bus (F bus), and CPU memory access bus (M bus). (Note that the F bus is connected only to the read ports.)

The F bus and M bus are used for access by the CPU, and the I bus is used for access by the DMAC or DTC.

• Priority

When the same page is accessed from different buses simultaneously, the access is processed according to the priority. The priority is I bus > M bus > F bus.

27.2 Usage Notes

27.2.1 Page Conflict

When the same page is accessed from different buses simultaneously, a conflict on the page occurs. Although each access is completed correctly, this kind of conflict degrades the memory access speed. Therefore, it is advisable to provide software measures to prevent such conflicts as far as possible. For example, no conflict will arise if different memory or pages are accessed by each bus.

27.2.2 RAME and RAMWE Bits

Before disabling memory operation or write access through the RAME or RAMWE bit, be sure to read from any address and then write to the same address in each page; otherwise, the last written data in each page may not be actually written to the RAM.

```
// For page 0
 MOV.L #H'FFF80000,R0
 MOV.L @R0,R1
 MOV.L R1, @R0
// For page 1
 MOV.L #H'FFF88000,R0
 MOV.L @R0,R1
 MOV.L R1,@R0
// For page 2
 MOV.L #H'FFF90000,R0
 MOV.L @R0,R1
 MOV.L R1,@R0
// For page 3
 MOV.L #H'FFF98000,R0
 MOV.L @RO,R1
 MOV.L
        R1,@R0
```

Figure 27.1 Examples of Read/Write before Disabling RAM

Section 28 Power-Down Modes

In power-down modes, operation of some of the internal peripheral modules and of the CPU stops. This leads to reduced power consumption. These modes are canceled by a reset or interrupt.

28.1 Features

28.1.1 Power-Down Modes

This LSI has the following power-down modes and function:

- 1. Sleep mode
- 2. Software standby mode
- 3. Module standby function

Table 28.1 shows the transition conditions for entering the modes from the program execution state, as well as the CPU and peripheral module states in each mode and the procedures for canceling each mode.

Table 28.1 States of Power-Down Modes

	Transition Conditions	State*						
Power-Down Mode		CPG	CPU	CPU Register	On-Chip Memory	On-Chip Peripheral Modules	External Memory	Canceling Procedure
Sleep mode	Execute SLEEP instruction with STBY bit cleared to 0 in STBCR	Runs	Halts	Held	Runs (RAM) Halts (Flash memory)	Runs	Auto- refreshing	 Interrupt Manual reset Power-on reset DMA address error
Software standby mode	Execute SLEEP instruction with STBY bit set to 1 in STBCR	Halts	Halts	Held	Halts (contents are held)	Halts	Self- refreshing	Power-on reset
Module standby function	Set the MSTP bits in STBCR2, STBCR3, STBCR4, STBCR5, and STBCR6 to 1	Runs	Runs	Held	Specified module halts (contents are held)	Specified module halts	Auto- refreshing	Clear MSTP bit to 0 Power-on reset (only for H-UDI, UBC, DMAC, and DTC)

Note: * The pin state is retained or set to high impedance. For details, see appendix A, Pin States.

28.1.2 Reset

A reset is used when the power is turned on or to run the LSI again from the initialized state. There are two types of reset: power-on reset and manual reset. In a power-on reset, all the ongoing processing is halted and any unprocessed events are canceled, and the reset processing starts immediately. On the other hand, a manual reset does not interrupt processing to retain external memory data. Conditions for generating a power-on reset or manual reset are as follows:

(1) Power-On Reset

- 1. A low level is input to the \overline{RES} pin.
- 2. The watchdog timer (WDT) starts counting with the WT/IT bit in WTCSR set to 1 and with the RSTS bit in WRCSR set to 0 while the RSRE bit in WRCSR is 1, and the counter overflows.
- 3. The H-UDI reset is generated (for details on the H-UDI reset, see section 29, User Debugging Interface (H-UDI)).

(2) Manual Reset

- 1. A low level is input to the $\overline{\text{MRES}}$ pin.
- 2. The WDT starts counting with the WT/IT bit in WTCSR set to 1 and with the RSTS bit in WRCSR set to 1 while the RSRE bit in WRCSR is 1, and the counter overflows.

28.2 Input/Output Pins

Table 28.2 lists the pins used for power-down modes.

Table 28.2 Pin Configuration

Name	Pin Name	I/O	Function
Power-on reset	RES	Input	Power-on reset processing starts when a low level is input to this pin.
Manual reset	MRES	Input	Manual reset processing starts when a low level is input to this pin.

28.3 Register Descriptions

The following registers are used in power-down modes.

Table 28.3 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Standby control register	STBCR	R/W	H'00	H'FFFE0014	8
Standby control register 2	STBCR2	R/W	H'00	H'FFFE0018	8
Standby control register 3	STBCR3	R/W	H'7E	H'FFFE0408	8
Standby control register 4	STBCR4	R/W	H'F6	H'FFFE040C	8
Standby control register 5	STBCR5	R/W	H'FF	H'FFFE0418	8
Standby control register 6	STBCR6	R/W	H'DF	H'FFFE041C	8
System control register 1	SYSCR1	R/W	H'FF	H'FFFE0402	8
System control register 2	SYSCR2	R/W	H'FF	H'FFFE0404	8

28.3.1 **Standby Control Register (STBCR)**

STBCR is an 8-bit readable/writable register that specifies the state of the power-down mode. This register is initialized to H'00 by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is possible.

Bit:	7	6	5	4	3	2	1	0
	STBY	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	STBY	0	R/W	Software Standby
				Specifies transition to software standby mode.
				0: Executing SLEEP instruction puts chip into sleep mode.
				 Executing SLEEP instruction puts chip into software standby mode.
6 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

28.3.2 Standby Control Register 2 (STBCR2)

STBCR2 is an 8-bit readable/writable register that controls the operation of modules in power-down modes. STBCR2 is initialized to H'00 by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is possible.

Bit:	7	6	5	4	3	2	1	0
	MSTP 10	MSTP 9	MSTP 8	-	-	-	MSTP 4	-
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R	R	R	R/W	R

Bit	Bit Name	Initial Value	R/W	Description
7	MSTP10	0	R/W	Module Stop 10
				When the MSTP10 bit is set to 1, the supply of the clock to the H-UDI is halted.
				0: H-UDI runs.
				1: Clock supply to H-UDI halted.
6	MSTP9	0	R/W	Module Stop 9
				When the MSTP9 bit is set to 1, the supply of the clock to the UBC is halted.
				0: UBC runs.
				1: Clock supply to UBC halted.
5	MSTP8	0	R/W	Module Stop 8
				When the MSTP8 bit is set to 1, the supply of the clock to the DMAC is halted.
				0: DMAC runs.
				1: Clock supply to DMAC halted.
4 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	MSTP4	0	R/W	Module Stop 4
				When the MSTP4 bit is set to 1, the supply of the clock to the DTC is halted.
				0: DTC runs.
				1: Clock supply to DTC halted.
0	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

28.3.3 **Standby Control Register 3 (STBCR3)**

STBCR3 is an 8-bit readable/writable register that controls the operation of modules in powerdown modes. STBCR3 is initialized to H'7E by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is possible.

Bit:	7	6	5	4	3	2	1	0
	HIZ	MSTP 36	MSTP 35	MSTP 34	MSTP 33	MSTP 32	MSTP 31	-
Initial value:	0	1	1	1	1	1	1	0
R/W·	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R

Bit	Bit Name	Initial Value	R/W	Description
7	HIZ	0	R/W	Port High Impedance
				Selects whether the state of a specified pin is retained or the pin is placed in the high-impedance state in software standby mode. See appendix A, Pin States, to determine the pin to which this control is applied.
				Do not set this bit when the TME bit of WTSCR of the WDT is 1. When setting the output pin to the high-impedance state, set the HIZ bit with the TME bit being 0.
				0: The pin state is held in software standby mode.
				1: The pin state is set to the high-impedance state in software standby mode.
6	MSTP36	1	R/W	Module Stop 36
				When the MSTP36 bit is set to 1, the supply of the clock to the MTU2S is halted.
				0: MTU2S runs.
				1: Clock supply to MTU2S halted.
5	MSTP35	1	R/W	Module Stop 35
				When the MSTP35 bit is set to 1, the supply of the clock to the MTU2 is halted.
				0: MTU2 runs.
-				1: Clock supply to MTU2 halted.

Bit	Bit Name	Initial Value	R/W	Description
4	MSTP34	1	R/W	Module Stop 34
				When the MSTP34 bit is set to 1, the supply of the clock to the POE2 is halted.
				0: POE2 runs.
				1: Clock supply to POE2 halted.
3	MSTP33	1	R/W	Module Stop 33
				When the MSTP33 bit is set to 1, the supply of the clock to the IIC3 is halted.
				0: IIC3 runs.
				1: Clock supply to IIC3 halted.
				Note: Write 1 to this bit in the SH7243.
2	MSTP32	1	R/W	Module Stop 32
				When the MSTP32 bit is set to 1, the supply of the clock to the ADC0 is halted.
				0: ADC0 runs.
				1: Clock supply to ADC0 halted.
1	MSTP31	1	R/W	Module Stop 31
				When the MSTP31 bit is set to 1, the supply of the clock to the DAC is halted.
				0: DAC runs.
				1: Clock supply to DAC halted.
				Note: Write 1 to this bit in the SH7285 and SH7243.
0	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

28.3.4 Standby Control Register 4 (STBCR4)

STBCR4 is an 8-bit readable/writable register that controls the operation of modules in power-down modes. STBCR4 is initialized to H'F6 by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is possible.

Bit:	7	6	5	4	3	2	1	0
		_	_	MSTP 44	_	MSTP 42	_	_
Initial value:	1	1	1	1	0	1	1	0
R/W:	R	R	R	R/W	R	R/W	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 5	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
4	MSTP44	1	R/W	Module Stop 44
				When the MSTP44 bit is set to 1, the supply of the clock to the SCIF3 is halted.
				0: SCIF3 runs.
				1: Clock supply to SCIF3 halted.
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2	MSTP42	1	R/W	Module Stop 42
				When the MSTP42 bit is set to 1, the supply of the clock to the CMT is halted.
				0: CMT runs.
				1: Clock supply to CMT halted.
1	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
0	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Page 1526 of 1778

28.3.5 Standby Control Register 5 (STBCR5)

STBCR5 is an 8-bit readable/writable register that controls the operation of modules in power-down modes. STBCR5 is initialized to H'FF by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is possible.

Bit:	7	6	5	4	3	2	1	0
	MSTP 57	MSTP 56	MSTP 55	_	MSTP 53	MSTP 52	MSTP 51	MSTP 50
Initial value:	1	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7	MSTP57	1	R/W	Module Stop 57
				When the MSTP57 bit is set to 1, the supply of the clock to the SCI0 is halted.
				0: SCI0 runs.
				1: Clock supply to SCI0 halted.
6	MSTP56	1	R/W	Module Stop 56
				When the MSTP56 bit is set to 1, the supply of the clock to the SCI1 is halted.
				0: SCI1 runs.
				1: Clock supply to SCI1 halted.
				Note: Write 1 to this bit in the SH7243.
5	MSTP55	1	R/W	Module Stop 55
				When the MSTP55 bit is set to 1, the supply of the clock to the SCI2 is halted.
				0: SCI2 runs.
				1: Clock supply to SCI2 halted.
4	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.

D:	Dit Name	Initial	DAM	Description
Bit	Bit Name	Value	R/W	Description
3	MSTP53	1	R/W	Module Stop 53
				When the MSTP53 bit is set to 1, the supply of the clock to the SCI4 is halted.
				0: SCI4 runs.
				1: Clock supply to SCI4 halted.
				Note: Write 1 to this bit in the SH7243.
2	MSTP52	1	R/W	Module Stop 52
				When the MSTP52 bit is set to 1, the supply of the clock to the ADC1 is halted.
				0: ADC1 runs.
				1: Clock supply to ADC1 halted.
1	MSTP51	1	R/W	Module Stop 51
				When the MSTP51 bit is set to 1, the supply of the clock to the ADC2 is halted.
				0: ADC2 runs.
				1: Clock supply to ADC2 halted.
				Note: Write 1 to this bit in the SH7285, SH7243.
0	MSTP50	1	R/W	Module Stop 50
				When the MSTP50 bit is set to 1, the supply of the clock to the SSU is halted.
				0: SSU runs.
				1: Clock supply to SSU halted.
				Note: Write 1 to this bit in the SH7243.

28.3.6 Standby Control Register 6 (STBCR6)

STBCR6 is an 8-bit readable/writable register that controls the operation of modules in power-down modes. STBCR6 is initialized to H'DF by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is possible.

Bit:	7	6	5	4	3	2	1	0
	USB SEL*1	MSTP 66*2	USB CLK	MSTP 64	_			
Initial value:	1	1	0	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	USBSEL*1	1	R/W	USB Clock Select
				Selects the on-chip CPG or the USB oscillator as the source of the USB clock.
				0: On-chip CPG
				1: USB oscillator
				Note: Write 1 to this bit in the SH7243.
6	MSTP66*2	1	R/W	Module Stop 66
				When the MSTP66 bit is set to 1, the supply of the clock to the USB is halted.
				0: USB runs.
				1: Clock supply to USB halted.
				Note: Write 1 to this bit in the SH7243.
5	USBCLK	0	R/W	USB Oscillator Stop
				When the USBCLK bit is set to 1, the oscillator dedicated for the USB stops.
				0: USB oscillator operates.
				1: USB oscillator stops.
				Note: Write 1 to this bit in the SH7243.
4	MSTP64	1	R/W	Module Stop 64
				When the MSTP64 bit is set to 1, the supply of the clock to the RCAN-ET is halted.
				0: RCAN-ET runs.
				1: Clock supply to RCAN-ET halted.
				Note: Write 1 to this bit in the SH7285 and SH7243.
3 to 0	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.

Notes: When using the USB, Follow the notes shown below. Otherwise the clock will not be generated correctly so that USB can be operated improperly.

- 1. When selecting the on-chip CPG, set the frequency of the input clock to 12MHz.
- 2. When using the USB, set the frequency of the peripheral clock (P ϕ) to 13 MHz or more.

28.3.7 System Control Register 1 (SYSCR1)

SYSCR1 is an 8-bit readable/writable register that enables or disables access to the on-chip RAM. SYSCR1 is initialized to H'FF by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is possible.

When an RAME bit is set to 1, the corresponding on-chip RAM area is enabled. When an RAME bit is cleared to 0, the corresponding on-chip RAM area cannot be accessed. In this case, an undefined value is returned when reading data or fetching an instruction from the on-chip RAM, and writing to the on-chip RAM is ignored. The initial value of an RAME bit is 1.

Note that when clearing the RAME bit to 0 to disable the on-chip RAM, be sure to execute an instruction to read from or write to the same arbitrary address in each page before setting the RAME bit. If such an instruction is not executed, the data last written to each page may not be written to the on-chip RAM. Furthermore, an instruction to access the on-chip RAM should not be located immediately after the instruction to write to SYSCR1. If an on-chip RAM access instruction is set, normal access is not guaranteed.

To enable the on-chip RAM by setting the RAME bit to 1, place an instruction to read data from SYSCR1 immediately after an instruction to write to SYSCR1. If an instruction to access the on-chip RAM is placed immediately after the instruction to write to SYSCR1, normal access is not guaranteed.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	RAME3	RAME2	RAME1	RAME0
Initial value:	1	1	1	1	1	1	1	1
R/W:	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
3	RAME3	1	R/W	RAM Enable 3 (corresponding RAM addresses: H'FFF86000 to H'FFF87FFF)
				0: On-chip RAM disabled
				1: On-chip RAM enabled
				Note: Write 1 to this bit in the SH7243.
2	RAME2	1	R/W	RAM Enable 2 (corresponding RAM addresses: H'FFF84000 to H'FFF85FFF)
				0: On-chip RAM disabled
				1: On-chip RAM enabled
				Note: Write 1 to this bit in the SH7243.
1	RAME1	1	R/W	RAM Enable 1 (SH7286/SH7285: H'FFF82000 to H'FFF83FFF, SH7243: H'FFF82000 to H'FFF82FFF)
				0: On-chip RAM disabled
				1: On-chip RAM enabled
0	RAME0	1	R/W	RAM Enable 0 (corresponding RAM addresses: H'FFF80000 to H'FFF81FFF)
				0: On-chip RAM disabled
				1: On-chip RAM enabled

28.3.8 System Control Register 2 (SYSCR2)

SYSCR2 is an 8-bit readable/writable register that enables or disables write to the on-chip RAM. SYSCR2 is initialized to H'FF by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is valid.

When an RAMWE bit is set to 1, the corresponding on-chip RAM area is enabled. When an RAMWE bit is cleared to 0, the corresponding on-chip RAM area cannot be written to. In this case, writing to the on-chip RAM is ignored. The initial value of an RAMWE bit is 1.

Note that when clearing the RAMWE bit to 0 to disable the on-chip RAM, be sure to execute an instruction to read from or write to the same arbitrary address in each page before setting the RAMWE bit. If such an instruction is not executed, the data last written to each page may not be written to the on-chip RAM. Furthermore, an instruction to access the on-chip RAM should not be located immediately after the instruction to write to SYSCR2. If an on-chip RAM access instruction is set, normal access is not guaranteed.

To enable the on-chip RAM by setting the RAMWE bit to 1, locate an instruction to read data from SYSCR2 immediately after an instruction to write to SYSCR2. If an instruction to access the on-chip RAM is located immediately after the instruction to write to SYSCR2, normal access is not guaranteed.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	RAM WE3	RAM WE2	RAM WE1	RAM WE0
Initial value:	1	1	1	1	1	1	1	1
R/W·	R	R	R	R	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
3	RAMWE3	1	R/W	RAM Write Enable 3 (corresponding RAM addresses: H'FFF86000 to H'FFF87FFF)
				0: On-chip RAM write disabled
				1: On-chip RAM write enabled
				Note: Write 1 to this bit in the SH7243.

Bit	Bit Name	Initial Value	R/W	Description
2	RAMWE2	1	R/W	RAM Write Enable 2 (corresponding RAM addresses: H'FFF84000 to H'FFF85FFF)
				0: On-chip RAM write disabled
				1: On-chip RAM write enabled
				Note: Write 1 to this bit in the SH7243.
1	RAMWE1	1	R/W	RAM Write Enable 1 (SH7286/SH7285: H'FFF82000 to H'FFF83FFF, SH7243: H'FFF82000 to H'FFF82FFF)
				0: On-chip RAM write disabled
				1: On-chip RAM write enabled
0	RAMWE0	1	R/W	RAM Write Enable 0 (corresponding RAM addresses: H'FFF80000 to H'FFF81FFF)
				0: On-chip RAM write disabled
				1: On-chip RAM write enabled

28.4 Operation

28.4.1 Sleep Mode

(1) Transition to Sleep Mode

Executing the SLEEP instruction when the STBY bit in STBCR is 0 causes a transition from the program execution state to sleep mode. Although the CPU halts immediately after executing the SLEEP instruction, the contents of its internal registers remain unchanged. The on-chip modules continue to run in sleep mode. Clock pulses are output continuously on the CK pin.

(2) Canceling Sleep Mode

Sleep mode is canceled by an interrupt (NMI, IRQ, and on-chip peripheral module), DMA address error, or reset (manual reset or power-on reset).

- Canceling with an interrupt
 - When an NMI, IRQ, or on-chip peripheral module interrupt occurs, sleep mode is canceled and interrupt exception handling is executed. When the priority level of the generated interrupt is equal to or lower than the interrupt mask level that is set in the status register (SR) of the CPU, or the interrupt by the on-chip peripheral module is disabled on the module side, the interrupt request is not accepted and sleep mode is not canceled.
- Canceling with a DMA or DTC address error
 When a DMA or DTC address error occurs, sleep mode is canceled and DMA or DTC address error exception handling is executed.
- Canceling with a reset
 Sleep mode is canceled by a power-on reset or a manual reset.

28.4.2 Software Standby Mode

(1) Transition to Software Standby Mode

The LSI switches from a program execution state to software standby mode by executing the SLEEP instruction when the STBY bit in STBCR is 1. In software standby mode, not only the CPU but also the clock and on-chip peripheral modules halt. The clock output from the CK pin also halts.

The contents of the CPU registers and cache remain unchanged. Some registers of on-chip peripheral modules are, however, initialized. Table 28.4 shows the states of peripheral module registers in software standby mode.

The CPU takes one cycle to finish writing to STBCR, and then executes processing for the next instruction. However, it takes one or more cycles to actually write. Therefore, execute a SLEEP instruction after reading STBCR to have the values written to STBCR by the CPU to be definitely reflected in the SLEEP instruction.

Table 28.4 Register States in Software Standby Mode

Module Name	Initialized Registers	Registers Whose Content is Retained
Interrupt controller (INTC)	_	All registers
Clock pulse generator (CPG)	_	All registers
User break controller (UBC)	_	All registers
Bus state controller (BSC)	_	All registers
A/D converter (ADC)	All registers	_
I/O port	_	All registers
User debugging interface (H-UDI)	_	All registers
Serial communication interface with FIFO (SCIF)	_	All registers
Direct memory access controller (DMAC)	_	All registers
Multi-function timer pulse unit 2 (MTU2)	_	All registers
Multi-function timer pulse unit 2S (MTU2S)	_	All registers
Port output enable 2 (POE2)	_	All registers
Compare match timer (CMT)	All registers	_
I ² C bus interface 3 (IIC3)	BC2 and BC0 bits in ICMR register	Other than BC[2:0] bits in ICMR
D/A converter (DAC)	_	All registers
Serial communication interface (SCI)	_	All registers
USB function module (USB)	_	All registers
Synchronous serial communication interface (SSU)	_	All registers
Controller area network (RCAN-IF)	_	All registers

The procedure for switching to software standby mode is as follows:

- 1. Clear the TME bit in the WDT's timer control register (WTCSR) to 0 to stop the WDT.
- 2. Set the WDT's timer counter (WTCNT) to 0 and the CKS[2:0] bits in WTCSR to appropriate values to secure the specified oscillation settling time.
- 3. After setting the STBY bit in STBCR to 1, read STBCR. Then, execute a SLEEP instruction.

(2) Exit from Software Standby Mode

Software standby mode should be exited by a power-on reset. Software standby mode cannot be exited by a manual reset. When transferring the state of this LSI to a manual reset during software standby mode, operations of this LSI cannot be guaranteed. Also, when generating an interrupt during software standby mode, operations of this LSI cannot be guaranteed after the interrupt occurred.

(a) Exit from Software Standby by a Reset

When the \overline{RES} pin is driven low, this LSI enters the power-on reset and software standby mode is exited.

Keep the \overline{RES} pin low until the clock oscillation settles.

Internal clock pulses are output continuously on the CK pin.

28.4.3 Module Standby Function

(1) Transition to Module Standby Function

Setting the standby control register MSTP bits to 1 halts the supply of clocks to the corresponding on-chip peripheral modules. This function can be used to reduce the power consumption in normal mode and sleep mode. Disable a module before placing it in the module standby state. In addition, do not access the module's registers while it is in the module standby state.

For details of register states, refer to section 30.3, Register States in Each Operating Mode.

(2) Canceling Module Standby Function

The module standby function can be canceled by clearing the MSTP bits to 0, or by a power-on reset (only possible for H-UDI, UBC, DMAC, and DTC). When taking a module out of the module standby state by clearing the corresponding MSTP bit to 0, read the MSTP bit to confirm that it has been cleared to 0.

28.5 **Usage Notes**

28.5.1 **Current Consumption during Oscillation Settling Time**

While waiting for clock oscillation to settle, the current consumption is increased.

28.5.2 **Notes on Writing to Registers**

When writing to a register related to power-down modes by the CPU, after the CPU executes the write instruction, it then executes the subsequent instruction without waiting for the actual writing process to the register to finish.

To update the change made by writing to a register while executing the subsequent instruction, perform a dummy read to the same register between the instruction to write to the register and the subsequent instruction.

28.5.3 Notes on Canceling Software Standby Mode with an IRQx Interrupt Request

When canceling software standby mode using an IRQx interrupt request, change the IRQ sense select setting of ICRx in a state in which no IROx interrupt requests are generated and clear the IRQxF flag in IRQRRx to 0 by the automatic clearing function of the IRQx interrupt processing.

If the IRQxF flag in the IRQ interrupt request register x (IRQRRx) is 1, changing the setting of the IRQ sense select bits in the interrupt control register x (ICRx) or clearing the IRQxF flag in IRQRRx to 0 will clear the relevant IRQx interrupt request but will not clear the software standby cancellation request.

Section 29 User Debugging Interface (H-UDI)

This LSI incorporates a user debugging interface (H-UDI) for emulator support.

29.1 Features

The user debugging interface (H-UDI) has reset and interrupt request functions.

The H-UDI in this LSI is used for emulator connection. Refer to the emulator manual for the method of connecting the emulator.

Figure 29.1 shows a block diagram of the H-UDI.




Figure 29.1 Block Diagram of H-UDI

29.2 Input/Output Pins

Table 29.1 Pin Configuration

Pin Name	Symbol	I/O	Function
H-UDI serial data input/output clock pin	TCK	Input	Data is serially supplied to the H-UDI from the data input pin (TDI), and output from the data output pin (TDO), in synchronization with this clock.
Mode select input pin	TMS	Input	The state of the TAP control circuit is determined by changing this signal in synchronization with TCK. For the protocol, see figure 29.2.
H-UDI reset input pin	TRST	Input	Input is accepted asynchronously with respect to TCK, and when low, the H-UDI is reset. TRST must be low for a constant period when power is turned on regardless of using the H-UDI function. See section 29.4.2, Reset Configuration, for more information.
H-UDI serial data input pin	TDI	Input	Data transfer to the H-UDI is executed by changing this signal in synchronization with TCK.
H-UDI serial data output pin	TDO	Output	Data read from the H-UDI is executed by reading this pin in synchronization with TCK. The initial value of the data output timing is the TCK falling edge. This can be changed to the TCK rising edge by inputting the TDO change timing switch command to SDIR. See section 29.4.3, TDO Output Timing, for more information.
ASE mode select pin	ASEMD0*	Input	If a low level is input at the ASEMDO pin while the RES pin is asserted, ASE mode is entered; if a high level is input, normal mode is entered. In ASE mode, dedicated emulator function can be used. The input level at the ASEMDO pin should be held for at least one cycle after RES negation.

Note: * When the emulator is not in use, fix this pin to the high level.

29.3 Register Descriptions

The H-UDI has the following registers.

Table 29.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Bypass register	SDBPR	_	_	_	_
Instruction register	SDIR	R	H'EFFD	H'FFFE2000	16

29.3.1 Bypass Register (SDBPR)

SDBPR is a 1-bit register that cannot be accessed by the CPU. When SDIR is set to BYPASS mode, SDBPR is connected between H-UDI pins TDI and TDO. The initial value is undefined.

29.3.2 Instruction Register (SDIR)

SDIR is a 16-bit read-only register. It is initialized by $\overline{\text{TRST}}$ assertion or in the TAP test-logic-reset state, and can be written to by the H-UDI irrespective of CPU mode. Operation is not guaranteed if a reserved command is set in this register. The initial value is H'EFFD.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				TI[7:0]				-	-	-	-	-	-	-	-
Initial value:	1*	1*	1*	0*	1*	1*	1*	1*	1	1	1	1	1	1	0	1
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Note: * The initial value of the TI[7:0] bits is a reserved value. When setting a command, the TI[7:0] bits must be set to another value.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	TI[7:0]	111011111*	R	Test Instruction
				The H-UDI instruction is transferred to SDIR by a serial input from TDI.
				For commands, see table 29.3.
7 to 2	_	All 1	R	Reserved
				These bits are always read as 1.
1	_	0	R	Reserved
				This bit is always read as 0.
0	_	1	R	Reserved
				This bit is always read as 1.

Table 29.3 H-UDI Commands

Bits 15 to 8

TI7	TI6	TI5	TI4	TI3	TI2	TI1	TI0	 Description
0	1	1	0	_	_	_	_	H-UDI reset negate
0	1	1	1		_	_	_	H-UDI reset assert
1	0	0	1	1	1	0	0	TDO change timing switch
1	0	1	1	_	_	_		H-UDI interrupt
1	1	1	1	_	_	_		BYPASS mode
Other	than abo	ove						Reserved

29.4 Operation

29.4.1 TAP Controller

Figure 29.2 shows the internal states of the TAP controller.




Figure 29.2 TAP Controller State Transitions

Note: The transition condition is the TMS value at the rising edge of TCK. The TDI value is sampled at the rising edge of TCK; shifting occurs at the falling edge of TCK. For details on change timing of the TDO value, see section 29.4.3, TDO Output Timing. The TDO is at high impedance, except with shift-DR and shift-IR states. During the change to $\overline{TRST} = 0$, there is a transition to test-logic-reset asynchronously with TCK.

29.4.2 Reset Configuration

Table 29.4 Reset Configuration

ASEMD0*1	RES	TRST	Chip State
Н	L	L	Power-on reset and H-UDI reset
		Н	Power-on reset
	Н	L	H-UDI reset only (normal operation)
		Н	Normal operation
L	L	L	Reset hold*2
		Н	Power-on reset
	Н	L	H-UDI reset only
		Н	Normal operation

Notes: 1. Performs normal mode and ASE mode settings

 $\overline{ASEMD0} = H$, normal mode

ASEMD0 = L, ASE mode

 In ASE mode, reset hold is entered if the TRST pin is driven low while the RES pin is negated. In this state, the CPU does not start up. When TRST is driven high, H-UDI operation is enabled, but the CPU does not start up. The reset hold state is cancelled by a power-on reset.

29.4.3 TDO Output Timing

The initial value of the TDO change timing is to perform data output from the TDO pin on the TCK falling edge. However, setting a TDO change timing switch command in SDIR via the H-UDI pin and passing the Update-IR state synchronizes the TDO change timing to the TCK rising edge. Thereafter the TDO change timing cannot be changed unless a power-on reset that asserts the TRST pin simultaneously is performed.




Figure 29.3 H-UDI Data Transfer Timing

29.4.4 H-UDI Reset

An H-UDI reset is executed by setting an H-UDI reset assert command in SDIR. An H-UDI reset is of the same kind as a power-on reset. An H-UDI reset is released by setting an H-UDI reset negate command. The required time between the H-UDI reset assert command and H-UDI reset negate command is the same as time for keeping the \overline{RES} pin low to apply a power-on reset.




Figure 29.4 H-UDI Reset

29.4.5 H-UDI Interrupt

The H-UDI interrupt function generates an interrupt by setting a command from the H-UDI in SDIR. An H-UDI interrupt is a general exception/interrupt operation, resulting in fetching the exception service routine start address from the exception handling vector table, jumping to that address, and starting program execution from that address. This interrupt request has a fixed priority level of 15.

H-UDI interrupts are accepted in sleep mode, but not in software standby mode.

29.5 Usage Notes

- 1. An H-UDI command, once set, will not be modified as long as another command is not set again from the H-UDI. If the same command is to be set continuously, the command must be set after a command (BYPASS mode, etc.) that does not affect chip operations is once set.
- 2. In software standby mode, this LSI stops operation and does not accept any H-UDI command. To retain the TAP status before and after software standby mode, keep TCK high before entering software standby mode.

Section 30 List of Registers

This section gives information on the on-chip I/O registers of this LSI in the following structures.

- 1. Register Addresses (by functional module, in order of the corresponding section numbers)
- Registers are described by functional module, in order of the corresponding section numbers.
- Access to reserved addresses which are not described in this register address list is prohibited.
- When registers consist of 16 or 32 bits, the addresses of the MSBs are given when big-endian mode is selected.

2. Register Bits

- Bit configurations of the registers are described in the same order as the Register Addresses (by functional module, in order of the corresponding section numbers).
- Reserved bits are indicated by in the bit name.
- No entry in the bit-name column indicates that the whole register is allocated as a counter or for holding data.
- 3. Register States in Each Operating Mode
- Register states are described in the same order as the Register Addresses (by functional module, in order of the corresponding section numbers).
- For the initial state of each bit, refer to the description of the register in the corresponding section.
- The register states described are for the basic operating modes. If there is a specific reset for an
 on-chip peripheral module, refer to the section on that on-chip peripheral module.
- 4. Notes when Writing to the On-Chip Peripheral Modules
- To access an on-chip module register, two or more peripheral module clock (Pf) cycles are required. Care must be taken in system design. When the CPU writes data to the internal peripheral registers, the CPU performs the succeeding instructions without waiting for the completion of writing to registers. For example, a case is described here in which the system is transferring to the software standby mode for power savings. To make this transition, the SLEEP instruction must be performed after setting the STBY bit in the STBCR register to 1. However a dummy read of the STBCR register is required before executing the SLEEP instruction. If a dummy read is omitted, the CPU executes the SLEEP instruction before the STBY bit is set to 1, thus the system enters sleep mode not software standby mode. A dummy read of the STBCR register is indispensable to complete writing to the STBY bit. To reflect the change by internal peripheral registers while performing the succeeding instructions, execute a dummy read of registers to which write instruction is given and then perform the succeeding instructions.

30.1 Register Addresses (by functional module, in order of the corresponding section numbers)

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
CPG	Frequency control register	FRQCR	16	H'FFFE0010	16
	MTU2S clock frequency control register	MCLKCR	8	H'FFFE0410	8
	AD clock frequency control register	ACLKCR	8	H'FFFE0414	8
	Oscillation stop detection control register	OSCCR	8	H'FFFE001C	8
INTC	Interrupt control register 0	ICR0	16	H'FFFE0800	16, 32
	Interrupt control register 1	ICR1	16	H'FFFE0802	16
	IRQ interrupt request register	IRQRR	16	H'FFFE0806	16
	Bank control register	IBCR	16	H'FFFE080C	16, 32
	Bank number register	IBNR	16	H'FFFE080E	16
	Interrupt priority register 01	IPR01	16	H'FFFE0818	16, 32
	Interrupt priority register 02	IPR02	16	H'FFFE081A	16
	Interrupt priority register 05	IPR05	16	H'FFFE0820	16
	Interrupt priority register 06	IPR06	16	H'FFFE0C00	16, 32
	Interrupt priority register 07	IPR07	16	H'FFFE0C02	16
	Interrupt priority register 08	IPR08	16	H'FFFE0C04	16, 32
	Interrupt priority register 09	IPR09	16	H'FFFE0C06	16
	Interrupt priority register 10	IPR10	16	H'FFFE0C08	16, 32
	Interrupt priority register 11	IPR11	16	H'FFFE0C0A	16
	Interrupt priority register 12	IPR12	16	H'FFFE0C0C	16, 32
	Interrupt priority register 13	IPR13	16	H'FFFE0C0E	16
	Interrupt priority register 14	IPR14	16	H'FFFE0C10	16, 32
	Interrupt priority register 15	IPR15	16	H'FFFE0C12	16
	Interrupt priority register 16	IPR16	16	H'FFFE0C14	16, 32
	Interrupt priority register 17	IPR17	16	H'FFFE0C16	16
	Interrupt priority register 18	IPR18	16	H'FFFE0C18	16
	USB-DTC transfer interrupt request register	USDTENDRR	16	H'FFFE0C50	16
UBC	Break address register_0	BAR_0	32	H'FFFC0400	32
	Break address mask register_0	BAMR_0	32	H'FFFC0404	32
	Break bus cycle register_0	BBR_0	16	H'FFFC04A0	16
	Break address register_1	BAR_1	32	H'FFFC0410	32
	Break address mask register_1	BAMR_1	32	H'FFFC0414	32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
UBC	Break bus cycle register_1	BBR_1	16	H'FFFC04B0	16
	Break address register_0	BAR_2	32	H'FFFC0420	32
	Break address mask register_2	BAMR_2	32	H'FFFC0424	32
	Break bus cycle register_2	BBR_2	16	H'FFFC04A4	16
	Break address register_3	BAR_3	32	H'FFFC0430	32
	Break address mask register_3	BAMR_3	32	H'FFFC0434	32
	Break bus cycle register_3	BBR_3	16	H'FFFC04B4	16
	Break control register	BRCR	32	H'FFFC04C0	32
DTC	DTC enable register A	DTCERA	16	H'FFFE6000	8, 16
	DTC enable register B	DTCERB	16	H'FFFE6002	8, 16
	DTC enable register C	DTCERC	16	H'FFFE6004	8, 16
	DTC enable register D	DTCERD	16	H'FFFE6006	8, 16
	DTC enable register E	DTCERE	16	H'FFFE6008	8, 16
	DTC control register	DTCCR	8	H'FFFE6010	8
	DTC vector base register	DTCVBR	32	H'FFFE6014	8, 16, 32
BSC	Common control register	CMNCR	32	H'FFFC0000	32
	CS0 space bus control register	CS0BCR	32	H'FFFC0004	32
	CS1 space bus control register	CS1BCR	32	H'FFFC0008	32
	CS2 space bus control register	CS2BCR	32	H'FFFC000C	32
	CS3 space bus control register	CS3BCR	32	H'FFFC0010	32
	CS4 space bus control register	CS4BCR	32	H'FFFC0014	32
	CS5 space bus control register	CS5BCR	32	H'FFFC0018	32
	CS6 space bus control register	CS6BCR	32	H'FFFC001C	32
	CS7 space bus control register	CS7BCR	32	H'FFFC0020	32
	CS0 space wait control register	CS0WCR	32	H'FFFC0028	32
	CS1 space wait control register	CS1WCR	32	H'FFFC002C	32
	CS2 space wait control register	CS2WCR	32	H'FFFC0030	32
	CS3 space wait control register	CS3WCR	32	H'FFFC0034	32
	CS4 space wait control register	CS4WCR	32	H'FFFC0038	32
	CS5 space wait control register	CS5WCR	32	H'FFFC003C	32
	CS6 space wait control register	CS6WCR	32	H'FFFC0040	32
	CS7 space wait control register	CS7WCR	32	H'FFFC0044	32
	SDRAM control register	SDCR	32	H'FFFC004C	32
	Refresh timer control/status register	RTCSR	32	H'FFFC0050	32

DMAC I	Refresh timer counter Refresh time constant register Bus function extending register	RTCNT			Size
DMAC I			32	H'FFFC0054	32
DMAC	Rus function extending register	RTCOR	32	H'FFFC0058	32
- - - - - - - - - - - - - - - - - - -	Das ranction exterially register	BSCEHR	16	H'FFFE3C1A	8, 16
- - - - - - - - - - - - - - - - - - -	DMA source address register_0	SAR_0	32	H'FFFE1000	16, 32
- - - - - - - - - - - - - - - - - - -	DMA destination address register_0	DAR_0	32	H'FFFE1004	16, 32
- - - - - - - - - - - - - - - - - - -	DMA transfer count register_0	DMATCR_0	32	H'FFFE1008	16, 32
- - - - - - - - - - - - - - - - - - -	DMA channel control register_0	CHCR_0	32	H'FFFE100C	8, 16, 32
- - - - - - - - - - - - - - - - - - -	DMA reload source address register_0	RSAR_0	32	H'FFFE1100	16, 32
- - - - - - - - - - - - - - - - - - -	DMA reload destination address register_0	RDAR_0	32	H'FFFE1104	16, 32
- - - - - - - -	DMA reload transfer count register_0	RDMATCR_0	32	H'FFFE1108	16, 32
- - - - -	DMA source address register_1	SAR_1	32	H'FFFE1010	16, 32
- - - - - -	DMA destination address register_1	DAR_1	32	H'FFFE1014	16, 32
- - - -	DMA transfer count register_1	DMATCR_1	32	H'FFFE1018	16, 32
- -	DMA channel control register_1	CHCR_1	32	H'FFFE101C	8, 16, 32
	DMA reload source address register_1	RSAR_1	32	H'FFFE1110	16, 32
ī	DMA reload destination address register_1	RDAR_1	32	H'FFFE1114	16, 32
	DMA reload transfer count register_1	RDMATCR_1	32	H'FFFE1118	16, 32
Ī	DMA source address register_2	SAR_2	32	H'FFFE1020	16, 32
Ī	DMA destination address register_2	DAR_2	32	H'FFFE1024	16, 32
Ī	DMA transfer count register_2	DMATCR_2	32	H'FFFE1028	16, 32
Ī	DMA channel control register_2	CHCR_2	32	H'FFFE102C	8, 16, 32
1	DMA reload source address register_2	RSAR_2	32	H'FFFE1120	16, 32
	DMA reload destination address register_2	RDAR_2	32	H'FFFE1124	16, 32
Ī	DMA reload transfer count register_2	RDMATCR_2	32	H'FFFE1128	16, 32
ī	DMA source address register_3	SAR_3	32	H'FFFE1030	16, 32
ī	DMA destination address register_3	DAR_3	32	H'FFFE1034	16, 32
Ī	DMA transfer count register_3	DMATCR_3	32	H'FFFE1038	16, 32
Ī	DMA channel control register_3	CHCR_3	32	H'FFFE103C	8, 16, 32
	DMA reload source address register_3	RSAR_3	32	H'FFFE1130	16, 32
	DMA reload destination address register_3	RDAR_3	32	H'FFFE1134	16, 32
Ī	DMA reload transfer count register_3	RDMATCR_3	32	H'FFFE1138	16, 32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
DMAC	DMA source address register_4	SAR_4	32	H'FFFE1040	16, 32
	DMA destination address register_4	DAR_4	32	H'FFFE1044	16, 32
	DMA transfer count register_4	DMATCR_4	32	H'FFFE1048	16, 32
	DMA channel control register_4	CHCR_4	32	H'FFFE104C	8, 16, 32
	DMA reload source address register_4	RSAR_4	32	H'FFFE1140	16, 32
	DMA reload destination address register_4	RDAR_4	32	H'FFFE1144	16, 32
	DMA reload transfer count register_4	RDMATCR_4	32	H'FFFE1148	16, 32
	DMA source address register_5	SAR_5	32	H'FFFE1050	16, 32
	DMA destination address register_5	DAR_5	32	H'FFFE1054	16, 32
	DMA transfer count register_5	DMATCR_5	32	H'FFFE1058	16, 32
	DMA channel control register_5	CHCR_5	32	H'FFFE105C	8, 16, 32
	DMA reload source address register_5	RSAR_5	32	H'FFFE1150	16, 32
	DMA reload destination address register_5	RDAR_5	32	H'FFFE1154	16, 32
	DMA reload transfer count register_5	RDMATCR_5	32	H'FFFE1158	16, 32
	DMA source address register_6	SAR_6	32	H'FFFE1060	16, 32
	DMA destination address register_6	DAR_6	32	H'FFFE1064	16, 32
	DMA transfer count register_6	DMATCR_6	32	H'FFFE1068	16, 32
	DMA channel control register_6	CHCR_6	32	H'FFFE106C	8, 16, 32
	DMA reload source address register_6	RSAR_6	32	H'FFFE1160	16, 32
	DMA reload destination address register_6	RDAR_6	32	H'FFFE1164	16, 32
	DMA reload transfer count register_6	RDMATCR_6	32	H'FFFE1168	16, 32
	DMA source address register_7	SAR_7	32	H'FFFE1070	16, 32
	DMA destination address register_7	DAR_7	32	H'FFFE1074	16, 32
	DMA transfer count register_7	DMATCR_7	32	H'FFFE1078	16, 32
	DMA channel control register_7	CHCR_7	32	H'FFFE107C	8, 16, 32
	DMA reload source address register_7	RSAR_7	32	H'FFFE1170	16, 32
	DMA reload destination address register_7	RDAR_7	32	H'FFFE1174	16, 32
	DMA reload transfer count register_7	RDMATCR_7	32	H'FFFE1178	16, 32
	DMA operation register	DMAOR	16	H'FFFE1200	8, 16
	DMA extension resource selector 0	DMARS0	16	H'FFFE1300	16
	DMA extension resource selector 1	DMARS1	16	H'FFFE1304	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
DMAC	DMA extension resource selector 2	DMARS2	16	H'FFFE1308	16
	DMA extension resource selector 3	DMARS3	16	H'FFFE130C	16
MTU2	Timer control register_0	TCR_0	8	H'FFFE4300	8, 16, 32
	Timer mode register_0	TMDR_0	8	H'FFFE4301	8
	Timer I/O control register H_0	TIORH_0	8	H'FFFE4302	8, 16
	Timer I/O control register L_0	TIORL_0	8	H'FFFE4303	8
	Timer interrupt enable register_0	TIER_0	8	H'FFFE4304	8, 16, 32
	Timer status register_0	TSR_0	8	H'FFFE4305	8
	Timer counter_0	TCNT_0	16	H'FFFE4306	16
	Timer general register A_0	TGRA_0	16	H'FFFE4308	16, 32
	Timer general register B_0	TGRB_0	16	H'FFFE430A	16
	Timer general register C_0	TGRC_0	16	H'FFFE430C	16, 32
	Timer general register D_0	TGRD_0	16	H'FFFE430E	16
	Timer general register E_0	TGRE_0	16	H'FFFE4320	16, 32
	Timer general register F_0	TGRF_0	16	H'FFFE4322	16
	Timer interrupt enable register 2_0	TIER2_0	8	H'FFFE4324	8, 16
	Timer status register 2_0	TSR2_0	8	H'FFFE4325	8
	Timer buffer operation transfer mode register 2_0	TBTM_0	8	H'FFFE4326	8
	Timer control register_1	TCR_1	8	H'FFFE4380	8, 16
	Timer mode register_1	TMDR_1	8	H'FFFE4381	8
	Timer I/O control register_1	TIOR_1	8	H'FFFE4382	8
	Timer interrupt enable register_1	TIER_1	8	H'FFFE4384	8, 16, 32
	Timer status register_1	TSR_1	8	H'FFFE4385	8
	Timer counter_1	TCNT_1	16	H'FFFE4386	16
	Timer general register A_1	TGRA_1	16	H'FFFE4388	16, 32
	Timer general register B_1	TGRB_1	16	H'FFFE438A	16
	Timer input capture control register	TICCR	8	H'FFFE4390	8
	Timer control register_2	TCR_2	8	H'FFFE4000	8, 16
	Timer mode register_2	TMDR_2	8	H'FFFE4001	8
	Timer I/O control register_2	TIOR_2	8	H'FFFE4002	8
	Timer interrupt enable register_2	TIER_2	8	H'FFFE4004	8, 16, 32
	Timer status register_2	TSR_2	8	H'FFFE4005	8
	Timer counter_2	TCNT_2	16	H'FFFE4006	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
MTU2	Timer general register A_2	TGRA_2	16	H'FFFE4008	16, 32
	Timer general register B_2	TGRB_2	16	H'FFFE400A	16
	Timer control register_3	TCR_3	8	H'FFFE4200	8, 16, 32
	Timer mode register_3	TMDR_3	8	H'FFFE4202	8, 16
	Timer I/O control register H_3	TIORH_3	8	H'FFFE4204	8, 16, 32
	Timer I/O control register L_3	TIORL_3	8	H'FFFE4205	8
	Timer interrupt enable register_3	TIER_3	8	H'FFFE4208	8, 16
	Timer status register_3	TSR_3	8	H'FFFE422C	8, 16
	Timer counter_3	TCNT_3	16	H'FFFE4210	16, 32
	Timer general register A_3	TGRA_3	16	H'FFFE4218	16, 32
	Timer general register B_3	TGRB_3	16	H'FFFE421A	16
	Timer general register C_3	TGRC_3	16	H'FFFE4224	16, 32
	Timer general register D_3	TGRD_3	16	H'FFFE4226	16
	Timer buffer operation transfer mode register_3	TBTM_3	8	H'FFFE4238	8, 16
	Timer control register_4	TCR_4	8	H'FFFE4201	8
	Timer mode register_4	TMDR_4	8	H'FFFE4203	8
	Timer I/O control register H_4	TIORH_4	8	H'FFFE4206	8, 16
	Timer I/O control register L_4	TIORL_4	8	H'FFFE4207	8
	Timer interrupt enable register_4	TIER_4	8	H'FFFE4209	8
	Timer status register_4	TSR_4	8	H'FFFE422D	8
	Timer counter_4	TCNT_4	16	H'FFFE4212	16
	Timer general register A_4	TGRA_4	16	H'FFFE421C	16, 32
	Timer general register B_4	TGRB_4	16	H'FFFE421E	16
	Timer general register C_4	TGRC_4	16	H'FFFE4228	16, 32
	Timer general register D_4	TGRD_4	16	H'FFFE422A	16
	Timer buffer operation transfer mode register_4	TBTM_4	8	H'FFFE4239	8
	Timer A/D converter start request control register	TADCR	16	H'FFFE4240	16
	Timer A/D converter start request cycle set register A_4	TADCORA_4	16	H'FFFE4244	16, 32
	Timer A/D converter start request cycle set register B_4	TADCORB_4	16	H'FFFE4246	16
	Timer A/D converter start request cycle set buffer register A_4	TADCOBRA_4	16	H'FFFE4248	16, 32

MTU2 Timer A/D converter start request cycle set buffer register B_4 16 HFFFE424A 16 16 16 16 16 16 16 1	Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Timer control register V_5 TCRV_5 8 H'FFFE4094 8 Timer control register W_5 TCRW_5 8 H'FFFE40A4 8 Timer I/O control register U_5 TIORU_5 8 H'FFFE4096 8 Timer I/O control register V_5 TIORW_5 8 H'FFFE4096 8 Timer I/O control register W_5 TIORW_5 8 H'FFFE4086 8 Timer I/O control register W_5 TIORW_5 8 H'FFFE4086 8 Timer therrupt enable register_5 TIER_5 8 H'FFFE4082 8 Timer status register_5 TSR_5 8 H'FFFE4080 8 Timer stat register_5 TSR_5 8 H'FFFE4080 8 Timer counter U_5 TCNTU_5 16 H'FFFE4080 16 Timer counter W_5 TCNTU_5 16 H'FFFE4080 16 Timer ounter W_5 TGRU_5 16 H'FFFE4080 16 Timer general register U_5 TGRU_5 16 H'FFFE4082 16 Timer general register W_5	MTU2	. ,	TADCOBRB_4	16	H'FFFE424A	16
Timer control register W_5 TCRW_5 8 HFFFE40A4 8 Timer I/O control register U_5 TIORU_5 8 HFFFE40B6 8 Timer I/O control register V_5 TIORV_5 8 HFFFE40B6 8 Timer I/O control register W_5 TIORW_5 8 HFFFE40B6 8 Timer interrupt enable register_5 TIER_5 8 HFFFE40B2 8 Timer status register_5 TSR_5 8 HFFFE40B0 8 Timer start register_5 TSR_5 8 HFFFE40B0 8 Timer counter U_5 TCNTU_5 16 HFFFE40B0 16 Timer counter V_5 TCNTV_5 16 HFFFE40B0 16 Timer general register U_5 TGRU_5 16 HFFFE40B0 16 Timer general register U_5 TGRU_5 16 HFFFE40B0 16 Timer general register V_5 TGRU_5 16 HFFFE40B0 16 Timer general register TSTR 16 HFFFE40B0 16 Timer compare match clear register TCNTCMPCLR 16 HFFFE40B0 16 Timer start register TSTR 17 HFFFE40B0 16 Timer start register TSTR 18 HFFFE42B0 16 Timer counter synchronous start register TCSYSTR 17 HFFFE42B0 18 Timer counter synchronous start register TCSYSTR 18 HFFFE42B0 18 Timer coutput master enable register TOER 18 HFFFE42B0 18 Timer output control register TOER 18 HFFFE42B0 18 Timer output control register TOER 18 HFFFE42B0 18 Timer output control register TGCR 18 HFFFE42B0 18 Timer output control register TGCR 18 HFFFE42B0 18 Timer dead time data register TCDR 16 HFFFE42B0 16 Timer output control register		Timer control register U_5	TCRU_5	8	H'FFFE4084	8
Timer I/O control register U_5 TIORU_5 8 H'FFFE4086 8 Timer I/O control register V_5 TIORV_5 8 H'FFFE4086 8 Timer I/O control register W_5 TIORW_5 8 H'FFFE4086 8 Timer interrupt enable register_5 TIER_5 8 H'FFFE4082 8 Timer status register_5 TIER_5 8 H'FFFE4080 8 Timer status register_5 TSR_5 8 H'FFFE4080 8 Timer start register_5 TSR_5 8 H'FFFE4080 8 Timer counter U_5 TCNTU_5 16 H'FFFE4080 16 Timer counter V_5 TCNTV_5 16 H'FFFE4080 16 Timer general register U_5 TCNTW_5 16 H'FFFE4080 16 Timer general register U_5 TGRU_5 16 H'FFFE4080 16 Timer general register U_5 TGRU_5 16 H'FFFE4080 16 Timer general register V_5 TGRV_5 16 H'FFFE4080 16 Timer general register W_5 TGRW_5 16 H'FFFE4080 16 Timer start register W_5 TGRW_5 16 H'FFFE4080 16 Timer compare match clear register TCNTCMPCLR 8 H'FFFE4080 8 Timer start register TSTR 8 H'FFFE4280 8 Timer synchronous register TSYR 8 H'FFFE4280 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE4280 8 Timer read/write enable register TCSYSTR 8 H'FFFE4280 8 Timer output master enable register TORR 8 H'FFFE4280 8 Timer output control register TORR 8 H'FFFE4280 8 Timer output control register TORR 8 H'FFFE4280 8 Timer output control register TORR 8 H'FFFE4280 8 Timer dead time data register TORR 8 H'FFFE4281 8 Timer dead time data register TORR 16 H'FFFE4201 16 Timer subcounter TCNTS 16 H'FFFE4201 16 Timer cycle buffer register TORR 16 H'FFFE4201 18 Timer interrupt skipping counter TITCNT 18 H'FFFE4201 18		Timer control register V_5	TCRV_5	8	H'FFFE4094	8
Timer I/O control register V_5 TIORV_5 8 H'FFFE4086 8 Timer I/O control register W_5 TIORW_5 8 H'FFFE4086 8 Timer interrupt enable register_5 TIER_5 8 H'FFFE4082 8 Timer status register_5 TSR_5 8 H'FFFE4080 8 Timer start register_5 TSR_5 8 H'FFFE4080 8 Timer counter U_5 TCNTU_5 16 H'FFFE4080 16 Timer counter V_5 TCNTV_5 16 H'FFFE4080 16 Timer counter W_5 TCNTW_5 16 H'FFFE4080 16 Timer general register U_5 TGRU_5 16 H'FFFE4080 16 Timer general register U_5 TGRU_5 16 H'FFFE4080 16 Timer general register V_5 TGRV_5 16 H'FFFE4080 16 Timer general register V_5 TGRV_5 16 H'FFFE4080 16 Timer general register V_5 TGRV_5 16 H'FFFE4080 16 Timer start register W_5 TGRW_5 16 H'FFFE4080 16 Timer start register TCNTCMPCLR 8 H'FFFE4080 8 Timer start register TSTR 8 H'FFFE4280 8 Timer synchronous register TSYR 8 H'FFFE4280 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE4280 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE4280 8 Timer counter dead le register TOER 8 H'FFFE4280 8 Timer output master enable register TOER 8 H'FFFE4200 8 Timer output control register TOCR2 8 H'FFFE4200 8 Timer output control register TGCR 8 H'FFFE4200 8 Timer gate control register TGCR 8 H'FFFE4200 8 Timer gate control register TGCR 8 H'FFFE4200 8 Timer dead time data register TODR 16 H'FFFE420 16, 32 Timer subcounter TCNTS 16 H'FFFE420 16, 32 Timer cycle buffer register TCBR 16 H'FFFE420 16, 32 Timer cycle buffer register TCBR 16 H'FFFE420 16, 32 Timer cycle buffer register TCBR 16 H'FFFE420 16, 32 Timer cycle buffer register TCBR 16 H'FFFE420 16, 32 Timer interrupt skipping counter TITCNT 8 H'FFFE420 8		Timer control register W_5	TCRW_5	8	H'FFFE40A4	8
Timer I/O control register W_5 TIORW_5 8 H'FFFE40A6 8 Timer interrupt enable register_5 TIER_5 8 H'FFFE40B2 8 Timer status register_5 TSR_5 8 H'FFFE40B0 8 Timer start register_5 TSR_5 8 H'FFFE40B0 8 Timer counter U_5 TCNTU_5 16 H'FFFE40B0 16 Timer counter V_5 TCNTV_5 16 H'FFFE40B0 16 Timer counter W_5 TCNTW_5 16 H'FFFE40B0 16 Timer general register U_5 TGRU_5 16 H'FFFE40B0 16 Timer general register V_5 TGRU_5 16 H'FFFE40B0 16 Timer general register V_5 TGRU_5 16 H'FFFE40B0 16 Timer general register W_5 TGRW_5 16 H'FFFE40B0 16 Timer general register W_5 TGRW_5 16 H'FFFE40B0 16 Timer start register W_5 TGRW_5 16 H'FFFE40B0 16 Timer compare match clear register TCNTCMPCLR 8 H'FFFE40B0 8 Timer start register TSTR 8 H'FFFE42B0 8 Timer synchronous register TSYR 8 H'FFFE42B0 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE42B0 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE42B0 8 Timer output master enable register TOER 8 H'FFFE42B0 8 Timer output master enable register TOCR1 8 H'FFFE42B0 8 Timer output control register 1 TOCR1 8 H'FFFE42D0 8 Timer output control register TGCR 8 H'FFFE42D0 8 Timer gate control register TGCR 8 H'FFFE42D0 8 Timer gate control register TCDR 16 H'FFFE42D0 8 Timer subcounter TGCR 16 H'FFFE42D0 16 Timer subcounter TCNTS 16 H'FFFE42D0 16 Timer cycle buffer register TCBR 16 H'FFFE42D0 16 Timer cycle buffer register TCBR 16 H'FFFE42D0 16 Timer subcounter TCNTS 16 H'FFFE42D0 16 Timer subcounter TITCNT 18 H'FFFE42D0 18		Timer I/O control register U_5	TIORU_5	8	H'FFFE4086	8
Timer interrupt enable register_5 TIER_5 8 H'FFFE40B2 8 Timer status register_5 TSR_5 8 H'FFFE40B0 8 Timer start register_5 TSTR_5 8 H'FFFE40B0 8 Timer counter U_5 TCNTU_5 16 H'FFFE40B0 16 Timer counter V_5 TCNTV_5 16 H'FFFE40B0 16 Timer counter W_5 TCNTW_5 16 H'FFFE40B0 16 Timer general register U_5 TGRU_5 16 H'FFFE40B0 16 Timer general register V_5 TGRU_5 16 H'FFFE40B0 16 Timer general register V_5 TGRU_5 16 H'FFFE40B0 16 Timer general register V_5 TGRU_5 16 H'FFFE40B0 16 Timer general register W_5 TGRW_5 16 H'FFFE40B0 16 Timer compare match clear register TCNTCMPCLR 8 H'FFFE40B0 8 Timer start register TSTR 8 H'FFFE40B0 8 Timer synchronous register TSYR 8 H'FFFE42B0 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE42B0 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE42B0 8 Timer counter synchronous register TOER 8 H'FFFE42B0 8 Timer output master enable register TOER 8 H'FFFE42B0 8 Timer output control register TOCR1 8 H'FFFE42B0 8 Timer output control register TGCR 8 H'FFFE42B0 8 Timer gate control register TGCR 8 H'FFFE42B0 8 Timer gate control register TGDR 16 H'FFFE42B1 16, 32 Timer dead time data register TCDR 16 H'FFFE42B1 16, 32 Timer subcounter TCNTS 16 H'FFFE42B1 16 Timer cycle buffer register TCBR 16 H'FFFE42B1 16 Timer cycle buffer register TCBR 16 H'FFFE42B1 16 Timer cycle buffer register TCBR 16 H'FFFE42B1 16 Timer subcounter TCNTS 16 H'FFFE42B1 16 Timer cycle buffer register TCBR 16 H'FFFE42B1 16 Timer cycle buffer register TCBR 16 H'FFFE42B1 16 Timer cycle buffer register TCBR 16 H'FFFE42B1 18 Timer interrupt skipping counter TITCNT 18 H'FFFE42B1 18		Timer I/O control register V_5	TIORV_5	8	H'FFFE4096	8
Timer status register_5 TSR_5 8 HFFFE40B0 8 Timer start register_5 TSTR_5 8 HFFFE40B4 8 Timer counter U_5 TCNTU_5 16 HFFFE40B0 16 Timer counter V_5 TCNTV_5 16 HFFFE40B0 16 Timer counter W_5 TCNTW_5 16 HFFFE40B0 16 Timer general register U_5 TGRU_5 16 HFFFE40B0 16 Timer general register V_5 TGRU_5 16 HFFFE40B2 16 Timer general register V_5 TGRV_5 16 HFFFE40B2 16 Timer general register W_5 TGRW_5 16 HFFFE40B2 16 Timer compare match clear register TCNTCMPCLR 8 HFFFE40B6 8 Timer start register TSTR 8 HFFFE42B0 8 Timer start register TSYR 8 HFFFE42B1 8 Timer counter synchronous start register TCSYSTR 8 HFFFE42B2 8 Timer read/write enable register TOER 8 HFFFE42B4 8 Timer output master enable register TOER 8 HFFFE42B0 8 Timer output control register TOER 8 HFFFE42B0 8 Timer output control register TOCR1 8 HFFFE42B 8, 16 Timer output control register TGCR 8 HFFFE42B0 8 Timer dead time data register TODR 16 HFFFE42B1 16, 32 Timer dead time data register TODR 16 HFFFE42B1 16, 32 Timer cycle buffer register TOBR 16 HFFFE42B1 16, 32 Timer cycle buffer register TCBR 16 HFFFE42B1 8 Timer tycle buffer register TCBR 16 HFFFE42B1 8 Timer tycle buffer register TCBR 16 HFFFE42B1 8 Timer tycle buffer register TCBR 16 HFFFE42B1 8 Timer buffer transfer set register TBTER 8 HFFFE42B1 8		Timer I/O control register W_5	TIORW_5	8	H'FFFE40A6	8
Timer start register_5 TSTR_5 8 H'FFFE40B4 8 Timer counter U_5 TCNTU_5 16 H'FFFE40B0 16 Timer counter V_5 TCNTV_5 16 H'FFFE40P0 16 Timer counter W_5 TCNTW_5 16 H'FFFE40P0 16 Timer general register U_5 TGRU_5 16 H'FFFE40P0 16 Timer general register V_5 TGRU_5 16 H'FFFE40P0 16 Timer general register V_5 TGRV_5 16 H'FFFE40P0 16 Timer general register W_5 TGRW_5 16 H'FFFE40P0 16 Timer compare match clear register TCNTCMPCLR 8 H'FFFE40P0 16 Timer start register TSTR 8 H'FFFE40P0 8 Timer start register TSYR 8 H'FFFE42P0 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE42P0 8 Timer counter synchronous start register TCPSPSTR 8 H'FFFE42P0 8 Timer output master enable register TOER 8 H'FFFE42P0 8 Timer output control register 1 TOCR1 8 H'FFFE42P0 8 Timer output control register 2 TOCR2 8 H'FFFE42P0 8 Timer gate control register TGPR 16 H'FFFE42P0 8 Timer cycle control register TODR 16 H'FFFE42P0 8 Timer dead time data register TODR 16 H'FFFE42P0 16, 32 Timer dead time data register TODR 16 H'FFFE42P0 16, 32 Timer cycle buffer register TCBR 16 H'FFFE42P0 16, 32 Timer cycle buffer register TCBR 16 H'FFFE42P0 16, 32 Timer cycle buffer register TCBR 16 H'FFFE42P0 18, 32 Timer cycle buffer register TCBR 16 H'FFFE42P0 18, 32 Timer cycle buffer register TCBR 16 H'FFFE42P0 18, 32 Timer cycle buffer register TCBR 16 H'FFFE42P0 18, 32 Timer cycle buffer register TCBR 16 H'FFFE42P0 18, 32 Timer cycle buffer register TCBR 16 H'FFFE42P0 18, 32 Timer cycle buffer register TCBR 16 H'FFFE42P0 18, 32 Timer buffer transfer set register TBTER 8 H'FFFE42P0 8		Timer interrupt enable register_5	TIER_5	8	H'FFFE40B2	8
Timer counter U_5 TCNTU_5 16 H'FFFE4080 16 Timer counter V_5 TCNTV_5 16 H'FFFE4090 16 Timer counter W_5 TCNTW_5 16 H'FFFE40A0 16 Timer counter W_5 TCNTW_5 16 H'FFFE40A0 16 Timer general register U_5 TGRU_5 16 H'FFFE4082 16 Timer general register V_5 TGRV_5 16 H'FFFE40B2 16 Timer general register W_5 TGRW_5 16 H'FFFE40B2 16 Timer compare match clear register TCNTCMPCLR 8 H'FFFE40B6 8 Timer start register TSTR 8 H'FFFE40B6 8 Timer synchronous register TSYR 8 H'FFFE42B1 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE42B1 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE42B4 8 Timer output master enable register TOER 8 H'FFFE42B4 8 Timer output control register TOCR1 8 H'FFFE42DA 8 Timer output control register 1 TOCR1 8 H'FFFE42DA 8 Timer output control register TGCR 8 H'FFFE42DA 8 Timer dead time data register TCDR 16 H'FFFE42DA 8 Timer dead time data register TCDR 16 H'FFFE42DA 16, 32 Timer cycle control register TCDR 16 H'FFFE42DA 16, 32 Timer cycle buffer register TCBR 16 H'FFFE42DA 16, 32 Timer cycle buffer register TCBR 16 H'FFFE42DA 16, 32 Timer cycle buffer register TCBR 16 H'FFFE42DA 16, 32 Timer cycle buffer register TCBR 16 H'FFFE42DA 16, 32 Timer cycle buffer register TCBR 16 H'FFFE42DA 16, 32 Timer cycle buffer register TCBR 16 H'FFFE42DA 16, 32 Timer cycle buffer register TCBR 16 H'FFFE42DA 16, 32 Timer cycle buffer register TCBR 16 H'FFFE42DA 16, 32 Timer cycle buffer register TCBR 16 H'FFFE42DA 16, 32 Timer cycle buffer register TCBR 16 H'FFFE42DA 16, 32 Timer cycle buffer register TCBR 16 H'FFFE42DA 18 Timer interrupt skipping counter TITCNT 8 H'FFFE42DA 18		Timer status register_5	TSR_5	8	H'FFFE40B0	8
Timer counter V_5 TCNTV_5 16 H'FFFE4090 16 Timer counter W_5 TCNTW_5 16 H'FFFE40A0 16 Timer general register U_5 TGRU_5 16 H'FFFE40B2 16 Timer general register V_5 TGRV_5 16 H'FFFE40B2 16 Timer general register W_5 TGRV_5 16 H'FFFE40B2 16 Timer general register W_5 TGRW_5 16 H'FFFE40B2 16 Timer compare match clear register TCNTCMPCLR 8 H'FFFE40B6 8 Timer start register TSTR 8 H'FFFE42B0 8 Timer synchronous register TSYR 8 H'FFFE42B1 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE42B2 8 Timer read/write enable register TRWER 8 H'FFFE42B4 8 Timer output master enable register TOER 8 H'FFFE42DA 8 Timer output control register 1 TOCR1 8 H'FFFE42DA 8 Timer output control register TGCR 8 H'FFFE42DB 8 Timer gate control register TGCR 8 H'FFFE42DB 8 Timer dead time data register TCDR 16 H'FFFE42DA 16, 32 Timer dead time data register TCNTS 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4220 16, 32 Timer therefore TCBR 16 H'FFFE4220 16 Timer cycle buffer register TITCR 8 H'FFFE4230 8, 16		Timer start register_5	TSTR_5	8	H'FFFE40B4	8
Timer counter W_5 TCNTW_5 16 H'FFFE40A0 16 Timer general register U_5 TGRU_5 16 H'FFFE4082 16 Timer general register V_5 TGRV_5 16 H'FFFE4092 16 Timer general register W_5 TGRW_5 16 H'FFFE40A2 16 Timer compare match clear register TCNTCMPCLR 8 H'FFFE40B6 8 Timer start register TSTR 8 H'FFFE42B0 8 Timer synchronous register TSYR 8 H'FFFE42B1 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE42B1 8 Timer output master enable register TWER 8 H'FFFE42B4 8 Timer output master enable register TOER 8 H'FFFE42B4 8 Timer output control register TOER 8 H'FFFE42DA 8 Timer output control register TOCR1 8 H'FFFE42DA 8 Timer gate control register TGCR 8 H'FFFE42DA 8 Timer gate control register TCDR 16 H'FFFE42DA 8 Timer cycle control register TCDR 16 H'FFFE42DA 16, 32 Timer dead time data register TDDR 16 H'FFFE42DA 16, 32 Timer cycle buffer register TCBR 16 H'FFFE42DA 8, 16 Timer cycle buffer register TCBR 16 H'FFFE42DA 8, 16 Timer cycle buffer register TCBR 16 H'FFFE42DA 8, 16 Timer cycle buffer register TCBR 16 H'FFFE42DA 8, 16 Timer cycle buffer register TCBR 16 H'FFFE42DA 8, 16 Timer therefore the there is a second and the therefore the th		Timer counter U_5	TCNTU_5	16	H'FFFE4080	16
Timer general register U_5 TGRU_5 16 H'FFFE4082 16 Timer general register V_5 TGRV_5 16 H'FFFE4092 16 Timer general register W_5 TGRW_5 16 H'FFFE40A2 16 Timer compare match clear register TCNTCMPCLR 8 H'FFFE40B6 8 Timer start register TSTR 8 H'FFFE4280 8 Timer synchronous register TSYR 8 H'FFFE4281 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE4282 8 Timer read/write enable register TRWER 8 H'FFFE4284 8 Timer output master enable register TOER 8 H'FFFE420A 8 Timer output control register TOCR1 8 H'FFFE420A 8 Timer output control register 2 TOCR2 8 H'FFFE420F 8 Timer gate control register TGCR 8 H'FFFE420D 8 Timer gate control register TCDR 16 H'FFFE4214 16, 32 Timer dead time data register TDDR 16 H'FFFE4216 16 Timer subcounter TCNTS 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4230 8, 16 Timer cycle buffer register TITCR 8 H'FFFE4231 8 Timer interrupt skipping counter TITCNT 8 H'FFFE4231 8		Timer counter V_5	TCNTV_5	16	H'FFFE4090	16
Timer general register V_5 TGRV_5 16 H'FFFE4092 16 Timer general register W_5 TGRW_5 16 H'FFFE40A2 16 Timer compare match clear register TCNTCMPCLR 8 H'FFFE40B6 8 Timer start register TSTR 8 H'FFFE42B0 8 Timer synchronous register TSYR 8 H'FFFE42B1 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE42B2 8 Timer read/write enable register TRWER 8 H'FFFE42B4 8 Timer output master enable register TOER 8 H'FFFE42B4 8 Timer output control register 1 TOCR1 8 H'FFFE42B4 8, 16 Timer output control register 2 TOCR2 8 H'FFFE42BF 8 Timer gate control register TGCR 8 H'FFFE42D 8 Timer gate control register TCDR 16 H'FFFE42B 16, 32 Timer dead time data register TDDR 16 H'FFFE42B 16 Timer subcounter TCNTS 16 H'FFFE42B 16 Timer cycle buffer register TCBR 16 H'FFFE42B 16 Timer cycle buffer register TCBR 16 H'FFFE42B 16 Timer cycle buffer register TCBR 16 H'FFFE42B 18 Timer cycle buffer register TCBR 16 H'FFFE42B 18 Timer tycle buffer register TCBR 16 H'FFFE42B 18 Timer tycle buffer register TCBR 16 H'FFFE42B 18 Timer tycle buffer register TITCR 8 H'FFFE42B 18 Timer buffer transfer set register TBTER 8 H'FFFE42B 8		Timer counter W_5	TCNTW_5	16	H'FFFE40A0	16
Timer general register W_5 TGRW_5 16 H'FFFE40A2 16 Timer compare match clear register TCNTCMPCLR 8 H'FFFE40B6 8 Timer start register TSTR 8 H'FFFE42B0 8 Timer synchronous register TSYR 8 H'FFFE42B1 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE42B2 8 Timer read/write enable register TCSYSTR 8 H'FFFE42B4 8 Timer output master enable register TOER 8 H'FFFE42B4 8 Timer output control register TOCR1 8 H'FFFE42B4 8 Timer output control register 1 TOCR1 8 H'FFFE42B6 8, 16 Timer gate control register 2 TOCR2 8 H'FFFE42B 8 Timer gate control register TCDR 16 H'FFFE42B 8 Timer cycle control register TCDR 16 H'FFFE42B 16, 32 Timer dead time data register TDDR 16 H'FFFE42B 16 Timer subcounter TCNTS 16 H'FFFE42B 16 Timer cycle buffer register TCBR 16 H'FFFE42B 16 Timer cycle buffer register TCBR 16 H'FFFE42B 16 Timer cycle buffer register TCBR 16 H'FFFE42B 18 Timer tycle buffer register TCBR 16 H'FFFE42B 18 Timer tycle buffer register TITCR 8 H'FFFE42B 8, 16		Timer general register U_5	TGRU_5	16	H'FFFE4082	16
Timer compare match clear register TCNTCMPCLR 8 H'FFFE40B6 8 Timer start register TSTR 8 H'FFFE42B0 8 Timer synchronous register TSYR 8 H'FFFE42B1 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE42B2 8 Timer read/write enable register TRWER 8 H'FFFE42B4 8 Timer output master enable register TOER 8 H'FFFE42B4 8 Timer output control register TOCR1 8 H'FFFE42DA 8 Timer output control register 1 TOCR1 8 H'FFFE42DE 8, 16 Timer gate control register TGCR 8 H'FFFE42DD 8 Timer cycle control register TCDR 16 H'FFFE42DD 8 Timer dead time data register TCDR 16 H'FFFE421A 16, 32 Timer dead time data register TCDR 16 H'FFFE421B 16 Timer cycle buffer register TCBR 16 H'FFFE422D 16, 32 Timer cycle buffer register TCBR 16 H'FFFE423D 8, 16 Timer cycle buffer register TITCR 8 H'FFFE423D 8, 16 Timer interrupt skipping counter TITCNT 8 H'FFFE4231 8 Timer buffer transfer set register TBTER 8 H'FFFE4232 8		Timer general register V_5	TGRV_5	16	H'FFFE4092	16
Timer start register TSTR 8 H'FFFE4280 8 Timer synchronous register TSYR 8 H'FFFE4281 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE4282 8 Timer read/write enable register TRWER 8 H'FFFE4284 8 Timer output master enable register TOER 8 H'FFFE420A 8 Timer output control register 1 TOCR1 8 H'FFFE420E 8, 16 Timer output control register 2 TOCR2 8 H'FFFE420F 8 Timer gate control register TGCR 8 H'FFFE420D 8 Timer cycle control register TCDR 16 H'FFFE4214 16, 32 Timer dead time data register TDDR 16 H'FFFE4216 16 Timer subcounter TCNTS 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4230 8, 16 Timer cycle buffer register TITCR 8 H'FFFE4230 8, 16 Timer interrupt skipping counter TITCNT 8 H'FFFE4231 8 Timer buffer transfer set register TBTER 8 H'FFFE4232 8		Timer general register W_5	TGRW_5	16	H'FFFE40A2	16
Timer synchronous register TSYR 8 H'FFFE4281 8 Timer counter synchronous start register TCSYSTR 8 H'FFFE4282 8 Timer read/write enable register TRWER 8 H'FFFE4284 8 Timer output master enable register TOER 8 H'FFFE420A 8 Timer output control register 1 TOCR1 8 H'FFFE420E 8, 16 Timer output control register 2 TOCR2 8 H'FFFE420F 8 Timer gate control register TGCR 8 H'FFFE420D 8 Timer cycle control register TCDR 16 H'FFFE4214 16, 32 Timer dead time data register TDDR 16 H'FFFE4216 16 Timer subcounter TCNTS 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4220 16 Timer cycle buffer register TITCR 8 H'FFFE4230 8, 16 Timer interrupt skipping counter TITCNT 8 H'FFFE4231 8 Timer buffer transfer set register TBTER 8 H'FFFE4232 8		Timer compare match clear register	TCNTCMPCLR	8	H'FFFE40B6	8
Timer counter synchronous start register TCSYSTR 8 H'FFFE4282 8 Timer read/write enable register TRWER 8 H'FFFE4284 8 Timer output master enable register TOER 8 H'FFFE420A 8 Timer output control register 1 TOCR1 8 H'FFFE420E 8, 16 Timer output control register 2 TOCR2 8 H'FFFE420F 8 Timer gate control register TGCR 8 H'FFFE420D 8 Timer cycle control register TCDR 16 H'FFFE4214 16, 32 Timer dead time data register TDDR 16 H'FFFE4216 16 Timer subcounter TCNTS 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4230 8, 16 Timer cycle buffer register TITCR 8 H'FFFE4231 8 Timer buffer transfer set register TBTER 8 H'FFFE4232 8		Timer start register	TSTR	8	H'FFFE4280	8
Timer read/write enable register TRWER 8 H'FFFE4284 8 Timer output master enable register TOER 8 H'FFFE420A 8 Timer output control register 1 TOCR1 8 H'FFFE420E 8, 16 Timer output control register 2 TOCR2 8 H'FFFE420F 8 Timer gate control register TGCR 8 H'FFFE420D 8 Timer cycle control register TCDR 16 H'FFFE4214 16, 32 Timer dead time data register TDDR 16 H'FFFE4216 16 Timer subcounter TCNTS 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4220 16 Timer cycle buffer register TITCR 8 H'FFFE4230 8, 16 Timer interrupt skipping counter TITCNT 8 H'FFFE4231 8 Timer buffer transfer set register TBTER 8 H'FFFE4232 8		Timer synchronous register	TSYR	8	H'FFFE4281	8
Timer output master enable register TOER 8 H'FFFE420A 8 Timer output control register 1 TOCR1 8 H'FFFE420E 8, 16 Timer output control register 2 TOCR2 8 H'FFFE420F 8 Timer gate control register TGCR 8 H'FFFE420D 8 Timer cycle control register TCDR 16 H'FFFE4214 16, 32 Timer dead time data register TDDR 16 H'FFFE4216 16 Timer subcounter TCNTS 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4220 16 Timer cycle buffer register TITCR 8 H'FFFE4230 8, 16 Timer interrupt skipping counter TITCNT 8 H'FFFE4231 8 Timer buffer transfer set register TBTER 8 H'FFFE4232 8		Timer counter synchronous start register	TCSYSTR	8	H'FFFE4282	8
Timer output control register 1 TOCR1 8 H'FFFE420E 8, 16 Timer output control register 2 TOCR2 8 H'FFFE420F 8 Timer gate control register TGCR 8 H'FFFE420D 8 Timer cycle control register TCDR 16 H'FFFE4214 16, 32 Timer dead time data register TDDR 16 H'FFFE4216 16 Timer subcounter TCNTS 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4222 16 Timer cycle buffer register TITCR 8 H'FFFE4230 8, 16 Timer interrupt skipping counter TITCNT 8 H'FFFE4231 8 Timer buffer transfer set register TBTER 8 H'FFFE4232 8		Timer read/write enable register	TRWER	8	H'FFFE4284	8
Timer output control register 2 TOCR2 8 H'FFFE420F 8 Timer gate control register TGCR 8 H'FFFE420D 8 Timer cycle control register TCDR 16 H'FFFE4214 16, 32 Timer dead time data register TDDR 16 H'FFFE4216 16 Timer subcounter TCNTS 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4222 16 Timer cycle buffer register TITCR 8 H'FFFE4230 8, 16 Timer interrupt skipping counter TITCNT 8 H'FFFE4231 8 Timer buffer transfer set register TBTER 8 H'FFFE4232 8		Timer output master enable register	TOER	8	H'FFFE420A	8
Timer gate control register TGCR 8 H'FFFE420D 8 Timer cycle control register TCDR 16 H'FFFE4214 16, 32 Timer dead time data register TDDR 16 H'FFFE4216 16 Timer subcounter TCNTS 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4222 16 Timer cycle buffer register TITCR 8 H'FFFE4230 8, 16 Timer interrupt skipping counter TITCNT 8 H'FFFE4231 8 Timer buffer transfer set register TBTER 8 H'FFFE4232 8		Timer output control register 1	TOCR1	8	H'FFFE420E	8, 16
Timer cycle control register TCDR 16 H'FFFE4214 16, 32 Timer dead time data register TDDR 16 H'FFFE4216 16 Timer subcounter TCNTS 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4222 16 Timer cycle buffer register TITCR 8 H'FFFE4230 8, 16 Timer interrupt skipping counter TITCNT 8 H'FFFE4231 8 Timer buffer transfer set register TBTER 8 H'FFFE4232 8		Timer output control register 2	TOCR2	8	H'FFFE420F	8
Timer dead time data register TDDR 16 H'FFFE4216 16 Timer subcounter TCNTS 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4222 16 Timer cycle buffer register TITCR 8 H'FFFE4230 8, 16 Timer interrupt skipping counter TITCNT 8 H'FFFE4231 8 Timer buffer transfer set register TBTER 8 H'FFFE4232 8		Timer gate control register	TGCR	8	H'FFFE420D	8
Timer subcounter TCNTS 16 H'FFFE4220 16, 32 Timer cycle buffer register TCBR 16 H'FFFE4222 16 Timer cycle buffer register TITCR 8 H'FFFE4230 8, 16 Timer interrupt skipping counter TITCNT 8 H'FFFE4231 8 Timer buffer transfer set register TBTER 8 H'FFFE4232 8		Timer cycle control register	TCDR	16	H'FFFE4214	16, 32
Timer cycle buffer register TCBR 16 H'FFFE4222 16 Timer cycle buffer register TITCR 8 H'FFFE4230 8, 16 Timer interrupt skipping counter TITCNT 8 H'FFFE4231 8 Timer buffer transfer set register TBTER 8 H'FFFE4232 8		Timer dead time data register	TDDR	16	H'FFFE4216	16
Timer cycle buffer register TITCR 8 H'FFFE4230 8, 16 Timer interrupt skipping counter TITCNT 8 H'FFFE4231 8 Timer buffer transfer set register TBTER 8 H'FFFE4232 8		Timer subcounter	TCNTS	16	H'FFFE4220	16, 32
Timer interrupt skipping counter TITCNT 8 H'FFFE4231 8 Timer buffer transfer set register TBTER 8 H'FFFE4232 8		Timer cycle buffer register	TCBR	16	H'FFFE4222	16
Timer buffer transfer set register TBTER 8 H'FFFE4232 8		Timer cycle buffer register	TITCR	8	H'FFFE4230	8, 16
		Timer interrupt skipping counter	TITCNT	8	H'FFFE4231	8
Timer dead time enable register TDER 8 H'FFFE4234 8		Timer buffer transfer set register	TBTER	8	H'FFFE4232	8
		Timer dead time enable register	TDER	8	H'FFFE4234	8

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
MTU2	Timer waveform control register	TWCR	8	H'FFFE4260	8
	Timer output level buffer register	TOLBR	8	H'FFFE4236	8
MTU2S	Timer control register_3S	TCR_3S	8	H'FFFE4A00	8, 16, 32
	Timer mode register_3S	TMDR_3S	8	H'FFFE4A02	8, 16
	Timer I/O control register H_3S	TIORH_3S	8	H'FFFE4A04	8, 16, 32
	Timer I/O control register L_3S	TIORL_3S	8	H'FFFE4A05	8
	Timer interrupt enable register_3S	TIER_3S	8	H'FFFE4A08	8, 16
	Timer status register_3S	TSR_3S	8	H'FFFE4A2C	8, 16
	Timer counter_3S	TCNT_3S	16	H'FFFE4A10	16, 32
	Timer general register A_3S	TGRA_3S	16	H'FFFE4A18	16, 32
	Timer general register B_3S	TGRB_3S	16	H'FFFE4A1A	16
	Timer general register C_3S	TGRC_3S	16	H'FFFE4A24	16, 32
	Timer general register D_3S	TGRD_3S	16	H'FFFE4A26	16
	Timer buffer operation transfer mode register_3S	TBTM_3S	8	H'FFFE4A38	8, 16
	Timer control register_4S	TCR_4S	8	H'FFFE4A01	8
	Timer mode register_4S	TMDR_4S	8	H'FFFE4A03	8
	Timer I/O control register H_4S	TIORH_4S	8	H'FFFE4A06	8, 16
	Timer I/O control register L_4S	TIORL_4S	8	H'FFFE4A07	8
	Timer interrupt enable register_4S	TIER_4S	8	H'FFFE4A09	8
	Timer status register_4S	TSR_4S	8	H'FFFE4A2D	8
	Timer counter_4S	TCNT_4S	16	H'FFFE4A12	16
	Timer general register A_4S	TGRA_4S	16	H'FFFE4A1C	16, 32
	Timer general register B_4S	TGRB_4S	16	H'FFFE4A1E	16
	Timer general register C_4S	TGRC_4S	16	H'FFFE4A28	16, 32
	Timer general register D_4S	TGRD_4S	16	H'FFFE4A2A	16
	Timer buffer operation transfer mode register_4S	TBTM_4S	8	H'FFFE4A39	8
	Timer A/D converter start request control register S	TADCRS	16	H'FFFE4A40	16
	Timer A/D converter start request cycle set register A_4S	TADCORA_4S	16	H'FFFE4A44	16, 32
	Timer A/D converter start request cycle set register B_4S	TADCORB_4S	16	H'FFFE4A46	16
	Timer A/D converter start request cycle set buffer register A_4S	TADCOBRA_4S	16	H'FFFE4A48	16, 32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
MTU2S	Timer A/D converter start request cycle set buffer register B_4S	TADCOBRB_4S	16	H'FFFE4A4A	16
	Timer control register U_5S	TCRU_5S	8	H'FFFE4884	8
	Timer control register V_5S	TCRV_5S	8	H'FFFE4894	8
	Timer control register W_5S	TCRW_5S	8	H'FFFE48A4	8
	Timer I/O control register U_5S	TIORU_5S	8	H'FFFE4886	8
	Timer I/O control register V_5S	TIORV_5S	8	H'FFFE4896	8
	Timer I/O control register W_5S	TIORW_5S	8	H'FFFE48A6	8
	Timer interrupt enable register_5S	TIER_5S	8	H'FFFE48B2	8
	Timer status register_5S	TSR_5S	8	H'FFFE48B0	8
	Timer start register_5S	TSTR_5S	8	H'FFFE48B4	8
	Timer counter U_5S	TCNTU_5S	16	H'FFFE4880	16, 32
	Timer counter V_5S	TCNTV_5S	16	H'FFFE4890	16, 32
	Timer counter W_5S	TCNTW_5S	16	H'FFFE48A0	16, 32
	Timer general register U_5S	TGRU_5S	16	H'FFFE4882	16
	Timer general register V_5S	TGRV_5S	16	H'FFFE4892	16
	Timer general register W_5S	TGRW_5S	16	H'FFFE48A2	16
	Timer compare match clear register S	TCNTCMPCLRS	8	H'FFFE48B6	8
	Timer start register S	TSTRS	8	H'FFFE4A80	8, 16
	Timer synchronous register S	TSYRS	8	H'FFFE4A81	8
	Timer read/write enable register S	TRWERS	8	H'FFFE4A84	8
	Timer output master enable register S	TOERS	8	H'FFFE4A0A	8
	Timer output control register 1S	TOCR1S	8	H'FFFE4A0E	8, 16
	Timer output control register 2S	TOCR2S	8	H'FFFE4A0F	8
	Timer gate control register S	TGCRS	8	H'FFFE4A0D	8
	Timer cycle control register S	TCDRS	16	H'FFFE4A14	16, 32
	Timer dead time data register S	TDDRS	16	H'FFFE4A16	16
	Timer subcounter S	TCNTSS	16	H'FFFE4A20	16, 32
	Timer cycle buffer register S	TCBRS	16	H'FFFE4A22	16
	Timer interrupt skipping set register S	TITCRS	8	H'FFFE4A30	8, 16
	Timer interrupt skipping counter S	TITCNTS	8	H'FFFE4A31	8
	Timer buffer transfer set register S	TBTERS	8	H'FFFE4A32	8
	Timer dead time enable register S	TDERS	8	H'FFFE4A34	8
	Timer synchronous clear register S	TSYCRS	8	H'FFFE4A50	8

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
MTU2S	Timer waveform control register S	TWCRS	8	H'FFFE4A60	8
	Timer output level buffer register S	TOLBRS	8	H'FFFE4A36	8
POE2	Input level control/status register 1	ICSR1	16	H'FFFE5000	16
	Output level control/status register 1	OCSR1	16	H'FFFE5002	16
	Input level control/status register 2	ICSR2	16	H'FFFE5004	16
	Output level control/status register 2	OCSR2	16	H'FFFE5006	16
	Input level control/status register 3	ICSR3	16	H'FFFE5008	16
	Software port output enable register	SPOER	8	H'FFFE500A	8
	Port output enable control register 1	POECR1	8	H'FFFE500B	8
	Port output enable control register 2	POECR2	16	H'FFFE500C	16
CMT	Compare match timer start register	CMSTR	16	H'FFFEC000	16
	Compare match timer control/status register_0	CMCSR_0	16	H'FFFEC002	16
	Compare match counter_0	CMCNT_0	16	H'FFFEC004	16
	Compare match constant register_0	CMCOR_0	16	H'FFFEC006	16
	Compare match timer control/status register_1	CMCSR_1	16	H'FFFEC008	16
	Compare match counter_1	CMCNT_1	16	H'FFFEC00A	16
	Compare match constant register_1	CMCOR_1	16	H'FFFEC00C	16
WDT	Watchdog timer control/status register	WTCSR	16	H'FFFE0000	*
	Watchdog timer counter	WTCNT	16	H'FFFE0002	*
	Watchdog reset control/status register	WRCSR	16	H'FFFE0004	*
SCI	Serial mode register_0	SCSMR_0	8	H'FFFF8000	8
(channel 0)	Bit rate register_0	SCBRR_0	8	H'FFFF8002	8
	Serial control register_0	SCSCR_0	8	H'FFFF8004	8
	Transmit data register_0	SCTDR_0	8	H'FFFF8006	8
	Serial status register_0	SCSSR_0	8	H'FFFF8008	8
	Receive data register_0	SCRDR_0	8	H'FFFF800A	8
	Serial direction control register_0	SCSDCR_0	8	H'FFFF800C	8
	Serial port register_0	SCSPTR_0	8	H'FFFF800E	8
SCI	Serial mode register_1	SCSMR_1	8	H'FFFF8800	8
(channel 1)	Bit rate register_1	SCBRR_1	8	H'FFFF8802	8
	Serial control register_1	SCSCR_1	8	H'FFFF8804	8

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
SCI	Transmit data register_1	SCTDR_1	8	H'FFFF8806	8
(channel 1)	Serial status register_1	SCSSR_1	8	H'FFFF8808	8
	Receive data register_1	SCRDR_1	8	H'FFFF880A	8
	Serial direction control register_1	SCSDCR_1	8	H'FFFF880C	8
	Serial port register_1	SCSPTR_1	8	H'FFFF880E	8
SCI	Serial mode register_2	SCSMR_2	8	H'FFFF9000	8
(channel 2)	Bit rate register_2	SCBRR_2	8	H'FFFF9002	8
	Serial control register_2	SCSCR_2	8	H'FFFF9004	8
	Transmit data register_2	SCTDR_2	8	H'FFFF9006	8
	Serial status register_2	SCSSR_2	8	H'FFFF9008	8
	Receive data register_2	SCRDR_2	8	H'FFFF900A	8
	Serial direction control register_2	SCSDCR_2	8	H'FFFF900C	8
	Serial port register_2	SCSPTR_2	8	H'FFFF900E	8
SCI	Serial mode register_4	SCSMR_4	8	H'FFFFA000	8
(channel 4)	Bit rate register_4	SCBRR_4	8	H'FFFFA002	8
	Serial control register_4	SCSCR_4	8	H'FFFFA004	8
	Transmit data register_4	SCTDR_4	8	H'FFFFA006	8
	Serial status register_4	SCSSR_4	8	H'FFFFA008	8
	Receive data register_4	SCRDR_4	8	H'FFFFA00A	8
	Serial direction control register_4	SCSDCR_4	8	H'FFFFA00C	8
	Serial port register_4	SCSPTR_4	8	H'FFFFA00E	8
SCIF	Serial mode register_3	SCSMR_3	16	H'FFFE9800	16
	Bit rate register_3	SCBRR_3	8	H'FFFE9804	8
	Serial control register_3	SCSCR_3	16	H'FFFE9808	16
	Transmit FIFO data register_3	SCFTDR_3	8	H'FFFE980C	8
	Serial status register_3	SCFSR_3	16	H'FFFE9810	16
	Receive FIFO data register_3	SCFRDR_3	8	H'FFFE9814	8
	FIFO control register_3	SCFCR_3	16	H'FFFE9818	16
	FIFO data count register_3	SCFDR_3	16	H'FFFE981C	16
	Serial port register_3	SCSPTR_3	16	H'FFFE9820	16
	Line status register_3	SCLSR_3	16	H'FFFE9824	16
	Serial expanded mode register	SCSEMR_3	8	H'FFFE9900	8
SSU	SS control register H	SSCRH	8	H'FFFFB000	8, 16
	SS control register L	SSCRL	8	H'FFFFB001	8

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
SSU	SS mode register	SSMR	8	H'FFFFB002	8, 16
	SS enable register	SSER	8	H'FFFFB003	8
	SS status register	SSSR	8	H'FFFFB004	8, 16
	SS control register 2	SSCR2	8	H'FFFFB005	8
	SS transmit data register 0	SSTDR0	8	H'FFFFB006	8, 16
	SS transmit data register 1	SSTDR1	8	H'FFFFB007	8
	SS transmit data register 2	SSTDR2	8	H'FFFFB008	8, 16
	SS transmit data register 3	SSTDR3	8	H'FFFFB009	8
	SS receive data register 0	SSRDR0	8	H'FFFFB00A	8, 16
	SS receive data register 1	SSRDR1	8	H'FFFFB00B	8
	SS receive data register 2	SSRDR2	8	H'FFFFB00C	8, 16
	SS receive data register 3	SSRDR3	8	H'FFFFB00D	8
IIC3	I ² C bus control register 1	ICCR1	8	H'FFFEE000	8
	I ² C bus control register 2	ICCR2	8	H'FFFEE001	8
	I ² C bus mode register	ICMR	8	H'FFFEE002	8
	I ² C bus interrupt enable register	ICIER	8	H'FFFEE003	8
	I ² C bus status register	ICSR	8	H'FFFEE004	8
	Slave address register	SAR	8	H'FFFEE005	8
	I ² C bus transmit data register	ICDRT	8	H'FFFEE006	8
	I ² C bus receive data register	ICDRR	8	H'FFFEE007	8
	NF2CYC register	NF2CYC	8	H'FFFEE008	8
ADC	A/D control register_0	ADCR_0	8	H'FFFFE800	8
	A/D status register_0	ADSR_0	8	H'FFFFE802	8
	A/D start trigger select register_0	ADSTRGR_0	8	H'FFFFE81C	8
	A/D analog input channel select register_0	ADANSR_0	8	H'FFFFE820	8
	A/D bypass control register_0	ADBYPSCR_0	8	H'FFFFE830	8
	A/D data register 0	ADDR0	16	H'FFFFE840	16
	A/D data register 1	ADDR1	16	H'FFFFE842	16
	A/D data register 2	ADDR2	16	H'FFFFE844	16
	A/D data register 3	ADDR3	16	H'FFFFE846	16
	A/D control register_1	ADCR_1	8	H'FFFFEC00	8
	A/D control register_1	ADSR_1	8	H'FFFFEC02	8
	A/D start trigger select register_1	ADSTRGR_1	8	H'FFFFEC1C	8

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
ADC	A/D analog input channel select register_1	ADANSR_1	8	H'FFFFEC20	8
	A/D bypass control register_1	ADBYPSCR_1	8	H'FFFFEC30	8
	A/D data register 4	ADDR4	16	H'FFFFEC40	16
	A/D data register 5	ADDR5	16	H'FFFFEC42	16
	A/D data register 6	ADDR6	16	H'FFFFEC44	16
	A/D data register 7	ADDR7	16	H'FFFFEC46	16
	A/D control register_2	ADCR_2	8	H'FFFFEE00	8
	A/D status register_2	ADSR_2	8	H'FFFFEE02	8
	A/D start trigger select register_2	ADSTRGR_2	8	H'FFFFEE1C	8
	A/D analog input channel select register_2	ADANSR_2	8	H'FFFFEE20	8
	A/D bypass control register_2	ADBYPSCR_2	8	H'FFFFEE30	8
	A/D data register 8	ADDR8	16	H'FFFFEE40	16
	A/D data register 9	ADDR9	16	H'FFFFEE42	16
	A/D data register 10	ADDR10	16	H'FFFFEE44	16
	A/D data register 11	ADDR11	16	H'FFFFEE46	16
DAC	D/A data register 0	DADR0	8	H'FFFE6800	8, 16
	D/A data register 1	DADR1	8	H'FFFE6801	8, 16
	D/A control register	DACR	8	H'FFFE6802	8, 16
RCAN-ET	Master control register	MCR	16	H'FFFFD000	16
	General control register	GSR	16	H'FFFFD002	16
	Bit configuration register 1	BCR1	16	H'FFFFD004	16
	Bit configuration register 0	BCR0	16	H'FFFFD006	16
	Interrupt request register	IRR	16	H'FFFFD008	16
	Interrupt mask register	IMR	16	H'FFFFD00A	16
	Transmit error counter/Receive error counter	TEC/REC	16	H'FFFFD00C	16
	Transmit wait register 1, 0	TXPR1, 0	32	H'FFFFD020	32
	Transmit cancel register 0	TXCR0	16	H'FFFFD02A	16
	Transmit acknowledge register 0	TXACK0	16	H'FFFFD032	16
	Abort acknowledge register 0	ABACK0	16	H'FFFFD03A	16
	Data frame receive completion register	RXPR0	16	H'FFFFD042	16
	Remote frame receive completion register	RFPR0	16	H'FFFFD04A	16

Module Name	Register Name		Abbreviation	Number of Bits	Address	Access Size
RCAN-ET	Mailbox inter	rupt mask register 0	MBIMR0	16	H'FFFFD052	16
	Unread mess	sage status register 0	UMSR0	16	H'FFFFD05A	16
	MB[0].	CONTROL0H	_	16	H'FFFFD100	16, 32
		CONTROL0L	_	16	H'FFFFD102	16
		LAFMH	_	16	H'FFFFD104	16, 32
		LAFML	_	16	H'FFFFD106	16
		MSG_DATA[0]	_	8	H'FFFFD108	8, 16, 32
		MSG_DATA[1]	_	8	H'FFFFD109	8
		MSG_DATA[2]	_	8	H'FFFFD10A	8, 16
		MSG_DATA[3]	_	8	H'FFFFD10B	8
		MSG_DATA[4]	_	8	H'FFFFD10C	8, 16, 32
		MSG_DATA[5]	_	8	H'FFFFD10D	8
		MSG_DATA[6]	_	8	H'FFFFD10E	8, 16
		MSG_DATA[7]	_	8	H'FFFFD10F	8
		CONTROL1H	_	8	H'FFFFD110	8, 16
		CONTROL1L	_	8	H'FFFFD111	8
	MB[1].	CONTROL0H	_	16	H'FFFFD120	16, 32
		CONTROL0L	_	16	H'FFFFD122	16
		LAFMH	_	16	H'FFFFD124	16, 32
		LAFML	_	16	H'FFFFD126	16
		MSG_DATA[0]	_	8	H'FFFFD128	8, 16, 32
		MSG_DATA[1]	_	8	H'FFFFD129	8
		MSG_DATA[2]	_	8	H'FFFFD12A	8, 16
		MSG_DATA[3]	_	8	H'FFFFD12B	8
		MSG_DATA[4]	_	8	H'FFFFD12C	8, 16, 32
		MSG_DATA[5]	_	8	H'FFFFD12D	8
		MSG_DATA[6]	_	8	H'FFFFD12E	8, 16
		MSG_DATA[7]	_	8	H'FFFFD12F	8
		CONTROL1H	_	8	H'FFFFD130	8, 16
	-	CONTROL1L	_	8	H'FFFFD131	8

RCAN-ET M	МВ[2].	CONTROLOH CONTROLOL LAFMH LAFML MSG_DATA[0]		16 16 16	H'FFFFD140 H'FFFFD142 H'FFFFD144	16, 32 16
		LAFMH LAFML	_ _ _	16		
		LAFML			H'FFFFD144	
			_			16, 32
		MSG_DATA[0]		16	H'FFFFD146	16
			_	8	H'FFFFD148	8, 16, 32
		MSG_DATA[1]	_	8	H'FFFFD149	8
		MSG_DATA[2]	_	8	H'FFFFD14A	8, 16
	•	MSG_DATA[3]	_	8	H'FFFFD14B	8
	•	MSG_DATA[4]	_	8	H'FFFFD14C	8, 16, 32
	•	MSG_DATA[5]	_	8	H'FFFFD14D	8
	•	MSG_DATA[6]	_	8	H'FFFFD14E	8, 16
	•	MSG_DATA[7]	_	8	H'FFFFD14F	8
	•	CONTROL1H	_	8	H'FFFFD150	8, 16
	•	CONTROL1L	_	8	H'FFFFD151	8
N	ИВ[3].	CONTROL0H	_	16	H'FFFFD160	16, 32
	•	CONTROL0L	_	16	H'FFFFD162	16
	•	LAFMH	_	16	H'FFFFD164	16, 32
	•	LAFML	_	16	H'FFFFD166	16
	•	MSG_DATA[0]	_	8	H'FFFFD168	8, 16, 32
	•	MSG_DATA[1]	_	8	H'FFFFD169	8
	•	MSG_DATA[2]	_	8	H'FFFFD16A	8, 16
	•	MSG_DATA[3]	_	8	H'FFFFD16B	8
	•	MSG_DATA[4]	_	8	H'FFFFD16C	8, 16, 32
	•	MSG_DATA[5]	_	8	H'FFFFD16D	8
	•	MSG_DATA[6]	_	8	H'FFFFD16E	8, 16
	•	MSG_DATA[7]	_	8	H'FFFFD16F	8
	•	CONTROL1H	_	8	H'FFFFD170	8, 16
	·	CONTROL1L		8	H'FFFFD171	8

Module Name	Register Na	nme	Abbreviation	Number of Bits	Address	Access Size
RCAN-ET	MB[4].	CONTROL0H	_	16	H'FFFFD180	16, 32
		CONTROL0L	_	16	H'FFFFD182	16
		LAFMH	_	16	H'FFFFD184	16, 32
		LAFML	_	16	H'FFFFD186	16
		MSG_DATA[0]	_	8	H'FFFFD188	8, 16, 32
		MSG_DATA[1]	_	8	H'FFFFD189	8
		MSG_DATA[2]	_	8	H'FFFFD18A	8, 16
		MSG_DATA[3]	_	8	H'FFFFD18B	8
		MSG_DATA[4]	_	8	H'FFFFD18C	8, 16, 32
		MSG_DATA[5]	_	8	H'FFFFD18D	8
		MSG_DATA[6]	_	8	H'FFFFD18E	8, 16
		MSG_DATA[7]	_	8	H'FFFFD18F	8
		CONTROL1H	_	8	H'FFFFD190	8, 16
		CONTROL1L	_	8	H'FFFFD191	8
	MB[5].	CONTROL0H	_	16	H'FFFFD1A0	16, 32
		CONTROL0L	_	16	H'FFFFD1A2	16
		LAFMH	_	16	H'FFFFD1A4	16, 32
		LAFML	_	16	H'FFFFD1A6	16
		MSG_DATA[0]	_	8	H'FFFFD1A8	8, 16, 32
		MSG_DATA[1]	_	8	H'FFFFD1A9	8
		MSG_DATA[2]	_	8	H'FFFFD1AA	8, 16
		MSG_DATA[3]	_	8	H'FFFFD1AB	8
		MSG_DATA[4]	_	8	H'FFFFD1AC	8, 16, 32
		MSG_DATA[5]	_	8	H'FFFFD1AD	8
		MSG_DATA[6]	_	8	H'FFFFD1AE	8, 16
		MSG_DATA[7]	_	8	H'FFFFD1AF	8
		CONTROL1H	_	8	H'FFFFD1B0	8, 16
		CONTROL1L	_	8	H'FFFFD1B1	8
		-		—	-	

MSG_DATA[1] — 8 H'FFFD1C9 8 MSG_DATA[2] — 8 H'FFFD1CA 8, 16 MSG_DATA[3] — 8 H'FFFD1CB 8 MSG_DATA[4] — 8 H'FFFD1CC 8, 16, 3 MSG_DATA[5] — 8 H'FFFD1CD 8 MSG_DATA[6] — 8 H'FFFD1CE 8, 16 MSG_DATA[7] — 8 H'FFFD1CF 8 CONTROL1H — 8 H'FFFD1D0 8, 16 CONTROL0H — 16 H'FFFD1E0 16, 32 CONTROL0L — 16 H'FFFD1E0 16, 32 LAFML — 16 H'FFFD1E0 16 MSG_DATA[0] — 8 H'FFFD1E0 16 MSG_DATA[1] — 8 H'FFFD1E0 16 MSG_DATA[2] — 8 H'FFFD1E0 8, 16, 3 MSG_DATA[2] — 8 H'FFFD1E0 8, 16, 3 MSG_DATA[3] — 8 H'FFFD1E0 8, 16, 3 MSG_DATA[4] — 8 H'FFFD1E0 8, 16, 3 MSG_DATA[5] — 8 H'FFFD1E0 8, 16, 3 MSG_DATA[6] — 8 H'FFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFD1EE 8, 16	Module Name	Register Na	me	Abbreviation	Number of Bits	Address	Access Size
LAFMH — 16 H'FFFD1C4 16, 32 LAFML — 16 H'FFFD1C6 16 MSG_DATA[0] — 8 H'FFFFD1C8 8, 16, 3 MSG_DATA[1] — 8 H'FFFFD1C8 8, 16, 3 MSG_DATA[2] — 8 H'FFFFD1C8 8 MSG_DATA[3] — 8 H'FFFFD1C8 8 MSG_DATA[4] — 8 H'FFFFD1C8 8, 16, 3 MSG_DATA[5] — 8 H'FFFFD1C8 8, 16, 3 MSG_DATA[6] — 8 H'FFFFD1C8 8, 16 MSG_DATA[7] — 16 H'FFFFD1C8 16, 32 CONTROL1L — 16 H'FFFFD1C9 16, 32 CONTROLOL — 16 H'FFFD1C9 16, 32 LAFML — 16 H'FFFD1C9 16 MSG_DATA[0] — 8 H'FFFD1C8 8, 16, 3 MSG_DATA[1] — 8 H'FFFD1C8 8, 16, 3 MSG_DATA[1] — 8 H'FFFD1C8 8, 16, 3 MSG_DATA[1] — 8 H'FFFD1C8 8, 16, 3 MSG_DATA[2] — 8 H'FFFD1C8 8, 16, 3 MSG_DATA[3] — 8 H'FFFD1C8 8, 16, 3 MSG_DATA[6] — 8 H'FFFD1C8 8, 16, 3 MSG_DATA[6] — 8 H'FFFD1C8 8, 16, 3 MSG_DATA[7] — 8 H'FFFD1C8 8, 16, 3	RCAN-ET	MB[6].	CONTROL0H	_	16	H'FFFFD1C0	16, 32
LAFML — 16 H*FFFFD1C6 16 MSG_DATA[0] — 8 H*FFFFD1C8 8, 16, 3 MSG_DATA[1] — 8 H*FFFFD1C9 8 MSG_DATA[2] — 8 H*FFFFD1CA 8, 16 MSG_DATA[3] — 8 H*FFFFD1CB 8 MSG_DATA[4] — 8 H*FFFFD1CB 8 MSG_DATA[5] — 8 H*FFFFD1CB 8, 16, 3 MSG_DATA[6] — 8 H*FFFFD1CB 8, 16 MSG_DATA[7] — 8 H*FFFFD1CB 8, 16 CONTROL1H — 8 H*FFFFD1D0 8, 16 CONTROL0H — 16 H*FFFFD1D1 8, 16 LAFMH — 16 H*FFFFD1E2 16 MSG_DATA[0] — 8 H*FFFFD1E3 8, 16, 32 LAFML — 16 H*FFFFD1E3 8, 16, 32 MSG_DATA[1] — 8 H*FFFFD1E3 8, 16, 32 MSG_DATA[2] — 8 H*FFFFD1E3 8, 16, 33 MSG_DATA[3] — 8 H*FFFFD1E3 8, 16, 33 MSG_DATA[4] — 8 H*FFFFD1E3 8, 16, 33 MSG_DATA[5] — 8 H*FFFFD1E5 8, 16, 33 MSG_DATA[6] — 8 H*FFFFD1E5 8, 16, 33 MSG_DATA[7] — 8 H*FFFFD1E5 8, 16, 33 MSG_DATA[7] — 8 H*FFFFD1E5 8, 16, 33			CONTROL0L	_	16	H'FFFFD1C2	16
MSG_DATA[0] — 8 HFFFFD1C8 8, 16, 3 MSG_DATA[1] — 8 HFFFFD1C9 8 MSG_DATA[2] — 8 HFFFFD1CA 8, 16 MSG_DATA[3] — 8 HFFFFD1CB 8 MSG_DATA[4] — 8 HFFFFD1CC 8, 16, 3 MSG_DATA[5] — 8 HFFFFD1CD 8 MSG_DATA[6] — 8 HFFFFD1CE 8, 16 MSG_DATA[7] — 8 HFFFFD1CE 8 CONTROL1H — 8 HFFFFD1D0 8, 16 CONTROL0L — 16 HFFFFD1E0 16, 32 CONTROLOL — 16 HFFFFD1E2 16 LAFMH — 16 HFFFFD1E2 16 LAFML — 16 HFFFFD1E6 16 MSG_DATA[0] — 8 HFFFFD1E8 8, 16, 3 MSG_DATA[2] — 8 HFFFFD1EB 8 MSG_DATA[6]			LAFMH	_	16	H'FFFFD1C4	16, 32
MSG_DATA[1] — 8 H'FFFFD1C9 8 MSG_DATA[2] — 8 H'FFFFD1CA 8, 16 MSG_DATA[3] — 8 H'FFFFD1CB 8 MSG_DATA[4] — 8 H'FFFD1CC 8, 16, 3 MSG_DATA[5] — 8 H'FFFD1CD 8 MSG_DATA[6] — 8 H'FFFD1CE 8, 16 MSG_DATA[7] — 8 H'FFFD1CE 8, 16 CONTROL1H — 8 H'FFFD1D1 8 MB[7]. CONTROLOH — 16 H'FFFD1E0 16, 32 CONTROLOL — 16 H'FFFD1E2 16 LAFMH — 16 H'FFFD1E2 16 LAFML — 16 H'FFFD1E6 16 MSG_DATA[0] — 8 H'FFFD1E6 16 MSG_DATA[2] — 8 H'FFFD1E8 8, 16, 3 MSG_DATA[3] — 8 H'FFFD1EC 8, 16, 3			LAFML	_	16	H'FFFFD1C6	16
MSG_DATA[2] — 8 H'FFFFD1CA 8, 16 MSG_DATA[3] — 8 H'FFFFD1CB 8 MSG_DATA[4] — 8 H'FFFFD1CC 8, 16, 3 MSG_DATA[5] — 8 H'FFFFD1CD 8 MSG_DATA[6] — 8 H'FFFFD1CE 8, 16 MSG_DATA[7] — 8 H'FFFFD1CF 8 CONTROL1H — 8 H'FFFFD1D 8, 16 CONTROL1L — 8 H'FFFFD1D 16, 32 CONTROLOH — 16 H'FFFFD1E0 16, 32 CONTROLOL — 16 H'FFFFD1E0 16, 32 LAFML — 16 H'FFFFD1E0 16 MSG_DATA[0] — 8 H'FF			MSG_DATA[0]	_	8	H'FFFFD1C8	8, 16, 32
MSG_DATA[3] — 8 H'FFFFD1CB 8 MSG_DATA[4] — 8 H'FFFFD1CC 8, 16, 3 MSG_DATA[5] — 8 H'FFFFD1CD 8 MSG_DATA[6] — 8 H'FFFFD1CE 8, 16 MSG_DATA[7] — 8 H'FFFFD1CF 8 CONTROL1H — 8 H'FFFFD1D0 8, 16 CONTROL0L — 16 H'FFFFD1D0 16, 32 CONTROL0L — 16 H'FFFFD1E2 16 LAFMH — 16 H'FFFFD1E4 16, 32 LAFML — 16 H'FFFFD1E5 16 MSG_DATA[0] — 8 H'FFFFD1E8 8, 16, 3 MSG_DATA[1] — 8 H'FFFFD1E8 8, 16, 3 MSG_DATA[2] — 8 H'FFFFD1EB 8 MSG_DATA[3] — 8 H'FFFFD1EB 8 MSG_DATA[4] — 8 H'FFFFD1EC 8, 16, 3 MSG_DATA[6] — 8 H'FFFFD1EB 8, 16, 3 MSG_DATA[6] — 8 H'FFFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFFD1EE 8, 16			MSG_DATA[1]	_	8	H'FFFFD1C9	8
MSG_DATA[4] — 8 H'FFFFD1CC 8, 16, 3 MSG_DATA[5] — 8 H'FFFFD1CD 8 MSG_DATA[6] — 8 H'FFFFD1CE 8, 16 MSG_DATA[7] — 8 H'FFFFD1CF 8 CONTROL1H — 8 H'FFFFD1D0 8, 16 CONTROL1L — 8 H'FFFFD1D1 8 MB[7]. CONTROLOH — 16 H'FFFFD1E0 16, 32 CONTROLOL — 16 H'FFFFD1E2 16 LAFMH — 16 H'FFFFD1E4 16, 32 LAFML — 16 H'FFFFD1E6 16 MSG_DATA[0] — 8 H'FFFFD1E8 8, 16, 3 MSG_DATA[1] — 8 H'FFFFD1E8 8, 16, 3 MSG_DATA[2] — 8 H'FFFFD1EB 8 MSG_DATA[3] — 8 H'FFFFD1EB 8 MSG_DATA[4] — 8 H'FFFFD1ED 8 MSG_DATA[6] — 8 H'FFFFD1ED 8 MSG_DATA[7] — 8 H'FFFFD1E 8, 16, 30 MSG_DATA[7] — 8 H'FFFFD1E 8, 16 MSG_DATA[7] — 8 H'FFFFD1E 8, 16			MSG_DATA[2]	_	8	H'FFFFD1CA	8, 16
MSG_DATA[5] — 8 H'FFFD1CD 8 MSG_DATA[6] — 8 H'FFFD1CE 8, 16 MSG_DATA[7] — 8 H'FFFFD1CF 8 CONTROL1H — 8 H'FFFFD1D0 8, 16 CONTROL1L — 8 H'FFFFD1D1 8 MB[7]. CONTROLOH — 16 H'FFFFD1E0 16, 32 CONTROLOL — 16 H'FFFFD1E2 16 LAFMH — 16 H'FFFFD1E4 16, 32 LAFML — 16 H'FFFFD1E4 16, 32 LAFML — 16 H'FFFFD1E4 16, 32 LAFML — 16 H'FFFFD1E6 16 MSG_DATA[0] — 8 H'FFFFD1E8 8, 16, 3 MSG_DATA[2] — 8 H'FFFFD1EA 8, 16, 3 MSG_DATA[4] — 8 H'FFFFD1EB 8 MSG_DATA[6] — 8 H'FFFFD1EF 8			MSG_DATA[3]	_	8	H'FFFFD1CB	8
MSG_DATA[6] — 8 H'FFFFD1CE 8, 16 MSG_DATA[7] — 8 H'FFFFD1CF 8 CONTROL1H — 8 H'FFFFD1D0 8, 16 CONTROL1L — 8 H'FFFFD1D1 8 MB[7]. CONTROL0H — 16 H'FFFFD1E0 16, 32 CONTROL0L — 16 H'FFFFD1E2 16 LAFMH — 16 H'FFFFD1E4 16, 32 LAFML — 16 H'FFFFD1E6 16 MSG_DATA[0] — 8 H'FFFFD1E8 8, 16, 3 MSG_DATA[2] — 8 H'FFFFD1EA 8, 16 MSG_DATA[3] — 8 H'FFFFD1EB 8 MSG_DATA[4] — 8 H'FFFFD1EC 8, 16, 3 MSG_DATA[5] — 8 H'FFFFD1ED 8 MSG_DATA[6] — 8 H'FFFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFFD1EE 8, 16			MSG_DATA[4]	_	8	H'FFFFD1CC	8, 16, 32
MSG_DATA[7] — 8 H'FFFD1CF 8 CONTROL1H — 8 H'FFFD1D0 8, 16 CONTROL0L — 8 H'FFFFD1D1 8 MB[7]. CONTROL0H — 16 H'FFFFD1E0 16, 32 CONTROL0L — 16 H'FFFFD1E2 16 LAFMH — 16 H'FFFFD1E4 16, 32 LAFML — 16 H'FFFFD1E8 8, 16, 3 MSG_DATA[0] — 8 H'FFFFD1E8 8, 16, 3 MSG_DATA[1] — 8 H'FFFFD1EA 8, 16 MSG_DATA[2] — 8 H'FFFFD1EB 8 MSG_DATA[3] — 8 H'FFFFD1EC 8, 16, 3 MSG_DATA[4] — 8 H'FFFFD1EC 8, 16, 3 MSG_DATA[5] — 8 H'FFFFD1ED 8 MSG_DATA[6] — 8 H'FFFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFFD1EF 8 CONTROL1H — 8 H'FFFFD1EF 8			MSG_DATA[5]	_	8	H'FFFFD1CD	8
CONTROL1H — 8 H'FFFD1D0 8, 16 CONTROL1L — 8 H'FFFFD1D1 8 MB[7]. CONTROL0H — 16 H'FFFFD1E0 16, 32 CONTROL0L — 16 H'FFFFD1E2 16 LAFMH — 16 H'FFFFD1E4 16, 32 LAFML — 16 H'FFFFD1E6 16 MSG_DATA[0] — 8 H'FFFFD1E8 8, 16, 3 MSG_DATA[1] — 8 H'FFFFD1E9 8 MSG_DATA[2] — 8 H'FFFFD1EA 8, 16 MSG_DATA[3] — 8 H'FFFFD1EB 8 MSG_DATA[4] — 8 H'FFFFD1ED 8 MSG_DATA[5] — 8 H'FFFFD1ED 8 MSG_DATA[6] — 8 H'FFFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFFD1EF 8 CONTROL1H — 8 H'FFFFD1EF 8			MSG_DATA[6]	_	8	H'FFFFD1CE	8, 16
CONTROL1L — 8 H'FFFFD1D1 8 MB[7]. CONTROL0H — 16 H'FFFFD1E0 16, 32 CONTROL0L — 16 H'FFFFD1E2 16 LAFMH — 16 H'FFFFD1E4 16, 32 LAFML — 16 H'FFFFD1E6 16 MSG_DATA[0] — 8 H'FFFFD1E8 8, 16, 3 MSG_DATA[1] — 8 H'FFFFD1E9 8 MSG_DATA[2] — 8 H'FFFFD1EB 8 MSG_DATA[3] — 8 H'FFFFD1EC 8, 16, 3 MSG_DATA[4] — 8 H'FFFFD1ED 8 MSG_DATA[6] — 8 H'FFFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFFD1EF 8 CONTROL1H — 8 H'FFFFD1F0 8, 16			MSG_DATA[7]	_	8	H'FFFFD1CF	8
MB[7]. CONTROLOH — 16 H'FFFFD1E0 16, 32 CONTROLOL — 16 H'FFFFD1E2 16 LAFMH — 16 H'FFFFD1E4 16, 32 LAFML — 16 H'FFFFD1E6 16 MSG_DATA[0] — 8 H'FFFFD1E8 8, 16, 3 MSG_DATA[1] — 8 H'FFFFD1E9 8 MSG_DATA[2] — 8 H'FFFFD1EA 8, 16 MSG_DATA[3] — 8 H'FFFFD1EB 8 MSG_DATA[4] — 8 H'FFFFD1ED 8 MSG_DATA[6] — 8 H'FFFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFFD1EE 8 CONTROL1H — 8 H'FFFFD1F0 8, 16			CONTROL1H	_	8	H'FFFFD1D0	8, 16
CONTROLOL — 16 H'FFFFD1E2 16 LAFMH — 16 H'FFFFD1E4 16, 32 LAFML — 16 H'FFFFD1E6 16 MSG_DATA[0] — 8 H'FFFFD1E8 8, 16, 3 MSG_DATA[1] — 8 H'FFFFD1E9 8 MSG_DATA[2] — 8 H'FFFFD1EA 8, 16 MSG_DATA[3] — 8 H'FFFFD1EB 8 MSG_DATA[4] — 8 H'FFFFD1EC 8, 16, 3 MSG_DATA[5] — 8 H'FFFFD1ED 8 MSG_DATA[6] — 8 H'FFFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFFD1EF 8 CONTROL1H — 8 H'FFFFD1FO 8, 16			CONTROL1L	_	8	H'FFFFD1D1	8
LAFMH — 16 H'FFFFD1E4 16, 32 LAFML — 16 H'FFFFD1E6 16 MSG_DATA[0] — 8 H'FFFFD1E8 8, 16, 3 MSG_DATA[1] — 8 H'FFFFD1E9 8 MSG_DATA[2] — 8 H'FFFFD1EA 8, 16 MSG_DATA[3] — 8 H'FFFFD1EB 8 MSG_DATA[4] — 8 H'FFFFD1EC 8, 16, 3 MSG_DATA[5] — 8 H'FFFFD1ED 8 MSG_DATA[6] — 8 H'FFFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFFD1EF 8 CONTROL1H — 8 H'FFFFD1F0 8, 16		MB[7].	CONTROL0H	_	16	H'FFFFD1E0	16, 32
LAFML — 16 H'FFFFD1E6 16 MSG_DATA[0] — 8 H'FFFFD1E8 8, 16, 3 MSG_DATA[1] — 8 H'FFFFD1E9 8 MSG_DATA[2] — 8 H'FFFFD1EA 8, 16 MSG_DATA[3] — 8 H'FFFFD1EB 8 MSG_DATA[4] — 8 H'FFFFD1EC 8, 16, 3 MSG_DATA[5] — 8 H'FFFFD1ED 8 MSG_DATA[6] — 8 H'FFFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFFD1EF 8 CONTROL1H — 8 H'FFFFD1F0 8, 16			CONTROL0L	_	16	H'FFFFD1E2	16
MSG_DATA[0] — 8 H'FFFFD1E8 8, 16, 3 MSG_DATA[1] — 8 H'FFFFD1E9 8 MSG_DATA[2] — 8 H'FFFFD1EA 8, 16 MSG_DATA[3] — 8 H'FFFFD1EB 8 MSG_DATA[4] — 8 H'FFFFD1EC 8, 16, 3 MSG_DATA[5] — 8 H'FFFFD1ED 8 MSG_DATA[6] — 8 H'FFFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFFD1EF 8 CONTROL1H — 8 H'FFFFD1F0 8, 16			LAFMH	_	16	H'FFFFD1E4	16, 32
MSG_DATA[1] — 8 H'FFFFD1E9 8 MSG_DATA[2] — 8 H'FFFFD1EA 8, 16 MSG_DATA[3] — 8 H'FFFFD1EB 8 MSG_DATA[4] — 8 H'FFFFD1EC 8, 16, 3 MSG_DATA[5] — 8 H'FFFFD1ED 8 MSG_DATA[6] — 8 H'FFFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFFD1EF 8 CONTROL1H — 8 H'FFFFD1F0 8, 16			LAFML	_	16	H'FFFFD1E6	16
MSG_DATA[2] — 8 H'FFFFD1EA 8, 16 MSG_DATA[3] — 8 H'FFFFD1EB 8 MSG_DATA[4] — 8 H'FFFFD1EC 8, 16, 3 MSG_DATA[5] — 8 H'FFFFD1ED 8 MSG_DATA[6] — 8 H'FFFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFFD1EF 8 CONTROL1H — 8 H'FFFFD1F0 8, 16			MSG_DATA[0]	_	8	H'FFFFD1E8	8, 16, 32
MSG_DATA[3] — 8 H'FFFFD1EB 8 MSG_DATA[4] — 8 H'FFFFD1EC 8, 16, 3 MSG_DATA[5] — 8 H'FFFFD1ED 8 MSG_DATA[6] — 8 H'FFFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFFD1EF 8 CONTROL1H — 8 H'FFFFD1F0 8, 16			MSG_DATA[1]	_	8	H'FFFFD1E9	8
MSG_DATA[4] — 8 H'FFFFD1EC 8, 16, 3 MSG_DATA[5] — 8 H'FFFFD1ED 8 MSG_DATA[6] — 8 H'FFFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFFD1EF 8 CONTROL1H — 8 H'FFFFD1F0 8, 16			MSG_DATA[2]	_	8	H'FFFFD1EA	8, 16
MSG_DATA[5] — 8 H'FFFFD1ED 8 MSG_DATA[6] — 8 H'FFFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFFD1EF 8 CONTROL1H — 8 H'FFFFD1F0 8, 16			MSG_DATA[3]	_	8	H'FFFFD1EB	8
MSG_DATA[6] — 8 H'FFFFD1EE 8, 16 MSG_DATA[7] — 8 H'FFFFD1EF 8 CONTROL1H — 8 H'FFFFD1F0 8, 16			MSG_DATA[4]	_	8	H'FFFFD1EC	8, 16, 32
MSG_DATA[7] — 8 H'FFFFD1EF 8 CONTROL1H — 8 H'FFFFD1F0 8, 16			MSG_DATA[5]	_	8	H'FFFFD1ED	8
CONTROL1H — 8 H'FFFFD1F0 8, 16			MSG_DATA[6]	_	8	H'FFFFD1EE	8, 16
			MSG_DATA[7]	_	8	H'FFFFD1EF	8
CONTROL1L — 8 H'FFFFD1F1 8			CONTROL1H	_	8	H'FFFFD1F0	8, 16
5 11111 5111 6			CONTROL1L	_	8	H'FFFFD1F1	8

Module Name	Register Na	ıme	Abbreviation	Number of Bits	Address	Access Size
RCAN-ET	MB[8].	CONTROL0H	_	16	H'FFFFD200	16, 32
		CONTROL0L	_	16	H'FFFFD202	16
		LAFMH	_	16	H'FFFFD204	16, 32
		LAFML	_	16	H'FFFFD206	16
		MSG_DATA[0]	_	8	H'FFFFD208	8, 16, 32
		MSG_DATA[1]	_	8	H'FFFFD209	8
		MSG_DATA[2]	_	8	H'FFFFD20A	8, 16
		MSG_DATA[3]	_	8	H'FFFFD20B	8
		MSG_DATA[4]	_	8	H'FFFFD20C	8, 16, 32
		MSG_DATA[5]	_	8	H'FFFFD20D	8
		MSG_DATA[6]	_	8	H'FFFFD20E	8, 16
		MSG_DATA[7]	_	8	H'FFFFD20F	8
		CONTROL1H	_	8	H'FFFFD210	8, 16
		CONTROL1L	_	8	H'FFFFD211	8
	MB[9].	CONTROL0H	_	16	H'FFFFD220	16, 32
		CONTROL0L	_	16	H'FFFFD222	16
		LAFMH	_	16	H'FFFFD224	16, 32
		LAFML	_	16	H'FFFFD226	16
		MSG_DATA[0]	_	8	H'FFFFD228	8, 16, 32
		MSG_DATA[1]	_	8	H'FFFFD229	8
		MSG_DATA[2]	_	8	H'FFFFD22A	8, 16
		MSG_DATA[3]	_	8	H'FFFFD22B	8
		MSG_DATA[4]	_	8	H'FFFFD22C	8, 16, 32
		MSG_DATA[5]	_	8	H'FFFFD22D	8
		MSG_DATA[6]	_	8	H'FFFFD22E	8, 16
		MSG_DATA[7]	_	8	H'FFFFD22F	8
		CONTROL1H	_	8	H'FFFFD230	8, 16
		CONTROL1L	_	8	H'FFFFD231	8
	()			_	"	

		me	Abbreviation	of Bits	Address	Access Size
RCAN-ET	MB[10].	CONTROL0H	_	16	H'FFFFD240	16, 32
		CONTROL0L	_	16	H'FFFFD242	16
		LAFMH	_	16	H'FFFFD244	16, 32
		LAFML	_	16	H'FFFFD246	16
		MSG_DATA[0]	_	8	H'FFFFD248	8, 16, 32
		MSG_DATA[1]	_	8	H'FFFFD249	8
		MSG_DATA[2]	_	8	H'FFFFD24A	8, 16
		MSG_DATA[3]	_	8	H'FFFFD24B	8
		MSG_DATA[4]	_	8	H'FFFFD24C	8, 16, 32
		MSG_DATA[5]	_	8	H'FFFFD24D	8
		MSG_DATA[6]	_	8	H'FFFFD24E	8, 16
		MSG_DATA[7]	_	8	H'FFFFD24F	8
		CONTROL1H	_	8	H'FFFFD250	8, 16
		CONTROL1L	_	8	H'FFFFD251	8
	MB[11].	CONTROL0H	_	16	H'FFFFD260	16, 32
		CONTROLOL	_	16	H'FFFFD262	16
		LAFMH	_	16	H'FFFFD264	16, 32
		LAFML	_	16	H'FFFFD266	16
		MSG_DATA[0]	_	8	H'FFFFD268	8, 16, 32
		MSG_DATA[1]	_	8	H'FFFFD269	8
		MSG_DATA[2]	_	8	H'FFFFD26A	8, 16
		MSG_DATA[3]	_	8	H'FFFFD26B	8
		MSG_DATA[4]	_	8	H'FFFFD26C	8, 16, 32
		MSG_DATA[5]	_	8	H'FFFFD26D	8
		MSG_DATA[6]	_	8	H'FFFFD26E	8, 16
		MSG_DATA[7]	_	8	H'FFFFD26F	8
		CONTROL1H	_	8	H'FFFFD270	8, 16
		CONTROL1L	_	8	H'FFFFD271	8

RCAN-ET MB[12].	Module Name	Register Na	me	Abbreviation	Number of Bits	Address	Access Size
LAFMH	RCAN-ET	MB[12].	CONTROL0H	_	16	H'FFFFD280	16, 32
LAFML			CONTROL0L	_	16	H'FFFFD282	16
MSG_DATA[0] — 8 HFFFFD288 8, 16, 32 MSG_DATA[1] — 8 HFFFFD289 8 MSG_DATA[2] — 8 HFFFFD28A 8, 16 MSG_DATA[3] — 8 HFFFFD28B 8 MSG_DATA[4] — 8 HFFFFD28C 8, 16, 32 MSG_DATA[5] — 8 HFFFFD28B 8 MSG_DATA[6] — 8 HFFFFD28E 8, 16 MSG_DATA[7] — 8 HFFFFD28E 8 CONTROL1H — 8 HFFFFD28E 8 MB[13] CONTROLOH — 16 HFFFFD20 16, 32 CONTROLOL — 16 HFFFFD2A 16 32 LAFMH — 16 HFFFFD2A 16 32 LAFML — 16 HFFFFD2A 8 16, 32 MSG_DATA[0] — 8 HFFFFD2AB 8 HFFFFD2AB 8 MSG_DATA[3] <td< td=""><td></td><td></td><td>LAFMH</td><td>_</td><td>16</td><td>H'FFFFD284</td><td>16, 32</td></td<>			LAFMH	_	16	H'FFFFD284	16, 32
MSG_DATA[1] — 8 H'FFFFD289 8 MSG_DATA[2] — 8 H'FFFFD28A 8, 16 MSG_DATA[3] — 8 H'FFFFD28B 8 MSG_DATA[4] — 8 H'FFFD28C 8, 16, 32 MSG_DATA[5] — 8 H'FFFD28B 8 MSG_DATA[6] — 8 H'FFFD28E 8, 16 MSG_DATA[7] — 8 H'FFFD28B 8 CONTROL1H — 8 H'FFFD290 8, 16 CONTROL1L — 8 H'FFFD290 8, 16 MB[13]. CONTROLOH — 16 H'FFFD2A0 16, 32 CONTROLOL — 16 H'FFFFD2A1 16, 32 LAFMH — 16 H'FFFFD2A2 16 LAFML — 16 H'FFFFD2A3 8, 16, 32 MSG_DATA[0] — 8 H'FFFFD2A8 8, 16, 32 MSG_DATA[2] — 8 H'FFFFD2AB 8 </td <td></td> <td></td> <td>LAFML</td> <td>_</td> <td>16</td> <td>H'FFFFD286</td> <td>16</td>			LAFML	_	16	H'FFFFD286	16
MSG_DATA[2] — 8 H'FFFFD28A 8, 16 MSG_DATA[3] — 8 H'FFFFD28B 8 MSG_DATA[4] — 8 H'FFFFD28C 8, 16, 32 MSG_DATA[5] — 8 H'FFFFD28D 8 MSG_DATA[6] — 8 H'FFFD28E 8, 16 MSG_DATA[7] — 8 H'FFFFD28F 8 CONTROL1H — 8 H'FFFFD290 8, 16 CONTROL1L — 8 H'FFFFD291 8 MB[13]. CONTROLOH — 16 H'FFFFD20 16, 32 CONTROLOL — 16 H'FFFFD2A2 16 LAFMH — 16 H'FFFFD2A2 16 LAFML — 16 H'FFFFD2A3 8, 16, 32 MSG_DATA[0] — 8 H'FFFFD2A8 8, 16, 32 MSG_DATA[2] — 8 H'FFFFD2AA 8, 16 MSG_DATA[3] — 8 H'FFFFD2AC 8, 16, 32 <td></td> <td></td> <td>MSG_DATA[0]</td> <td>_</td> <td>8</td> <td>H'FFFFD288</td> <td>8, 16, 32</td>			MSG_DATA[0]	_	8	H'FFFFD288	8, 16, 32
MSG_DATA[3]			MSG_DATA[1]	_	8	H'FFFFD289	8
MSG_DATA[4] — 8 H'FFFD28C 8, 16, 32 MSG_DATA[5] — 8 H'FFFD28D 8 MSG_DATA[6] — 8 H'FFFD28E 8, 16 MSG_DATA[7] — 8 H'FFFD28F 8 CONTROL1H — 8 H'FFFD290 8, 16 CONTROL1L — 8 H'FFFD291 8 MB[13]. CONTROLOH — 16 H'FFFD2A0 16, 32 CONTROLOL — 16 H'FFFD2A2 16 LAFMH — 16 H'FFFD2A4 16, 32 LAFML — 16 H'FFFD2A6 16 MSG_DATA[0] — 8 H'FFFD2A8 8, 16, 32 MSG_DATA[1] — 8 H'FFFD2A8 8, 16, 32 MSG_DATA[2] — 8 H'FFFD2A8 8, 16 MSG_DATA[3] — 8 H'FFFD2AB 8 MSG_DATA[4] — 8 H'FFFD2AC 8, 16, 32 MSG_DATA[6] — 8 H'FFFD2AB 8, 16 MSG_DATA[6] — 8 H'FFFD2AB 8, 16 MSG_DATA[7] — 8 H'FFFD2AF 8, 16 MSG_DATA[7] — 8 H'FFFD2AF 8 CONTROL1H — 8 H'FFFD2AF 8			MSG_DATA[2]	_	8	H'FFFFD28A	8, 16
MSG_DATA[5] — 8 H'FFFFD28D 8 MSG_DATA[6] — 8 H'FFFFD28E 8, 16 MSG_DATA[7] — 8 H'FFFFD28F 8 CONTROL1H — 8 H'FFFFD290 8, 16 CONTROL0L — 8 H'FFFFD291 8 MB[13]. CONTROLOH — 16 H'FFFFD2A0 16, 32 CONTROLOL — 16 H'FFFFD2A2 16 LAFMH — 16 H'FFFFD2A4 16, 32 LAFML — 16 H'FFFFD2A6 16 MSG_DATA[0] — 8 H'FFFFD2A8 8, 16, 32 MSG_DATA[1] — 8 H'FFFFD2A9 8 MSG_DATA[2] — 8 H'FFFFD2AB 8 MSG_DATA[4] — 8 H'FFFFD2AC 8, 16, 32 MSG_DATA[5] — 8 H'FFFFD2AC 8, 16, 32 MSG_DATA[6] — 8 H'FFFFD2AE 8, 16			MSG_DATA[3]	_	8	H'FFFFD28B	8
MSG_DATA[6] — 8 H'FFFD28E 8, 16 MSG_DATA[7] — 8 H'FFFD28F 8 CONTROL1H — 8 H'FFFD290 8, 16 CONTROL1L — 8 H'FFFD291 8 MB[13]. CONTROLOH — 16 H'FFFD2AO 16, 32 CONTROLOL — 16 H'FFFD2A2 16 LAFMH — 16 H'FFFD2A4 16, 32 LAFML — 16 H'FFFD2A6 16 MSG_DATA[0] — 8 H'FFFD2A8 8, 16, 32 MSG_DATA[1] — 8 H'FFFD2A9 8 MSG_DATA[2] — 8 H'FFFD2AB 8, 16 MSG_DATA[3] — 8 H'FFFD2AB 8 MSG_DATA[4] — 8 H'FFFD2AD 8 MSG_DATA[5] — 8 H'FFFD2AD 8 MSG_DATA[6] — 8 H'FFFD2AE 8, 16 MSG_DATA[6] — 8 H'FFFD2AE 8, 16 MSG_DATA[7] — 8 H'FFFD2AF 8 CONTROL1H — 8 H'FFFD2AF 8			MSG_DATA[4]	_	8	H'FFFFD28C	8, 16, 32
MSG_DATA[7] — 8 H'FFFFD28F 8 CONTROL1H — 8 H'FFFFD290 8, 16 CONTROL1L — 8 H'FFFFD291 8 MB[13]. CONTROLOH — 16 H'FFFFD2A0 16, 32 CONTROLOL — 16 H'FFFFD2A2 16 LAFMH — 16 H'FFFFD2A4 16, 32 LAFML — 16 H'FFFFD2A6 16 MSG_DATA[0] — 8 H'FFFFD2A6 8, 16, 32 MSG_DATA[1] — 8 H'FFFFD2A9 8 MSG_DATA[2] — 8 H'FFFFD2AA 8, 16 MSG_DATA[3] — 8 H'FFFFD2AC 8, 16, 32 MSG_DATA[4] — 8 H'FFFFD2AC 8, 16, 32 MSG_DATA[5] — 8 H'FFFFD2AC 8, 16, 32 MSG_DATA[6] — 8 H'FFFFD2AC 8, 16 MSG_DATA[7] — 8 H'FFFFD2AC 8			MSG_DATA[5]	_	8	H'FFFFD28D	8
CONTROL1H — 8 H'FFFFD290 8, 16 CONTROL1L — 8 H'FFFFD291 8 MB[13]. CONTROL0H — 16 H'FFFFD2A0 16, 32 CONTROL0L — 16 H'FFFFD2A2 16 LAFMH — 16 H'FFFFD2A4 16, 32 LAFML — 16 H'FFFFD2A6 16 MSG_DATA[0] — 8 H'FFFFD2A8 8, 16, 32 MSG_DATA[1] — 8 H'FFFFD2A9 8 MSG_DATA[2] — 8 H'FFFFD2AB 8, 16 MSG_DATA[3] — 8 H'FFFFD2AB 8 MSG_DATA[4] — 8 H'FFFFD2AC 8, 16, 32 MSG_DATA[5] — 8 H'FFFFD2AC 8, 16, 32 MSG_DATA[6] — 8 H'FFFFD2AE 8, 16 MSG_DATA[7] — 8 H'FFFFD2AF 8 CONTROL1H — 8 H'FFFFD2AF 8			MSG_DATA[6]	_	8	H'FFFFD28E	8, 16
CONTROL1L — 8 H'FFFD291 8 MB[13]. CONTROLOH — 16 H'FFFD2A0 16, 32 CONTROLOL — 16 H'FFFD2A2 16 LAFMH — 16 H'FFFD2A4 16, 32 LAFML — 16 H'FFFD2A6 16 MSG_DATA[0] — 8 H'FFFD2A8 8, 16, 32 MSG_DATA[1] — 8 H'FFFD2A9 8 MSG_DATA[2] — 8 H'FFFFD2AB 8 MSG_DATA[3] — 8 H'FFFFD2AC 8, 16, 32 MSG_DATA[4] — 8 H'FFFFD2AC 8, 16, 32 MSG_DATA[6] — 8 H'FFFFD2AC 8, 16 MSG_DATA[6] — 8 H'FFFFD2AF 8 CONTROL1H — 8 H'FFFFD2BO 8, 16			MSG_DATA[7]	_	8	H'FFFFD28F	8
MB[13]. CONTROLOH			CONTROL1H	_	8	H'FFFFD290	8, 16
CONTROLOL — 16 H'FFFFD2A2 16 LAFMH — 16 H'FFFFD2A4 16, 32 LAFML — 16 H'FFFFD2A6 16 MSG_DATA[0] — 8 H'FFFFD2A8 8, 16, 32 MSG_DATA[1] — 8 H'FFFFD2A9 8 MSG_DATA[2] — 8 H'FFFFD2AA 8, 16 MSG_DATA[3] — 8 H'FFFFD2AB 8 MSG_DATA[4] — 8 H'FFFFD2AC 8, 16, 32 MSG_DATA[5] — 8 H'FFFFD2AB 8 MSG_DATA[6] — 8 H'FFFFD2AE 8, 16 MSG_DATA[7] — 8 H'FFFFD2BO 8, 16 CONTROL1H — 8 H'FFFFD2BO 8, 16			CONTROL1L	_	8	H'FFFFD291	8
LAFMH — 16 H'FFFFD2A4 16, 32 LAFML — 16 H'FFFFD2A6 16 MSG_DATA[0] — 8 H'FFFFD2A8 8, 16, 32 MSG_DATA[1] — 8 H'FFFFD2A9 8 MSG_DATA[2] — 8 H'FFFFD2AA 8, 16 MSG_DATA[3] — 8 H'FFFFD2AB 8 MSG_DATA[4] — 8 H'FFFFD2AC 8, 16, 32 MSG_DATA[5] — 8 H'FFFFD2AB 8, 16 MSG_DATA[6] — 8 H'FFFFD2AE 8, 16 MSG_DATA[7] — 8 H'FFFFD2AF 8 CONTROL1H — 8 H'FFFFD2BO 8, 16		MB[13].	CONTROL0H	_	16	H'FFFFD2A0	16, 32
LAFML — 16 H'FFFFD2A6 16 MSG_DATA[0] — 8 H'FFFFD2A8 8, 16, 32 MSG_DATA[1] — 8 H'FFFFD2A9 8 MSG_DATA[2] — 8 H'FFFFD2AA 8, 16 MSG_DATA[3] — 8 H'FFFFD2AB 8 MSG_DATA[4] — 8 H'FFFFD2AC 8, 16, 32 MSG_DATA[5] — 8 H'FFFFD2AD 8 MSG_DATA[6] — 8 H'FFFFD2AE 8, 16 MSG_DATA[7] — 8 H'FFFFD2BO 8, 16 CONTROL1H — 8 H'FFFFD2BO 8, 16			CONTROL0L	_	16	H'FFFFD2A2	16
MSG_DATA[0] — 8 H'FFFFD2A8 8, 16, 32 MSG_DATA[1] — 8 H'FFFFD2A9 8 MSG_DATA[2] — 8 H'FFFFD2AA 8, 16 MSG_DATA[3] — 8 H'FFFFD2AB 8 MSG_DATA[4] — 8 H'FFFFD2AC 8, 16, 32 MSG_DATA[5] — 8 H'FFFFD2AD 8 MSG_DATA[6] — 8 H'FFFFD2AE 8, 16 MSG_DATA[7] — 8 H'FFFFD2BO 8, 16 CONTROL1H — 8 H'FFFFD2BO 8, 16			LAFMH	_	16	H'FFFFD2A4	16, 32
MSG_DATA[1] — 8 H'FFFFD2A9 8 MSG_DATA[2] — 8 H'FFFFD2AA 8, 16 MSG_DATA[3] — 8 H'FFFFD2AB 8 MSG_DATA[4] — 8 H'FFFFD2AC 8, 16, 32 MSG_DATA[5] — 8 H'FFFFD2AD 8 MSG_DATA[6] — 8 H'FFFFD2AE 8, 16 MSG_DATA[7] — 8 H'FFFFD2BO 8, 16 CONTROL1H — 8 H'FFFFD2BO 8, 16			LAFML	_	16	H'FFFFD2A6	16
MSG_DATA[2] — 8 H'FFFFD2AA 8, 16 MSG_DATA[3] — 8 H'FFFFD2AB 8 MSG_DATA[4] — 8 H'FFFFD2AC 8, 16, 32 MSG_DATA[5] — 8 H'FFFFD2AD 8 MSG_DATA[6] — 8 H'FFFFD2AE 8, 16 MSG_DATA[7] — 8 H'FFFFD2BO 8, 16 CONTROL1H — 8 H'FFFFD2BO 8, 16			MSG_DATA[0]	_	8	H'FFFFD2A8	8, 16, 32
MSG_DATA[3] — 8 H'FFFFD2AB 8 MSG_DATA[4] — 8 H'FFFFD2AC 8, 16, 32 MSG_DATA[5] — 8 H'FFFFD2AD 8 MSG_DATA[6] — 8 H'FFFFD2AE 8, 16 MSG_DATA[7] — 8 H'FFFFD2AF 8 CONTROL1H — 8 H'FFFFD2BO 8, 16			MSG_DATA[1]	_	8	H'FFFFD2A9	8
MSG_DATA[4] — 8 H'FFFFD2AC 8, 16, 32 MSG_DATA[5] — 8 H'FFFFD2AD 8 MSG_DATA[6] — 8 H'FFFFD2AE 8, 16 MSG_DATA[7] — 8 H'FFFFD2AF 8 CONTROL1H — 8 H'FFFFD2BO 8, 16			MSG_DATA[2]	_	8	H'FFFFD2AA	8, 16
MSG_DATA[5] — 8 H'FFFFD2AD 8 MSG_DATA[6] — 8 H'FFFFD2AE 8, 16 MSG_DATA[7] — 8 H'FFFFD2AF 8 CONTROL1H — 8 H'FFFFD2BO 8, 16			MSG_DATA[3]	_	8	H'FFFFD2AB	8
MSG_DATA[6] — 8 H'FFFFD2AE 8, 16 MSG_DATA[7] — 8 H'FFFFD2AF 8 CONTROL1H — 8 H'FFFFD2B0 8, 16			MSG_DATA[4]	_	8	H'FFFFD2AC	8, 16, 32
MSG_DATA[7] — 8 H'FFFFD2AF 8 CONTROL1H — 8 H'FFFFD2B0 8, 16			MSG_DATA[5]	_	8	H'FFFFD2AD	8
CONTROL1H — 8 H'FFFFD2B0 8, 16			MSG_DATA[6]	_	8	H'FFFFD2AE	8, 16
<u> </u>			MSG_DATA[7]	_	8	H'FFFFD2AF	8
CONTROL1L — 8 H'FFFFD2B1 8			CONTROL1H	_	8	H'FFFFD2B0	8, 16
			CONTROL1L	_	8	H'FFFFD2B1	8

Module Name	Register N	lame	Abbreviation	Number of Bits	Address	Access Size
RCAN-ET	MB[14].	CONTROL0H	_	16	H'FFFFD2C0	16, 32
		CONTROL0L	_	16	H'FFFFD2C2	16
		LAFMH	_	16	H'FFFFD2C4	16, 32
		LAFML	_	16	H'FFFFD2C6	16
		MSG_DATA[0]	_	8	H'FFFFD2C8	8, 16, 32
		MSG_DATA[1]	_	8	H'FFFFD2C9	8
		MSG_DATA[2]	_	8	H'FFFFD2CA	8, 16
		MSG_DATA[3]	_	8	H'FFFFD2CB	8
		MSG_DATA[4]	_	8	H'FFFFD2CC	8, 16, 32
		MSG_DATA[5]	_	8	H'FFFFD2CD	8
		MSG_DATA[6]	_	8	H'FFFFD2CE	8, 16
		MSG_DATA[7]	_	8	H'FFFFD2CF	8
		CONTROL1H	_	8	H'FFFFD2D0	8, 16
		CONTROL1L	_	8	H'FFFFD2D1	8
	MB[15].	CONTROL0H	_	16	H'FFFFD2E0	16, 32
		CONTROL0L	_	16	H'FFFFD2E2	16
		LAFMH	_	16	H'FFFFD2E4	16, 32
		LAFML	_	16	H'FFFFD2E6	16
		MSG_DATA[0]	_	8	H'FFFFD2E8	8, 16, 32
		MSG_DATA[1]	_	8	H'FFFFD2E9	8
		MSG_DATA[2]	_	8	H'FFFFD2EA	8, 16
		MSG_DATA[3]	_	8	H'FFFFD2EB	8
		MSG_DATA[4]	_	8	H'FFFFD2EC	8, 16, 32
		MSG_DATA[5]	_	8	H'FFFFD2ED	8
		MSG_DATA[6]	_	8	H'FFFFD2EE	8, 16
		MSG_DATA[7]	_	8	H'FFFFD2EF	8
		CONTROL1H	_	8	H'FFFFD2F0	8, 16
		CONTROL1L	_	8	H'FFFFD2F1	8
PFC	Port A I/O	register H	PAIORH	16	H'FFFE3804	8, 16, 32
	Port A I/O	register L	PAIORL	16	H'FFFE3806	8, 16
	Port A con	trol register H2	PACRH2	16	H'FFFE380C	8, 16, 32
	Port A con	trol register L4	PACRL4	16	H'FFFE3810	8, 16, 32
	Port A con	trol register L3	PACRL3	16	H'FFFE3812	8, 16
	Port A con	trol register L2	PACRL2	16	H'FFFE3814	8, 16, 32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
PFC	Port A control register L1	PACRL1	16	H'FFFE3816	8, 16
	Port A pull-up MOS control register H	PAPCRH	16	H'FFFE3828	8, 16, 32
	Port A pull-up MOS control register L	PAPCRL	16	H'FFFE382A	8, 16
	Port B I/O register H	PBIORH	16	H'FFFE3884	8, 16, 32
	Port B I/O register L	PBIORL	16	H'FFFE3886	8, 16
	Port B control register H1	PBCRH1	16	H'FFFE388E	8, 16
	Port B control register L4	PBCRL4	16	H'FFFE3890	8, 16, 32
	Port B control register L3	PBCRL3	16	H'FFFE3892	8, 16
	Port B control register L2	PBCRL2	16	H'FFFE3894	8, 16, 32
	Port B control register L1	PBCRL1	16	H'FFFE3896	8, 16
	Port B pull-up MOS control register H	PBPCRH	16	H'FFFE38A8	8, 16, 32
	Port B pull-up MOS control register L	PBPCRL	16	H'FFFE38AA	8, 16
	Port C I/O register L	PCIORL	16	H'FFFE3906	8, 16
	Port C control register L4	PCCRL4	16	H'FFFE3910	8, 16, 32
	Port C control register L3	PCCRL3	16	H'FFFE3912	8, 16
	Port C control register L2	PCCRL2	16	H'FFFE3914	8, 16, 32
	Port C control register L1	PCCRL1	16	H'FFFE3916	8, 16
	Port C pull-up MOS control register L	PCPCRL	16	H'FFFE392A	8, 16
	Port D I/O register H	PDIORH	16	H'FFFE3984	8, 16, 32
	Port D I/O register L	PDIORL	16	H'FFFE3986	8, 16
	Port D control register H4	PDCRH4	16	H'FFFE3988	8, 16, 32
	Port D control register H3	PDCRH3	16	H'FFFE398A	8, 16
	Port D control register H2	PDCRH2	16	H'FFFE398C	8, 16, 32
	Port D control register H1	PDCRH1	16	H'FFFE398E	8, 16
	Port D control register L4	PDCRL4	16	H'FFFE3990	8, 16, 32
	Port D control register L3	PDCRL3	16	H'FFFE3992	8, 16
	Port D control register L2	PDCRL2	16	H'FFFE3994	8, 16, 32
	Port D control register L1	PDCRL1	16	H'FFFE3996	8, 16
	Port D pull-up MOS control register H	PDPCRH	16	H'FFFE39A8	8, 16, 32
	Port D pull-up MOS control register L	PDPCRL	16	H'FFFE39AA	8, 16
	Port E I/O register L	PEIORL	16	H'FFFE3A06	8, 16
	Port E control register L4	PECRL4	16	H'FFFE3A10	8, 16, 32
	Port E control register L3	PECRL3	16	H'FFFE3A12	8, 16
	Port E control register L2	PECRL2	16	H'FFFE3A14	8, 16, 32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
PFC	Port E control register L1	PECRL1	16	H'FFFE3A16	8, 16
	Large current Port control register	HCPCR	16	H'FFFE3A20	8, 16, 32
	IRQOUT function control register	IFCR	16	H'FFFE3A22	8, 16
	Port E pull-up MOS control register L	PEPCRL	16	H'FFFE3A2A	8, 16
I/O port	Port A data register H	PADRH	16	H'FFFE3800	8, 16, 32
	Port A data register L	PADRL	16	H'FFFE3802	8, 16
	Port A port register H	PAPRH	16	H'FFFE381C	8, 16, 32
	Port A port register L	PAPRL	16	H'FFFE381E	8, 16
	Port B data register H	PBDRH	16	H'FFFE3880	8, 16, 32
	Port B data register L	PBDRL	16	H'FFFE3882	8, 16
	Port B port register H	PBPRH	16	H'FFFE389C	8, 16, 32
	Port B port register L	PBPRL	16	H'FFFE389E	8, 16
	Port C data register L	PCDRL	16	H'FFFE3902	8, 16
	Port C port register L	PCPRL	16	H'FFFE391E	8, 16
	Port D data register H	PDDRH	16	H'FFFE3980	8, 16, 32
	Port D data register L	PDDRL	16	H'FFFE3982	8, 16
	Port D port register H	PDPRH	16	H'FFFE399C	8, 16, 32
	Port D port register L	PDPRL	16	H'FFFE399E	8, 16
	Port E data register L	PEDRL	16	H'FFFE3A02	8, 16
	Port E port register L	PEPRL	16	H'FFFE3A1E	8, 16
	Port F data register L	PFDRL	16	H'FFFE3A82	8, 16
USB	USB interrupt flag register 0	USBIFR0	8	H'FFFE7000	8
	USB interrupt flag register 1	USBIFR1	8	H'FFFE7001	8
	USBP0i data register	USBEPDR0i	8	H'FFFE7002	8
	USBP0o data register	USBEPDR0o	8	H'FFFE7003	8
	USB trigger register	USBTRG	8	H'FFFE7004	8
	USBFIFO clear register	USBFCLR	8	H'FFFE7005	8
	USBEP0o receive data size register	USBEPSZ0o	8	H'FFFE7006	8
	USBEP0s data register	USBEPDR0s	8	H'FFFE7007	8
	USB data status register	USBDASTS	8	H'FFFE7008	8
	USB interrupt select register 0	USBISR0	8	H'FFFE700A	8
	USB end point install register	USBEPSTL	8	H'FFFE700B	8
	USB interrupt enable register 0	USBIER0	8	H'FFFE700C	8
	USB interrupt enable register 1	USBIER1	8	H'FFFE700D	8

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
USB	USBEP1 receive data size register	USBEPSZ1	8	H'FFFE700F	8
	USB interrupt select register 1	USBISR1	8	H'FFFE7010	8
	USBDMA transfer setting register	USBDMAR	8	H'FFFE7011	8
	USBEP3 data register	USBEPDR3	8	H'FFFE7012	8
	USBEP1 data register	USBEPDR1	8	H'FFFE7014	8, 16, 32
	USBEP2 data register	USBEPDR2	8	H'FFFE7018	8, 16, 32
FLC	Flash code control and status register	FCCS	8	H'FFFFA800	8
	Flash program code select register	FPCS	8	H'FFFFA801	8
	Flash erase code select register	FECS	8	H'FFFFA802	8
	Flash key code register	FKEY	8	H'FFFFA804	8
	Flash MAT select register	FMATS	8	H'FFFFA805	8
	Flash transfer destination address register	FTDAR	8	H'FFFFA806	8
	ROM cache control register	RCCR	32	H'FFFC1400	32
Power-	Standby control register	STBCR	8	H'FFFE0014	8
down mode	Standby control register 2	STBCR2	8	H'FFFE0018	8
mode	System control register 1	SYSCR1	8	H'FFFE0402	8
	System control register 2	SYSCR2	8	H'FFFE0404	8
	Standby control register 3	STBCR3	8	H'FFFE0408	8
	Standby control register 4	STBCR4	8	H'FFFE040C	8
	Standby control register 5	STBCR5	8	H'FFFE0418	8
	Standby control register 6	STBCR6	8	H'FFFE041C	8
H-UDI	Instruction register	SDIR	16	H'FFFE2000	16

Note: * The access sizes of the WDT registers are different between the read and write to prevent incorrect writing.

30.2 Register Bits

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
CPG	FRQCR	_	_	_	_	_		STC[2:0]		
		_		IFC[2:0]		_		PFC[2:0]		
	MCLKCR	_	_	_	_	_	_	MSDI	/S[1:0]	
	ACLKCR	_	_	_	_	_	_	ASDI\	/S[1:0]	
	OSCCR	_	_	_	_	_	OSCSTOP		OSCERS	
INTC	ICR0	NMIL	_	_	_	_	_	_	NMIE	
		_	_	_	_	_	_	_	_	
	ICR1	IRQ71S	IRQ70S	IRQ61S	IRQ60S	IRQ51S	IRQ50S	IRQ41S	IRQ40S	
		IRQ31S	IRQ30S	IRQ21S	IRQ20S	IRQ11S	IRQ10S	IRQ01S	IRQ00S	
	IRQRR	_	_	_	_	_	_	_	_	
		IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	
	IBCR	E15	E14	E13	E12	E11	E10	E9	E8	
		E7	E6	E5	E4	E3	E2	E1	_	
	IBNR	BE[1:0]	BOVE	_	_	_	_	_	
		_	_	_	_		BN[[3:0]		
	IPR01		IR	Q0			IR	Q1		
			IR	Q2			IR	Q3		
	IPR02		IRQ4 IRQ5				Q5			
			IR	Q6			IR	Q7		
	IPR05	_	_	_	_	_	_	_	_	
			A	010			A.	DI1		
	IPR06		DM	AC0			DM	AC1		
			DM	AC2			DM	AC3		
	IPR07		DM	AC4			DM	AC5		
			DM	AC6			DM	AC7		
	IPR08		CM	1T0			CM	1T1		
			BS	SC SC			WI	DT		
	IPR09		МТ	U0			МТ	U0		
			МТ	U1			МТ			
	IPR10		МТ	U2			МТ	MTU2		
			МТ	U3		MTU3				
	IPR11		МТ	Ū4			МТ	Ū4		
			МТ	U5			PC)E2		

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
INTC	IPR12		MTI	J3S			MT	U3S	l
			МТ	J4S			MT	U4S	
	IPR13		MT	U5S		POE2			
			IIC	C3		_	_	_	_
	IPR14	_	_	_	_	_	_	_	_
		_	_	_	_		SC	IF3	
	IPR15	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
	IPR16		SC	CIO			SC	CI1	
			SC	CI2		_	_	_	_
	IPR17		SS	SU			SC	CI4	
			ΑĽ	012		_	_	_	_
	IPR18		US	SB			RC	AN	
			US	SB			U	SB	
	USDTENDRR	RXF	TXF	_	1	_	_	_	_
		_		_	1	_	_	_	_
UBC	BAR_0	BA0_31	BA0_30	BA0_29	BA0_28	BA0_27	BA0_26	BA0_25	BA0_24
		BA0_23	BA0_22	BA0_21	BA0_20	BA0_19	BA0_18	BA0_17	BA0_16
		BA0_15	BA0_14	BA0_13	BA0_12	BA0_11	BA0_10	BA0_9	BA0_8
		BA0_7	BA0_6	BA0_5	BA0_4	BA0_3	BA0_2	BA0_1	BA0_0
	BAMR_0	BAM0_31	BAM0_30	BAM0_29	BAM0_28	BAM0_27	BAM0_26	BAM0_25	BAM0_24
		BAM0_23	BAM0_22	BAM0_21	BAM0_20	BAM0_19	BAM0_18	BAM0_17	BAM0_16
		BAM0_15	BAM0_14	BAM0_13	BAM0_12	BAM0_11	BAM0_10	BAM0_9	BAM0_8
		BAM0_7	BAM0_6	BAM0_5	BAM0_4	BAM0_3	BAM0_2	BAM0_1	BAM0_0
	BBR_0	_	_	UBID0	_	_		CP0[2:0]	
		CD0	[1:0]	ID0[1:0]	RW	0[1:0]	SZ0	[1:0]
	BAR_1	BA1_31	BA1_30	BA1_29	BA1_28	BA1_27	BA1_26	BA1_25	BA1_24
		BA1_23	BA1_22	BA1_21	BA1_20	BA1_19	BA1_18	BA1_17	BA1_16
		BA1_15	BA1_14	BA1_13	BA1_12	BA1_11	BA1_10	BA1_9	BA1_8
		BA1_7	BA1_6	BA1_5	BA1_4	BA1_3	BA1_2	BA1_1	BA1_0
	BAMR_1	BAM1_31	BAM1_30	BAM1_29	BAM1_28	BAM1_27	BAM1_26	BAM1_25	BAM1_24
		BAM1_23	BAM1_22	BAM1_21	BAM1_20	BAM1_19	BAM1_18	BAM1_17	BAM1_16
		BAM1_15	BAM1_14	BAM1_13	BAM1_12	BAM1_11	BAM1_10	BAM1_9	BAM1_8
		BAM1_7	BAM1_6	BAM1_5	BAM1_4	BAM1_3	BAM1_2	BAM1_1	BAM1_0
	BBR_1	_	_	UBID1	_	_		CP1[2:0]	
		CD1	[1:0]	ID1[[1:0]	RW1	[1:0]	SZ1	[1:0]

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
UBC	BAR_2	BA2_31	BA2_30	BA2_29	BA2_28	BA2_27	BA2_26	BA2_25	BA2_24
		BA2_23	BA2_22	BA2_21	BA2_20	BA2_19	BA2_18	BA2_17	BA2_16
		BA2_15	BA2_14	BA2_13	BA2_12	BA2_11	BA2_10	BA2_9	BA2_8
		BA2_7	BA2_6	BA2_5	BA2_4	BA2_3	BA2_2	BA2_1	BA2_0
	BAMR_2	BAM2_31	BAM2_30	BAM2_29	BAM2_28	BAM2_27	BAM2_26	BAM2_25	BAM2_24
		BAM2_23	BAM2_22	BAM2_21	BAM2_20	BAM2_19	BAM2_18	BAM2_17	BAM2_16
		BAM2_15	BAM2_14	BAM2_13	BAM2_12	BAM2_11	BAM2_10	BAM2_9	BAM2_8
		BAM2_7	BAM2_6	BAM2_5	BAM2_4	BAM2_3	BAM2_2	BAM2_1	BAM2_0
	BBR_2	_	_	UBID2	_	_		CP2[2:0]	•
		CD2	[1:0]	ID2	[1:0]	RW2	2[1:0]	SZ2	[1:0]
	BAR_3	BA3_31	BA3_30	BA3_29	BA3_28	BA3_27	BA3_26	BA3_25	BA3_24
		BA3_23	BA3_22	BA3_21	BA3_20	BA3_19	BA3_18	BA3_17	BA3_16
		BA3_15	BA3_14	BA3_13	BA3_12	BA3_11	BA3_10	BA3_9	BA3_8
		BA3_7	BA3_6	BA3_5	BA3_4	BA3_3	BA3_2	BA3_1	BA3_0
	BAMR_3	BAM3_31	BAM3_30	BAM3_29	BAM3_28	BAM3_27	BAM3_26	BAM3_25	BAM3_24
		BAM3_23	BAM3_22	BAM3_21	BAM3_20	BAM3_19	BAM3_18	BAM3_17	BAM3_16
		BAM3_15	BAM3_14	BAM3_13	BAM3_12	BAM3_11	BAM3_10	BAM3_9	BAM3_8
		BAM3_7	BAM3_6	BAM3_5	BAM3_4	BAM3_3	BAM3_2	BAM3_1	BAM3_0
	BBR_3	_	_	UBID3	_	_		CP3[2:0]	•
		CD3	[1:0]	ID3	[1:0]	RW3	3[1:0]	SZ3	[1:0]
	BRCR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	CKS	[1:0]
		SCMFC0	SCMFC1	SCMFC2	SCMFC3	SCMFD0	SCMFD1	SCMFD2	SCMFD3
		PCB3	PCB2	PCB1	PCB0	_	_	_	_
DTC	DTCERA	DTCERA15	DTCERA14	DTCERA13	DTCERA12	DTCERA11	DTCERA10	DTCERA9	DTCERA8
		DTCERA7	DTCERA6	DTCERA5	DTCERA4	DTCERA3	DTCERA2	DTCERA1	DTCERA0
	DTCERB	DTCERB15	DTCERB14	DTCERB13	DTCERB12	DTCERB11	DTCERB10	DTCERB9	DTCERB8
		DTCERB7	DTCERB6	DTCERB5	DTCERB4	DTCERB3	DTCERB2	DTCERB1	DTCERB0
	DTCERC	DTCERC15	DTCERC14	DTCERC13	DTCERC12	_	_	_	_
		_	_	_	_	DTCERC3	DTCERC2	DTCERC1	DTCERC0
	DTCERD	DTCERD15	DTCERD14	DTCERD13	DTCERD12	DTCERD11	DTCERD10	DTCERD9	DTCERD8
		DTCERD7	DTCERD6	DTCERD5	DTCERD4	DTCERD3	DTCERD2	_	_
	DTCERE	DTCERE15	DTCERE14	DTCERE13	DTCERE12	DTCERE11	DTCERE10	DTCERE9	DTCERE8
		_	_	_	_	_	_	_	_
	DTCCR	_	_	_	RRS	RCHNE	_	_	ERR

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
DTC	DTCVBR								
						_	_	_	_
		_	_	_	_	_	_	_	_
BSC	CMNCR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	BLOCK	DPRT	Y[1:0]	DMAIW[2]
		DMAI	W[1:0]	DMAIWA	_	_	HIZCKIO	HIZMEM	HIZCNT
	CS0BCR	_		IWW[2:0]			IWRWD[2:0]		IWRWS[2]
		IWRW	/S[1:0]		IWRRD[2:0]			IWRRS[2:0]	
		_		TYPE[2:0]		ENDIAN	BSZ	[1:0]	_
		_	_	_	_	_	_	_	_
	CS1BCR	_		IWW[2:0]			IWRWD[2:0]		IWRWS[2]
		IWRW	/S[1:0]		IWRRD[2:0]			IWRRS[2:0]	
		_		TYPE[2:0]		ENDIAN	BSZ	[1:0]	_
(_		_	_	_	_	1	_
	CS2BCR	_		IWW[2:0]			IWRWD[2:0]		IWRWS[2]
		IWRW	/S[1:0]		IWRRD[2:0]			IWRRS[2:0]	
		_		TYPE[2:0]		ENDIAN	BSZ	[1:0]	_
		_	_	_	_	_	_	-	_
	CS3BCR	_		IWW[2:0]			IWRWD[2:0]		IWRWS[2]
		IWRW	/S[1:0]		IWRRD[2:0]			IWRRS[2:0]	
		_		TYPE[2:0]		ENDIAN	BSZ	[1:0]	_
		_	_	_	_	_	_	-	_
	CS4BCR	_		IWW[2:0]			IWRWD[2:0]		IWRWS[2]
		IWRW	/S[1:0]		IWRRD[2:0]			IWRRS[2:0]	
		_		TYPE[2:0]		ENDIAN	BSZ	[1:0]	_
	CS5BCR	_		IWW[2:0]			IWRWD[2:0]		IWRWS[2]
		IWRW	/S[1:0]		IWRRD[2:0]			IWRRS[2:0]	
		_		TYPE[2:0]		ENDIAN	BSZ	[1:0]	_
	CS6BCR	_		IWW[2:0]			IWRWD[2:0]		IWRWS[2]
		IWRW	/S[1:0]		IWRRD[2:0]	0] IW	IWRRS[2:0]		
		_		TYPE[2:0]		ENDIAN	BSZ	[1:0]	_
		_	_	_	_	_	_	_	_

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
BSC	CS7BCR	_		IWW[2:0]			IWRWD[2:0]		IWRWS[2]
		IWRW	/S[1:0]		IWRRD[2:0]			IWRRS[2:0]	
		_		TYPE[2:0]		ENDIAN	BSZ	[1:0]	1
		_			_	_	_	1	
	CS0WCR*1	_			_	_	_	1	
		_			BAS	_	_	1	
		_		1	SW	[1:0]		WR[3:1]	
		WR[0]	WM	1	_	_	_	HW	[1:0]
	CS0WCR*2	_	_	_	_	_	_	_	_
		_	_	BST	[1:0]	_	_	BW	[1:0]
		_	_	_	_	_		W[3:1]	
		W[0]	WM	_	_	_	_	_	_
	CS0WCR*4	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	BW	[1:0]
		_	_	_	_	_		W[3:1]	
		W[0]	WM	_	_	_	_	_	_
	CS1WCR*1	_	_	_	_	_	_	_	_
					BAS	_		WW[2:0]	
					SW	[1:0]		WR[3:1]	
		WR[0]	WM		_	_	_	HW	[1:0]
	CS2WCR*1	_			_	_	_	1	
		_			BAS	_	_	1	
		_			_	_		WR[3:1]	
		WR[0]	WM		_	_	_	1	
	CS2WCR*3	_			_	_	_	1	
		_		1	_	_	_	1	1
		_			_	_	_	1	A2CL[1]
		A2CL[0]			_	_	_	1	
	CS3WCR*1	_			_	_	_	1	
		_			BAS	_	_	1	
					_			WR[3:1]	
		WR[0]	WM		_	_	_		
	CS3WCR*3	_		1	_	_	_	1	1
		_		1		_	_	1	
		_	WTRI	P[1:0]	_	WTRO	D[1:0]	1	A3CL[1]
		A3CL[0]	_	_	TRW	L[1:0]		WTR	C[1:0]

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
BSC	CS4WCR*1	_	_	_	_	_	_	_	_
		_	_	_	BAS	_		WW[2:0]	I.
		_	_	_	SW	[1:0]		WR[3:1]	
		_	_	_	_	_	_	HW	[1:0]
	CS4WCR*2	_	_	_	_	_	_	_	_
		_	_	BST	[1:0]	_	_	BW	[1:0]
		_	_	_	SW	[1:0]		W[3:1]	
		W[0]	WM	_	_	_	_	HW	[1:0]
	CS5WCR*1	_	_	_	_	_	_	_	_
		_	_	SZSEL	MPXW/ BAS	_		WW[2:0]	
		_	_	_	SW	[1:0]		WR[3:1]	
		WR[0]	WM	_	_	_	_	HW	[1:0]
	CS6WCR*1	_	_	_	_	_	_	_	_
		_	_	_	BAS	_		_	
		_	_	_	SW	[1:0]	WR[3:1]		
		WR[0]	VR[0] WM		_	_	_	HW	[1:0]
	CS7WCR*1	_	_	_	_	_	_	_	_
		_	_	_	BAS	_		WW[2:0]	
		_	_	_	SW	[1:0]		WR[3:1]	
		WR[0]	WM	_	_	_	_	HW	[1:0]
	SDCR	_	_	_	_	_	_	_	_
		_	_	_	A2RO	W[1:0]	_	A2CC	L[1:0]
		_	_	DEEP	SLOW	RFSH	RMODE	PDOWN	BACTV
		_	_	_	A3RO	W[1:0]	_	A3CC	L[1:0]
	RTCSR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
					_	_		_	_
		CMF	CMIE		CKS[2:0]	Г		RRC[2:0]	Г
	RTCNT	_	_	_	_	_	_	_	_
			_	_	_	_	_	_	
		_	_	_	_	_	_	_	_
	RTCOR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
BSC	BSCEHR	DTLOCK	_	_	_	DTBST	DTSA	_	DTPR
		_	_	_	_	_	_	_	_
DMAC	SAR_0								
	DAR_0								
	DMATCR_0								
	CHCR_0	TC		_	RLD	_		_	_
		DO DM	TL 1:01	— SMI		HE	HIE	AM [3:0]	AL
		DL	DS	ТВ		1:0]	IE	TE	DE
	RSAR_0								
	RDAR_0								
	1127111_0								
	RDMATCR_0								
	SAR_1								

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
DMAC	DAR1								
	DMATCR_1								
	CHCR_1	TC	_	_	RLD	_	_	_	_
		DO	TL	_ _		HE	HIE	AM	AL
		DM			1[1:0] TS[1:0]		RS[ı
		DL	DS	ТВ	TS[[1:0]	IE	TE	DE
	RSAR_1								
	DDAD 4								
	RDAR_1								
	RDMATCR_1								
	TIDIM/XTOTI_T								
	SAR_2								
	DAR_2								
	DMATCR_2								

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
DMAC	CHCR_2	TC	_	_	RLD	_	_	_	_
		DO	_	_	_	HE	HIE	AM	AL
		DM	[1:0]	SM	[1:0]		RS	[3:0]	
		DL	DS	ТВ	TS[1:0]	IE	TE	DE
	RSAR_2								
	RDAR_2								
	RDMATCR_2								
	SAR_3								
	242.0								
	DAR_3								
	DMATOR O								
	DMATCR_3								
	CHCR_3	TC			RLD				_
	OHON_3	DO	_	_	HLD —	HE	HIE	AM	AL
			<u> </u>	— SMI		I IE		[3:0]	AL
		DL	DS	TB		1:0]	IE Ro	.3:0] TE	DE
	RSAR_3	DL DL	200	10	13[1.0]	IL	16	DL DL
	110/11_0								
		1							

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
DMAC	RDAR_3								
	RDMATCR_3								
	SAR_4								
	DAR_4								
	DMATCR_4								
	CHCR_4	TC	_	_	RLD	_	1	1	_
		_	_	_	_	HE	HIE	1	_
		DM	[1:0]	SM	[1:0]		RS[3:0]	
		_	_	ТВ	TS[[1:0]	IE	TE	DE
	RSAR_4								
	RDAR_4								
	RDMATCR_4								

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
DMAC	SAR_5								
	DAR_5								
	DMATCR_5								
	CHCR_5	TC	_	_	RLD			_	_
			_	_		HE	HIE		_
			[1:0]		[1:0]	1.03	RS[DE
	DOAD 5	_	_	ТВ	IS	1:0]	IE	TE	DE
	RSAR_5								
	RDAR_5								
	TIBATI_5								
	RDMATCR_5								
	SAR_6								
	DAR_6								

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
DMAC	DMATCR_6								
	CHCR_6	TC	_	_	RLD	_	_	_	_
		_	_	_	_	HE	HIE	_	_
		DM	[1:0]		[1:0]			3:0]	1
		_	_	ТВ	TS[1:0]	IE	TE	DE
	RSAR_6								
	DDAD 0								
	RDAR_6								
	DDMATCD 6								
	RDMATCR_6								
	SAR_7								
	0,11,_,								
	DAR_7								
	DMATCR_7								
	CHCR_7	TC	_	_	RLD	_	_	_	_
		_	_	_	_	HE	HIE	_	_
		DM	[1:0]	SM	[1:0]		RS[3:0]	
			_	ТВ	TS[1:0]	IE	TE	DE

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
DMAC	RSAR_7										
	RDAR_7										
	RDMATCR_7										
	DMAOR	_	_	CMS	_	_	PR	[1:0]			
		AE						NMIF DME			
	DMARS0				CH1RID[1:0]						
					CH0R	ID[1:0]					
	DMARS1				CH3R	ID[1:0]					
					CH2R	ID[1:0]					
	DMARS2			CH5R	ID[1:0]						
				CH4RID[1:0] CH7RID[1:0]							
	DMARS3		CH7MID[5:0]								
				CH6M	ID[5:0]			CH6R	ID[1:0]		
MTU2	TCR_0		CCLR[2:0]		CKE	G[1:0]		TPSC[2:0]			
	TMDR_0	_	BFE	BFB	BFA		MD	[3:0]			
	TIORH_0		IOB	[3:0]			IOA	[3:0]			
	TIORL_0		IOD	[3:0]			IOC	[3:0]			
	TIER_0	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA		
	TSR_0	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA		
	TCNT_0										
	TGRA_0										
	TGRB_0										
	TGRC_0										
	1		l	l			l		l		

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
MTU2	TGRD_0									
	TGRE_0									
	TGRF_0									
	TIER2_0	TTGE2	_	_	_	_	_	TGIEF	TGIEE	
	TSR2_0	_	_	_	_	_	_	TGFF	TGFE	
	TBTM_0	_	_	_	_	_	TTSE	TTSB	TTSA	
	TCR_1	_	CCL	R[1:0]	CKE	G[1:0]		TPSC[2:0]	•	
	TMDR_1	<u> </u>						[3:0]		
	TIOR_1		IOB	[3:0]	•		IOA	[3:0]		
	TIER_1	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	
	TSR_1	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	
	TCNT_1									
	TGRA_1									
	TGRB_1									
	TICCR	_	_	_	_	I2BE	I2AE	I1BE	I1AE	
	TCR_2	_	CCLF	R[1:0]	CKE	G[1:0]		TPSC[2:0]		
	TMDR_2	_	_	_	_		MD	[3:0]		
	TIOR_2		IOB	[3:0]			IOA	[3:0]		
	TIER_2	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	
	TSR_2	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	
	TCNT_2									
	TGRA_2									
	TGRB_2									
	TCR_3		CCLR[2:0] CKEG				KEG[1:0] TPSC[2:0]			
	TMDR_3			BFB	BFA	MD[3:0]				
	TIORH_3		IOB	[3:0]		IOA[3:0]				
	TIORL_3		IOD	[3:0]		IOC[3:0]				

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
MTU2	TIER_3	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	
	TSR_3	TCFD	_	_	TCFV	TGFD	TGFC	TGFB	TGFA	
	TCNT_3									
	TGRA_3									
	TGRB_3									
	TGRC_3									
	TGRD_3									
	TBTM_3	_	_	_	_	_	_	TTSB	TTSA	
	TCR_4		CCLR[2:0]		CKE	G[1:0]		TPSC[2:0]		
	TMDR_4	_	_	BFB	BFA		MD	[3:0]		
	TIORH_4		IOB	[3:0]			IOA	[3:0]		
	TIORL_4		IOD	[3:0]			IOC	[3:0]		
	TIER_4	TTGE	TTGE2	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	
	TSR_4	TCFD	_	_	TCFV	TGFD	TGFC	TGFB	TGFA	
	TCNT_4									
	TGRA_4									
	TGRB_4									
	TGRC_4									
	TGRD_4									
	TBTM_4	_	_	_	_	_	_	TTSB	TTSA	
	TADCR	BFſ	1:0]	_	_	_	_	_	_	
		UT4AE	DT4AE	UT4BE	DT4BE	ITA3AE	ITA4VE	ITB3AE	ITB4VE	
	TADCORA_4									
	TADCORB_4									

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
MTU2	TADCOBRA_4								
	TADCOBRB_4								
	TCRU_5	_	_	_	_	_	_	TPS	C[1:0]
	TCRV_5	_	_	_	_	_	_	TPS	C[1:0]
	TCRW_5	_	_	_	_	_	_	TPS	C[1:0]
	TIORU_5	_	_	_			IOC[4:0]		
	TIORV_5	_	_	_			IOC[4:0]		
	TIORW_5	_	_	_			IOC[4:0]		
	TIER_5	_	_	_	_	_	TGIE5U	TGIE5V	TGIE5W
	TSR_5	_	_	_	_	_	CMFU5	CMFV5	CMFW5
	TSTR_5	_	_	_	_	_	CSTU5	CSTV5	CSTW5
	TCNTU_5								
	TCNTV_5								
	TCNTW_5								
	TGRU_5								
	TGRV_5								
	TGRW_5								
	TCNTCMPCLR	_	_	_	_	_	CMPCLR5U	CMPCLR5V	CMPCLR5W
	TSTR	CST4	CST3	_	_	_	CST2	CST1	CST0
	TSYR	SYNC4	SYNC3	_	_	_	SYNC2	SYNC1	SYNC0
	TCSYSTR	SCH0	SCH1	SCH2	SCH3	SCH4	_	SCH3S	SCH4S
	TRWER	_	_	_	_	_	_	_	RWE
	TOER	_	_	OE4D	OE4C	OE3D	OE4B	OE4A	OE3B
	TOCR1	_	PSYE	_	_	TOCL	TOCS	OLSN	OLSP
	TOCR2	BF[1:0]	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
	TGCR	_	BDC	N	Р	FB	WF	VF	UF
	TCDR								

†	31/23/15/7	30/22/14/6	29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
TDDR								
TCNTS								
TCBR								
TITCR	T3AEN		3ACOR[2:0]		T4VEN		4VCOR[2:0]	
TITCNT	_		3ACNT[2:0]		_		4VCNT[2:0]	
TBTER	_	-	_	_	_	_	BTE	[1:0]
TDER	_		_	_	_	_	_	TDER
TWCR	CCE	1	_	_	_	_	SCC	WRE
TOLBR		1	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
TCR_3S		CCLR[2:0]		CKE	G[1:0]		TPSC[2:0]	
TMDR_3S	_	_	BFB	BFA		MD	[3:0]	
TIORH_3S		IOB	[3:0]			IOA	[3:0]	
TIORL_3S		IOD	[3:0]			IOC		
TIER_3S	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
TSR_3S	TCFD		_	TCFV	TGFD	TGFC	TGFB	TGFA
TCNT_3S								
TGRA_3S								
TGRB_3S								
TGRC_3S								
TGRD_3S								
TBTM_3S	_	_	_	_	_	_	TTSB	TTSA
TCR_4S		CCLR[2:0]	l	CKE	G[1:0]		TPSC[2:0]	
TMDR_4S	_	_	BFB	BFA		MD	[3:0]	
TIORH_4S		IOB	[3:0]	I		IOA	[3:0]	
TIORL_4S								
TIER_4S	TTGE	TTGE2	_	TCIEV	TGIED	TGIEC		TGIEA
TSR_4S		_	_	TCFV	TGFD		TGFB	TGFA
TCNT_4S								
	TCBR TITCR TITCNT TBTER TDER TWCR TOLBR TCR_3S TMDR_3S TIORH_3S TIORL_3S TIER_3S TSR_3S TCNT_3S TGRA_3S TGRD_3S TGRD_3S TGRD_4S TGRD_3S TGRD_4S TMDR_4S TIORL_4S TIORL_4S TIORL_4S TIORL_4S TIORL_4S TIER_4S TSR_4S	TCBR TITCR T3AEN TITCNT — TBTER — TDER — TWCR CCE TOLBR — TCR_3S TMDR_3S — TIORH_3S TIORL_3S TIER_3S TTGE TSR_3S TCFD TCNT_3S TGRA_3S TGRA_3S TGRA_3S TGRA_4S TGRD_4S TMDR_4S — TCR_4S TMDR_4S TIORL_4S TIORL_4S TIORL_4S TIER_4S TTGE TSR_4S TCFD	TCBR TITCR T3AEN TITCNT — TBTER — — TDER — — TWCR CCE — TOLBR — — TCR_3S CCLR[2:0] TMDR_3S — — TIORH_3S IOB TIORL_3S TTGE — TSR_3S TCFD — TCNT_3S TGRA_3S TGRA_3S TGRA_3S TGRA_3S TGRA_3S TGRA_3S TGRD_3S TGRD_3S	TCBR TITCR T3AEN 3ACOR[2:0] TITCNT — 3ACNT[2:0] TBTER — — — — TDER — — — — TWCR CCE — — — TOLBR — OLS3N TCR_3S CCLR[2:0] TMDR_3S — BFB TIORH_3S IOD[3:0] TIER_3S TTGE — — TCNT_3S TCFD — — TCNT_3S TGRA_3S — — — — TGRA_3S — — — — TCR_4S CCLR[2:0] TMDR_4S — — — — TGR_4S — — — — TGR_4S — — — — TCR_4S CCLR[2:0] TMDR_4S — — — — TCR_4S CCLR[2:0] TMDR_4S — — BFB TIORH_4S IOD[3:0] TIER_4S TTGE — — — TCR_4S CCLR[2:0] TMDR_4S — — BFB TIORH_4S IOD[3:0] TIER_4S TTGE TTGE2 — TSR_4S TCFD — —	TCBR TITCR T3AEN 3ACOR[2:0] TITCNT	TCBR TITCR T3AEN 3ACOR[2:0] T4VEN TITCNT — 3ACNT[2:0] — TBTER — — — — — — TDER — — — — — — TWCR CCE — — — — — TOLBR — — OLS3N OLS3P OLS2N TCR_3S CCLR[2:0] CKEG[1:0] TMDR_3S — BFB BFA TIORL_3S IOB[3:0] TIER_3S TTGE — TCIEV TGIED TSR_3S TCFD — TCFV TGFD TGRD_3S — — BFB BFA TGRD_3S — — — — — — TGRD_3S — — — — — — — — TGRD_3S — — — — — — — — TGRD_3S — — — — — — — TGRD_4S — BFB BFA TIORL_4S — BFB BFA TIORL_4S IOB[3:0] TIORL_4S IOD[3:0] TIER_4S TTGE TTGE2 — TCIEV TGIED TSR_4S TCFD — — TCFV TGFD	TCBR TITCR T3AEN 3ACOR[2:0] TITVEN TITCNT	TCBR TITCR T3AEN 3ACOR[2:0] T4VEN 4VCOR[2:0] TITCNT - 3ACNT[2:0] - 4VCNT[2:0] TBTER

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
MTU2S	TGRA_4S								
	TGRB_4S								
	TGRC_4S								
	TGRD_4S								
	TBTM_4S	_	_	_	_	_	_	TTSB	TTSA
	TADCRS	BF[1:0]	_	_	_	_	_	_
		UT4AE	DT4AE	UT4BE	DT4BE	ITA3AE	ITA4VE	ITB3AE	ITB4VE
	TADCORA_4S								
	TADCORB_4S								
	TADCOBRA_4S								
	TADCOBRB_4S								
	TCRU_5S	_	_	_	_				C[1:0]
	TCRV_5S	_	_	_	_				C[1:0]
	TCRW_5S	_	_	_	_	_	-	TPSC	C[1:0]
	TIORU_5S	_	_	_			IOC[4:0]		
	TIORV_5S	_	_	_			IOC[4:0]		
	TIORW_5S	_	_	_		1	IOC[4:0] TGIE5U	TOLESY	TGIE5W
	TIER_5S	_	_	_	_	_	CMFU5	TGIE5V CMFV5	CMFW5
	TSR_5S TSTR_5S						CSTU5	CSTV5	CSTW5
	TCNTU_5S	_	_	_		_	03103	03173	CSTWS
	10110_55								
	TCNTV_5S								
	TCNTW_5S								
_									
	TGRU_5S								

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
MTU2S	TGRV_5S								
	TGRW_5S								
	TCNTCMPCLRS	_	1	_	_	_	CMPCLR5U	CMPCLR5V	CMPCLR5W
	TSTRS	CST4	CST3	_	_	_	CST2	CST1	CST0
	TSYRS	SYNC4	SYNC3	_	_	_	SYNC2	SYNC1	SYNC0
	TRWERS	_	_	_	_	_	_	_	RWE
	TOERS	_	_	OE4D	OE4C	OE3D	OE4B	OE4A	OE3B
	TOCR1S	_	PSYE	_	_	TOCL	TOCS	OLSN	OLSP
	TOCR2S	BF[1:0]	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
	TGCRS	_	BDC	N	Р	FB	WF	VF	UF
	TCDRS								
	TDDRS								
	TCNTSS								
	TCBRS								
	TITCRS	T3AEN		3ACOR[2:0]		T4VEN		4VCOR[2:0]	
	TITCNTS	_		3ACNT[2:0]		_		4VCNT[2:0]	
	TBTERS	_	_	_	_	_	_	ВТЕ	[1:0]
	TDERS	_	_	_	_	_	_	_	TDER
	TSYCRS	CE0A	CE0B	CE0C	CE0D	CE1A	CE1B	CE2A	CE2B
	TWCRS	CCE	_	_	_	_	_	SCC	WRE
	TOLBRS	_		OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
POE2	ICSR1	POE3F	POE2F	POE1F	POE0F	_	_	_	PIE1
		POE3	M[1:0]	POE2	M[1:0]	POE1	M[1:0]	POE0	M[1:0]
	OCSR1	OSF1	_	_	_	_	_	OCE1	OIE1
		_		_	_	_	_	_	_
	ICSR2	POE7F	POE6F	POE5F	POE4F	_	_	_	PIE2
		POE7	M[1:0]	POE6	M[1:0]	POE5	M[1:0]	POE4	M[1:0]
	OCSR2	OSF2	_	_	_	_	_	OCE2	OIE2
		_		_	_	_	_	_	_
	ICSR3	_	_	_	POE8F	_	_	POE8E	PIE3
		_	_	_	_	_	_	POE8	M[1:0]

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
POE2	SPOER	_	_	_	_	_	MTU2SHIZ	MTU2 CH0HIZ	MTU2 CH34HIZ
	POECR1	_	_	_	_	MTU2PE3ZE	MTU2PE2ZE	MTU2PE1ZE	MTU2PE0ZE
	POECR2	_	MTU2 P1CZE	MTU2 P2CZE	MTU2 P3CZE	_	MTU2S SP1CZE	MTU2S SP2CZE	MTU2S SP3CZE
		_	MTU2S SP4CZE	MTU2S SP5CZE	MTU2S SP6CZE	_	MTU2S SP7CZE	MTU2S SP8CZE	MTU2S SP9CZE
CMT	CMSTR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	STR1	STR0
	CMCSR_0	_	_	_	_	_	_	_	_
		CMF	CMIE	_	_	_	_	CKS	6[1:0]
	CMCNT_0								
	CMCOR_0								
	CMCSR_1								
		CMF	CMIE	_	_	_	_	CKS	[1:0]
	CMCNT_1								
	CMCOR_1								
WDT	WTCSR	IOVF	WT/IT	TME	_	_		CKS[2:0]	
	WTCNT								
	WRCSR	WOVF	RSTE	RSTS	_	_	_	_	_
SCI	SCSMR_0	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS	6[1:0]
(channel 0)	SCBRR_0								
	SCSCR_0	TIE	RIE	TE	RE	MPIE	TEIE	CKE	[1:0]
	SCTDR_0								
	SCSSR_0	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
	SCRDR_0								
	SCSDCR_0	_	_	_	_	DIR	_	_	_
	SCSPTR_0	EIO	_	_	_	SPB1IO	SPB1DT	_	SPB0DT
SCI	SCSMR_1	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS	5[1:0]
(channel 1)	SCBRR_1								
	SCSCR_1	TIE	RIE	TE	RE	MPIE	TEIE	CKE	[1:0]
	SCTDR_1								
	SCSSR_1	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
SCI	SCRDR_1								
(channel 1)	SCSDCR_1	_	_	_	_	DIR	_	_	_
	SCSPTR_1	EIO	_	_	_	SPB1IO	SPB1DT	_	SPB0DT
SCI	SCSMR_2	C/Ā	CHR	PE	O/E	STOP	MP	CKS	[1:0]
(channel 2)	SCBRR_2								
	SCSCR_2	TIE	RIE	TE	RE	MPIE	TEIE	CKE	[1:0]
	SCTDR_2								
	SCSSR_2	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
	SCRDR_2								
	SCSDCR_2	_	_	_	_	DIR	_	_	_
	SCSPTR_2	EIO	_	_	_	SPB1IO	SPB1DT	_	SPB0DT
SCI	SCSMR_4	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS	[1:0]
(channel 4)	SCBRR_4								
	SCSCR_4	TIE	RIE	TE	RE	MPIE	TEIE	CKE	[1:0]
	SCTDR_4								
	SCSSR_4	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
	SCRDR_4								
	SCSDCR_4	_	_	_	_	DIR	_	_	_
	SCSPTR_4	EIO	_	_	_	SPB1IO	SPB1DT	_	SPB0DT
SCIF	SCSMR_3	_	_	_	_	_	_	_	_
		C/Ā	CHR	PE	O/Ē	STOP	_	CKS	[1:0]
	SCBRR_3								
	SCSCR_3	_	_	_	_	_	_	_	_
		TIE	RIE	TE	RE	REIE	_	CKE	[1:0]
	SCFTDR_3								
	SCFSR_3		PER	[3:0]	I.		FER	[3:0]	
		ER	TEND	TDFE	BRK	FER	PER	RDF	DR
	SCFRDR_3								
	SCFCR_3	_	_	_	_	_	_	_	_
		RTRO	G[1:0]	TTRO	G[1:0]	_	TFRST	RFRST	LOOP
	SCFDR_3	_	_	_		I.	T[4:0]		
		_	_	_			R[4:0]		
	SCSPTR_3	_	_	_	_	_	_	_	_
		_	_	_	_	SCKIO	SCKDT	SPB2IO	SPB2DT
	SCLSR_3	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	ORER
	SCSEMR_3	ABCS	_	_	_	_	_	_	_

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
SSU	SSCRH	MSS	BIDE	_	SOL	SOLP	_	CSS	[1:0]
	SSCRL	_	SSUMS	SRES	_	_	_	DATS	S[1:0]
	SSMR	MLS	CPOS	CPHS	_	_		CKS[2:0]	
	SSER	TE	RE	_	_	TEIE	TIE	RIE	CEIE
	SSSR	_	ORER	_	_	TEND	TDRE	RDRF	CE
	SSCR2	SDOS	SSCKOS	scsos	TENDSTS	SCSATS	SSODTS	_	_
	SSTDR0								
	SSTDR1								
	SSTDR2								
	SSTDR3								
	SSRDR0								
	SSRDR1								
	SSRDR2								
	SSRDR3								
IIC3	ICCR1	ICE	RCVD	MST	TRS		CKS	[3:0]	I
	ICCR2	BBSY	SCP	SDAO	SDAOP	SCLO	_	IICRST	_
	ICMR	MLS	_	_	_	BCWP	BC[2:0]		l
	ICIER	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT
	ICSR	TDRE	TEND	RDRF	NACKF	STOP	AL/OVE	AAS	ADZ
	SAR			I.	SVA[6:0]	I	I		FS
	ICDRT								
	ICDRR								
	NF2CYC	_	_	_	_	_	_	_	NF2CYC
ADC	ADCR_0	ADST	ADCS	ACE	ADIE	_	_	TRGE	EXTRG
	ADSR_0	_	_	_	_	_	_	_	ADF
	ADSTRGR_0	_	STR6	STR5	STR4	STR3	STR2	STR1	STR0
	ADANSR_0	_	_	_	_	ANS3	ANS2	ANS1	ANS0
	ADBYPSCR_0	_	_	_	_	_	_	OFC	SH
	ADDR0	_	_	_	_	ADD11	ADD10	ADD9	ADD8
		ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
	ADDR1	_	_	_	_	ADD11	ADD10	ADD9	ADD8
		ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
	ADDR2	_	_	_	_	ADD11	ADD10	ADD9	ADD8
		ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
	ADDR3	_	_	_	_	ADD11	ADD10	ADD9	ADD8
		ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
	ADCR_1	ADST	ADCS	ACE	ADIE	_	_	TRGE	EXTRG

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
ADC	ADSR_1	_	_	_	_	_	_	_	ADF
	ADSTRGR_1	_	STR6	STR5	STR4	STR3	STR2	STR1	STR0
	ADANSR_1	_	_	_	_	ANS3	ANS2	ANS1	ANS0
	ADBYPSCR_1	_	_	_	_	_	_	OFC	_
	ADDR4	_	_	_	_	ADD11	ADD10	ADD9	ADD8
		ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
	ADDR5	_	_	_	_	ADD11	ADD10	ADD9	ADD8
		ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
	ADDR6	_	_	_	_	ADD11	ADD10	ADD9	ADD8
		ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
	ADDR7	_	_	_	_	ADD11	ADD10	ADD9	ADD8
		ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
	ADCR_2	ADST	ADCS	ACE	ADIE	_	_	TRGE	EXTRG
	ADSR_2	_	_	_	_	_	_	_	ADF
	ADSTRGR_2	_	STR6	STR5	STR4	STR3	STR2	STR1	STR0
	ADANSR_2	_	_	_	_	ANS3	ANS2	ANS1	ANS0
	ADBYPSCR_2	_	_	_	_	_	_	OFC	_
	ADDR8	_	_	_	_	ADD11	ADD10	ADD9	ADD8
		ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
	ADDR9	_	_	_	_	ADD11	ADD10	ADD9	ADD8
		ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
	ADDR10	_	_	_	_	ADD11	ADD10	ADD9	ADD8
		ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
	ADDR11	_	_	_	_	ADD11	ADD10	ADD9	ADD8
		ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
DAC	DADR0								
	DADR1								
	DACR	DAOE1	DAOE0	DAE	_	_	_	_	_
RCAN-ET	MCR	MCR15	MCR14	_	_	_		TST[2:0]	
		MCR7	MCR6	MCR5	_	_	MCR2	MCR1	MCR0
	GSR	_	_	_	_	_	_	_	_
		_	_	GSR5	GSR4	GSR3	GSR2	GSR1	GSR0
	BCR1		TSG ⁻	1[3:0]		_		TSG2[2:0]	
		_	_	SJW	/ [1:0]	_	_	_	BSP
	BCR0	_	_	_	_	_	_	_	_
	BRP[7:0]								

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
RCAN-ET	IRR	_	_	IRR13	IRR12	_	_	IRR9	IRR8			
		IRR7	IRR6	IRR5	IRR4	IRR3	IRR2	IRR1	IRR0			
	IMR	IMR15	IMR14	IMR13	IMR12	IMR11	IMR10	IMR9	IMR8			
		IMR7	IMR6	IMR5	IMR4	IMR3	IMR2	IMR1	IMR0			
	TEC/REC	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0			
		REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0			
	TXPR1, 0		TXPR1[15:8]									
			TXPR1[7:0]									
			TXPR0[15:8]									
			TXPR0[7:1]									
	TXCR0				TXCR	0[15:8]						
		TXCR0[7:1]										
	TXACK0		TXACK0[15:8]									
			TXACK0[7:1]									
	ABACK0				ABAC	(0[15:8]			ı			
			ABACK0[7:1] —									
	RXPR0	RXPR0[15:8]										
	25220	RXPR0[7:0]										
	RFPR0	RFPR0[15:8] RFPR0[7:0]										
	MBIMR0											
	INIDIINIDO					R0[15:8] R0[7:0]						
	UMSR0					0[15:8]						
	OWISHO					R0[7:0]						
RCAN-ET	MB[0].	IDE	RTR		OWOI		STDID[10:6]	1				
(MCR15 = 1)	CONTROL0H	152		STDI	l D[5:0]		01212[10.0]		[17:16]			
RCAN-ET	MB[0].	_				STDID[10:4]	1		,			
(MCR15 = 0)	CONTROL0H		STDI	D[3:0]		RTR	IDE	EXTID	[17:16]			
RCAN-ET	MB[0].				EXTIC	I D[15:8]						
	CONTROL0L	EXTID[7:0]										
RCAN-ET	MB[0].	IDE_LAFM	_	_		STI	DID_LAFM[1	0:6]				
(MCR15 = 1)	LAFMH			STDID_L	AFM[5:0]			EXTID_LA	AFM[17:16]			
RCAN1-ET	MB[0].	_			STI	DID_LAFM[1	0:4]	1				
(MCR15 = 0)	LAFMH		STDID_L	.AFM[3:0]		_	IDE_LAFM	EXTID_LA	AFM[17:16]			
RCAN-ET	MB[0].				EXTID_L	AFM[15:8]						
	LAFML	EXTID_LAFM[7:0]										

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
RCAN-ET	MB[0]. MSG_DATA [0]				MSG_E	DATA_0						
	MB[0]. MSG_DATA [1]				MSG_[OATA_1						
	MB[0]. MSG_DATA [2]				MSG_[DATA_2						
	MB[0]. MSG_DATA [3]		MSG_DATA_3									
	MB[0]. MSG_DATA [4]				MSG_E	DATA_4						
	MB[0]. MSG_DATA [5]				MSG_E	DATA_5						
	MB[0]. MSG_DATA [6]				MSG_E	DATA_6						
	MB[0]. MSG_DATA [7]		MSG_DATA_7									
	MB[0]. CONTROL1H	1	1	NMC	_			MBC[2:0]				
	MB[0]. CONTROL1L	ı	ı	_	_		DLC	[3:0]				
RCAN-ET	MB[1].	IDE	RTR	_			STDID[10:6]					
(MCR15 = 1)	CONTROL0H			STDI	D[5:0]			EXTID	[17:16]			
RCAN-ET	MB[1].	1				STDID[10:4]						
(MCR15 = 0)	CONTROL0H		STDII	D[3:0]		RTR	IDE	EXTID	[17:16]			
RCAN-ET	MB[1].				EXTID	0[15:8]		l				
	CONTROL0L				EXTII	D[7:0]						
RCAN-ET	MB[1].	IDE_LAFM	_	_			DID_LAFM[1	0:61				
(MCR15 = 1)	LAFMH			STDID L	L .AFM[5:0]			_	AFM[17:16]			
RCAN1-ET	MB[1].	_				DID_LAFM[1	0:4]					
(MCR15 = 0)		STDID_LAFM[3:0] — IDE_LAFM EXTID_LAFM[17:16]										
RCAN-ET	MB[1].				EXTID_L	L AFM[15:8]						
	LAFML	EXTID_LAFM[7:0]										
	MB[1]. MSG_DATA [0]					DATA_0						

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
RCAN-ET	MB[1]. MSG_DATA [1]				MSG_E	DATA_1					
	MB[1]. MSG_DATA [2]				MSG_[DATA_2					
	MB[1]. MSG_DATA [3]				MSG_[DATA_3					
	MB[1]. MSG_DATA [4]				MSG_[OATA_4					
	MB[1]. MSG_DATA [5]		MSG_DATA_5								
	MB[1]. MSG_DATA [6]		MSG_DATA_6								
	MB[1]. MSG_DATA [7]				MSG_[OATA_7					
	MB[1]. CONTROL1H	_	- NMC ATX DART MBC[2:0]								
	MB[1]. CONTROL1L	_	_	_	_		DLC	[3:0]			
	MB[2].			Sar	ne bit config	uration as M	B[1]				
	MB[3].↓			Sar	ne bit config	uration as M	B[1]				
					(Di	tto)					
	MB[13].			Sar	ne bit config	uration as M	B[1]				
	MB[14].			Sar	ne bit config	uration as M	B[1]				
	MB[15].			Sar	ne bit config	uration as M	B[1]				
PFC	PAIORH	_	_	_	_	_	_	_	_		
		PA23IOR	PA22IOR	PA21IOR	_	_	_	_	_		
	PAIORL	PA15IOR	PA14IOR	PA13IOR	PA12IOR	PA11IOR	PA10IOR	PA9IOR	PA8IOR		
		PA7IOR	PA6IOR	PA5IOR	ASIOR PA4IOR PA3IOR PA2IOR PA1IOR PA0I						
	PACRH2	_	ı	PA23MD[2:0]	_	ı	PA22MD[2:0]		
		_	ı	PA21MD[2:0]	_	_	_	_		
	PACRL4	_		PA15MD[2:0	-	_	ı	PA14MD[2:0]		
		_		PA13MD[2:0	-	_	PA12MD[2:0]				
	PACRL3	_	ı	PA11MD[2:0]	_	— PA10MD[2:0]				
		- PA9MD[2:0] - PA8MD[2:0]									

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
PFC	PACRL2	_		PA7MD[2:0]		_		PA6MD[2:0]		
		_		PA5MD[2:0]		_		PA4MD[2:0]		
	PACRL1	_		PA3MD[2:0]		_		PA2MD[2:0]		
		_		PA1MD[2:0]		_		PA0MD[2:0]		
	PAPCRH	_	_	_	_	_	_	_	_	
		PA23PCR	PA22PCR	PA21PCR	_	_	_	_		
	PAPCRL	PA15PCR	PA14PCR	PA13PCR	PA12PCR	PA11PCR	PA10PCR	PA9PCR	PA8PCR	
		PA7PCR	PA6PCR	PA5PCR	PA4PCR	PA3PCR	PA2PCR	PA1PCR	PA0PCR	
	PBIORH	_	_	_	_	_	_	_	_	
		_	_	_	_	PB19IOR	PB18IOR	PB17IOR	PB16IOR	
	PBIORL	PB15IOR	PB14IOR	PB13IOR	PB12IOR	PB11IOR	PB10IOR	PB9IOR	PB8IOR	
		PB7IOR	PB6IOR	_	_	PB3IOR	PB2IOR	PB1IOR	PB0IOR	
	PBCRH1	_	ı	PB19MD[2:0]	_	1	PB18MD[2:0]	
		_	ı	PB17MD[2:0]	_	1	PB16MD[2:0]	
	PBCRL4	_	ı	PB15MD[2:0]	_	PB14MD[2:0]			
		_	ı	PB13MD[2:0]	_	1	PB12MD[2:0]	
РВ	PBCRL3	_	PB11MD[2:0]			_	1	PB10MD[2:0]	
		_	PB9MD[2:0]			_		PB8MD[2:0]		
	PBCRL2	_		PB7MD[2:0]		_		PB6MD[2:0]		
		_	_	_	_	_	_	_	_	
	PBCRL1	_		PB3MD[2:0]		_		PB2MD[2:0]		
		_		PB1MD[2:0]		_		PB0MD[2:0]		
	PBPCRH	_	1	_	_	_	1	_	1	
		_	_	_	_	PB19PCR	PB18PCR	PB17PCR	PB16PCR	
	PBPCRL	PB15PCR	PB14PCR	PB13PCR	PB12PCR	PB11PCR	PB10PCR	PB9PCR	PB8PCR	
		PB7PCR	PB6PCR	_	_	_	1	PB1PCR	PB0PCR	
	PCIORL	PC15IOR	PC14IOR	PC13IOR	PC12IOR	PC11IOR	PC10IOR	PC9IOR	PC8IOR	
		PC7IOR	PC6IOR	PC5IOR	PC4IOR	PC3IOR	PC2IOR	PC1IOR	PC0IOR	
	PCCRL4	_	F	PC15MD[2:0]	_		PC14MD[2:0]	
		_	F	PC13MD[2:0]	_		PC12MD[2:0]	
	PCCRL3	_	F	PC11MD[2:0]	_		PC10MD[2:0]	
		_		PC9MD[2:0]		_		PC8MD[2:0]		
	PCCRL2			PC7MD[2:0]			PC6MD[2:0]			
			PC5MD[2:0]				PC4MD[2:0]			
	PCCRL1	_	PC3MD[2:0]			_		PC2MD[2:0]		
				PC1MD[2:0]		_		PC0MD[2:0]		

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
PFC	PCPCRL	PC15PCR	PC14PCR	PC13PCR	PC12PCR	PC11PCR	PC10PCR	PC19PCR	PC8PCR	
		PC7PCR	PC6PCR	PC5PCR	PC4PCR	PC3PCR	PC2PCR	PC1PCR	PC0PCR	
	PDIORH	PD31IOR	PD30IOR	PD29IOR	PD28IOR	PD27IOR	PD26IOR	PD25IOR	PD24IOR	
		PD23IOR	PD22IOR	PD21IOR	PD20IOR	PD19IOR	PD18IOR	PD17IOR	PD16IOR	
	PDIORL	PD15IOR	PD14IOR	PD13IOR	PD12IOR	PD11IOR	PD10IOR	PD9IOR	PD8IOR	
		PD7IOR	PD6IOR	PD5IOR	PD4IOR	PD3IOR	PD2IOR	PD1IOR	PD0IOR	
	PDCRH4	_	I	PD31MD[2:0]	_	I	PD30MD[2:0)]	
		_	I	PD29MD[2:0]	_	I	PD28MD[2:0)]	
	PDCRH3	_	I	PD27MD[2:0]	_	I	PD26MD[2:0)]	
		_	ı	PD25MD[2:0]	_	I	PD24MD[2:0)]	
	PDCRH2	_	ı	PD23MD[2:0]	_	PD22MD[2:0]			
		_	ı	PD21MD[2:0]	_	PD20MD[2:0]			
	PDCRH1	_	ı	PD19MD[2:0]	_	I	PD18MD[2:0)]	
		_	ı	PD17MD[2:0]	_	I	PD16MD[2:0)]	
	PDCRL4		ı	PD15MD[2:0]	_	PD14MD[2:0]			
F		_	I	PD13MD[2:0]	_	PD12MD[2:0]			
	PDCRL3	_	ı	PD11MD[2:0]	_	ı	PD10MD[2:0)]	
		_		PD9MD[2:0]		_		PD8MD[2:0]		
	PDCRL2	_		PD7MD[2:0]		_		PD6MD[2:0]		
		_		PD5MD[2:0]		_	PD4MD[2:0]			
	PDCRL1	_		PD3MD[2:0]		_	PD2MD[2:0]			
		_		PD1MD[2:0]		_		PD0MD[2:0]		
	PDPCRH	PD31PCR	PD30PCR	PD29PCR	PD28PCR	PD27PCR	PD26PCR	PD25PCR	PD24PCR	
		PD23PCR	PD22PCR	PD21PCR	PD20PCR	PD19PCR	PD18PCR	PD17PCR	PD16PCR	
	PDPCRL	PD15PCR	PD14PCR	PD13PCR	PD12PCR	PD11PCR	PD10PCR	PD9PCR	PD8PCR	
		PD7PCR	PD6PCR	PD5PCR	PD4PCR	PD3PCR	PD2PCR	PD1PCR	PD0PCR	
	PEIORL	PE15IOR	PE14IOR	PE13IOR	PE12IOR	PE11IOR	PE10IOR	PE9IOR	PE8IOR	
		PE7IOR	PE6IOR	PE5IOR	PE4IOR	PE3IOR	PE2IOR	PE1IOR	PE0IOR	
	PECRL4	_	I	PE15MD[2:0]	_		PE14MD[2:0]	
		_	1	PE13MD[2:0]	_	1	PE12MD[2:0]	
	PECRL3	_	1	PE11MD[2:0]	_	1	PE10MD[2:0]	
		_		PE9MD[2:0]		_		PE8MD[2:0]		
	PECRL2			PE7MD[2:0]		_	PE6MD[2:0]			
		_		PE5MD[2:0]		_	PE4MD[2:0]			
	PECRL1	_		PE3MD[2:0]				PE2MD[2:0]		
		_		PE1MD[2:0]		_		PE0MD[2:0]		

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
PFC	HCPCR	_	_	_	_	_	_	_	_
		_	_	_	_	MZIZDH	MZIZDL	MZIZEH	MZIZEL
	IFCR	_	_	_	_	_	_	_	_
		_	_	_	_	IRQMD3	IRQMD2	IRQMD1	IRQMD0
	PEPCRL	PE15PCR	PE14PCR	PE13PCR	PE12PCR	PE11PCR	PE10PCR	PE9PCR	PE8PCR
		PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR	PE0PCR
I/O port	PADRH	_	_	_	_	_	_	_	_
		PA23DR	PA22DR	PA21DR	_	_	_	_	_
	PADRL	PA15DR	PA14DR	PA13DR	PA12DR	PA11DR	PA10DR	PA9DR	PA8DR
		PA7DR	PA6DR	PA5DR	PA4DR	PA3DR	PA2DR	PA1DR	PA0DR
	PAPRH	_	_	_	_	_	_	_	_
		PA23PR	PA22PR	PA21PR	_	_	_	_	_
	PAPRL	PA15PR	PA14PR	PA13PR	PA12PR	PA11PR	PA10PR	PA9PR	PA8PR
		PA7PR	PA6PR	PA5PR	PA4PR	PA3PR	PA2PR	PA1PR	PA0PR
	PBDRH	_	_	_	_	_	_	_	_
		_	_	_	_	PB19DR	PB18DR	PB17DR	PB16DR
	PBDRL	PB15DR	PB14DR	PB13DR	PB12DR	PB11DR	PB10DR	PB9DR	PB8DR
		PB7DR	PB6DR	_	_	PB3DR	PB2DR	PB1DR	PB0DR
	PBPRH	_	_	_	_	_	_	_	_
		_	_	_	_	PB19PR	PB18PR	PB17PR	PB16PR
	PBPRL	PB15PR	PB14PR	PB13PR	PB12PR	PB11PR	PB10PR	PB9PR	PB8PR
		PB7PR	PB6PR	_	_	PB3PR	PB2PR	PB1PR	PB0PR
	PCDRL	PC15DR	PC14DR	PC13DR	PC12DR	PC11DR	PC10DR	PC9DR	PC8DR
		PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR	PC0DR
	PCPRL	PC15PR	PC14PR	PC13PR	PC12PR	PC11PR	PC10PR	PC9PR	PC8PR
		PC7PR	PC6PR	PC5PR	PC4PR	PC3PR	PC2PR	PC1PR	PC0PR
	PDDRH	PD31DR	PD30DR	PD29DR	PD28DR	PD27DR	PD26DR	PD25DR	PD24DR
		PD23DR	PD22DR	PD21DR	PD20DR	PD19DR	PD18DR	PD17DR	PD16DR
	PDDRL	PD15DR	PD14DR	PD13DR	PD12DR	PD11DR	PD10DR	PD9DR	PD8DR
		PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR
	PDPRH	PD31PR	PD30PR	PD29PR	PD28PR	PD27PR	PD26PR	PD25PR	PD24PR
		PD23PR	PD22PR	PD21PR	PD20PR	PD19PR	PD18PR	PD17PR	PD16PR
	PDPRL	PD15PR	PD14PR	PD13PR	PD12PR	PD11PR	PD10PR	PD9PR	PD8PR
		PD7PR	PD6PR	PD5PR	PD4PR	PD3PR	PD2PR	PD1PR	PD0PR
	PEDRL	PE15DR	PE14DR	PE13DR	PE12DR	PE11DR	PE10DR	PE9DR	PE8DR
		PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
I/O port	PEPRL	PE15PR	PE14PR	PE13PR	PE12PR	PE11PR	PE10PR	PE9PR	PE8PR
		PE7PR	PE6PR	PE5PR	PE4PR	PE3PR	PE2PR	PE1PR	PE0PR
	PFDRL	_	_	_	_	PF11DR	PF10DR	PF9DR	PF8DR
		PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR
USB	USBIFR0	BRST	EP1FULL	EP2TR	EP2EMPTY	SETUPTS	EP0oTS	EP0iTR	EP0iTS
	USBIFR1	_	_	_	_	VBUSMN	EP3TR	EP3TS	VBUSF
	USBEPDR0i	D7	D6	D5	D4	D3	D2	D1	D0
	USBEPDR0o	D7	D6	D5	D4	D3	D2	D1	D0
	USBTRG	_	EP3PKTE	EP1RDFN	EP2PKTE	_	EP0sRDFN	EP0oRDFN	EP0iPKTE
	USBFCLR	_	EP3CLR	EP1CLR	EP2CLR	_	_	EP0oCLR	EP0iCLR
	USBEPSZ0o	_	_	_	_	_	_	_	_
	USBEPDR0s	D7	D6	D5	D4	D3	D2	D1	D0
	USBDASTS	_	_	EP3DE	EP2DE	_	_	_	EO0iDE
	USBISR0	BRST	EP1FULL	EP2TR	EP2EMPTY	SETUPTS	EP0oTS	EP0iTR	Ep0iTS
	USBEPSTL	_	_	_	ASCE	EP3STL	EP2STL	EP1STL	EP0STL
	USBIER0	BRST	EP1FULL	EP2TR	EP2EMPTY	SETUPTS	EP0oTS	EP0iTR	Ep0iTS
	USBIER1	_	_	_	_	_	EP3TR	EP3TS	VBUSF
	USBEPSZ1	_	_	_	_	_	_	_	_
	USBISR1	_	_	_	_	_	EP3TR	EP3TS	VBUSF
	USBDMAR	_	_	_	_	_	_	EP2DMAE	EP1DMAE
	USBEPDR3	D7	D6	D5	D4	D3	D2	D1	D0
	USBEPDR1	D7	D6	D5	D4	D3	D2	D1	D0
	USBEPDR2	D7	D6	D5	D4	D3	D2	D1	D0
FLASH	FCCS	FWE	MAT	_	FLER	_	_	_	SCO
	FPCS	_	_	_	_	_	_	_	PPVS
	FECS	_	_	_	_	_	_	_	EPVB
	FKEY	K7	K6	K5	K4	K3	K2	K1	K0
	FMATS	MS7	MS6	MS5	MS4	MS3	MS2	MS1	MS0
	FTDAR	TDER	TDA6	TDA5	TDA4	TDA3	TDA2	TDA1	TDA0
	RCCR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	RCF	_	_	_

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Power-	STBCR	STBY	_	_	_	_	_	_	_
down mode	STBCR2	MSTP10	MSTP9	MSTP8	_	_	_	MSTP4	_
	SYSCR1	_	_	_	_	RAME3	RAME2	RAME1	RAME0
	SYSCR2	_	_	_	_	RAMWE3	RAMWE2	RAMWE1	RAMWE0
	STBCR3	HIZ	MSTP36	MSTP35	MSTP34	MSTP33	MSTP32	MSTP31	_
	STBCR4	_	_	_	MSTP44	_	MSTP42	_	_
	STBCR5	MSTP57	MSTP56	MSTP55	_	MSTP53	MSTP52	MSTP51	MSTP50
	STBCR6	USBSEL	MSTP66	USBCLK	MSTP64	_	_	_	_
H-UDI	SDIR				TI[7	7:0]			
		_	_	_	_	_	_	_	_

Notes: 1. When normal memory, SRAM with byte selection, or MPX-I/O is the memory type

- 2. When burst ROM (clocked asynchronous) is the memory type
- 3. When SDRAM is the memory type
- 4. When burst ROM (clocked synchronous) is the memory type

30.3 Register States in Each Operating Mode

Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
CPG	FRQCR	Initialized*1	Retained	Retained	_	Retained
	MCLKCR	Initialized	Retained	Retained	_	Retained
	ACLKCR	Initialized	Retained	Retained	_	Retained
	OSCCR	Initialized	Retained	Retained	_	Retained
INTC	ICR0	Initialized	Retained	Retained	_	Retained
	ICR1	Initialized	Retained	Retained	_	Retained
	IRQRR	Initialized	Retained	Retained	_	Retained
	IBCR	Initialized	Retained	Retained	_	Retained
	IBNR	Initialized	Retained*2	Retained	_	Retained
	IPR01	Initialized	Retained	Retained	_	Retained
	IPR02	Initialized	Retained	Retained	_	Retained
	IPR05	Initialized	Retained	Retained	_	Retained
	IPR06	Initialized	Retained	Retained	_	Retained
	IPR07	Initialized	Retained	Retained	_	Retained
	IPR08	Initialized	Retained	Retained	_	Retained
	IPR09	Initialized	Retained	Retained	_	Retained
	IPR10	Initialized	Retained	Retained	_	Retained
	IPR11	Initialized	Retained	Retained	_	Retained
	IPR12	Initialized	Retained	Retained	_	Retained
	IPR13	Initialized	Retained	Retained	_	Retained
	IPR14	Initialized	Retained	Retained	_	Retained
	IPR15	Initialized	Retained	Retained	_	Retained
	IPR16	Initialized	Retained	Retained	_	Retained
	IPR17	Initialized	Retained	Retained	_	Retained
	IPR18	Initialized	Retained	Retained	_	Retained
	USDTENDRR	Initialized	Retained	Retained	_	Retained
UBC	BAR_0	Initialized	Retained	Retained	Retained	Retained
	BAMR_0	Initialized	Retained	Retained	Retained	Retained
	BBR_0	Initialized	Retained	Retained	Retained	Retained
	BAR_1	Initialized	Retained	Retained	Retained	Retained
			1		T)	

Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
UBC	BAMR_1	Initialized	Retained	Retained	Retained	Retained
	BBR_1	Initialized	Retained	Retained	Retained	Retained
	BAR_2	Initialized	Retained	Retained	Retained	Retained
	BAMR_2	Initialized	Retained	Retained	Retained	Retained
	BBR_2	Initialized	Retained	Retained	Retained	Retained
	BAR_3	Initialized	Retained	Retained	Retained	Retained
	BAMR_3	Initialized	Retained	Retained	Retained	Retained
	BBR_3	Initialized	Retained	Retained	Retained	Retained
	BRCR	Initialized	Retained	Retained	Retained	Retained
DTC	DTCERA	Initialized	Retained	Retained	Retained	Retained
	DTCERB	Initialized	Retained	Retained	Retained	Retained
	DTCERC	Initialized	Retained	Retained	Retained	Retained
	DTCERD	Initialized	Retained	Retained	Retained	Retained
	DTCERE	Initialized	Retained	Retained	Retained	Retained
	DTCCR	Initialized	Retained	Retained	Retained	Retained
	DTCVBR	Initialized	Retained	Retained	Retained	Retained
BSC	CMNCR	Initialized	Retained	Retained	_	Retained
	CS0BCR	Initialized	Retained	Retained	_	Retained
	CS1BCR	Initialized	Retained	Retained	_	Retained
	CS2BCR	Initialized	Retained	Retained	_	Retained
	CS3BCR	Initialized	Retained	Retained	_	Retained
	CS4BCR	Initialized	Retained	Retained	_	Retained
	CS5BCR	Initialized	Retained	Retained	_	Retained
	CS6BCR	Initialized	Retained	Retained	_	Retained
	CS7BCR	Initialized	Retained	Retained	_	Retained
	CS0WCR	Initialized	Retained	Retained	_	Retained
	CS1WCR	Initialized	Retained	Retained	_	Retained
	CS2WCR	Initialized	Retained	Retained	_	Retained
	CS3WCR	Initialized	Retained	Retained	_	Retained
	CS4WCR	Initialized	Retained	Retained	_	Retained
	CS5WCR	Initialized	Retained	Retained	_	Retained
	CS6WCR	Initialized	Retained	Retained	_	Retained

Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
BSC	CS7WCR	Initialized	Retained	Retained	_	Retained
	SDCR	Initialized	Retained	Retained	_	Retained
	RTCSR	Initialized	Retained (Flag processing continued)	Retained	_	Retained (Flag processing continued)
	RTCNT	Initialized	Retained (Count-up continued)	Retained	_	Retained (Count-up continued)
	RTCOR	Initialized	Retained	Retained	_	Retained
	BSCEHR	Initialized	Retained	Retained	_	Retained
DMAC	SAR_0	Initialized	Retained	Retained	Retained	Retained
	DAR_0	Initialized	Retained	Retained	Retained	Retained
	DMATCR_0	Initialized	Retained	Retained	Retained	Retained
	CHCR_0	Initialized	Retained	Retained	Retained	Retained
	RSAR_0	Initialized	Retained	Retained	Retained	Retained
	RDAR_0	Initialized	Retained	Retained	Retained	Retained
	RDMATCR_0	Initialized	Retained	Retained	Retained	Retained
	SAR_1	Initialized	Retained	Retained	Retained	Retained
	DAR_1	Initialized	Retained	Retained	Retained	Retained
	DMATCR_1	Initialized	Retained	Retained	Retained	Retained
	CHCR_1	Initialized	Retained	Retained	Retained	Retained
	RSAR_1	Initialized	Retained	Retained	Retained	Retained
	RDAR_1	Initialized	Retained	Retained	Retained	Retained
	RDMATCR_1	Initialized	Retained	Retained	Retained	Retained
	SAR_2	Initialized	Retained	Retained	Retained	Retained
	DAR_2	Initialized	Retained	Retained	Retained	Retained
	DMATCR_2	Initialized	Retained	Retained	Retained	Retained
	CHCR_2	Initialized	Retained	Retained	Retained	Retained
	RSAR_2	Initialized	Retained	Retained	Retained	Retained
	RDAR_2	Initialized	Retained	Retained	Retained	Retained
	RDMATCR_2	Initialized	Retained	Retained	Retained	Retained
	SAR_3	Initialized	Retained	Retained	Retained	Retained

Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
DMAC	DAR_3	Initialized	Retained	Retained	Retained	Retained
	DMATCR_3	Initialized	Retained	Retained	Retained	Retained
	CHCR_3	Initialized	Retained	Retained	Retained	Retained
	RSAR_3	Initialized	Retained	Retained	Retained	Retained
	RDAR_3	Initialized	Retained	Retained	Retained	Retained
	RDMATCR_3	Initialized	Retained	Retained	Retained	Retained
	SAR_4	Initialized	Retained	Retained	Retained	Retained
	DAR_4	Initialized	Retained	Retained	Retained	Retained
	DMATCR_4	Initialized	Retained	Retained	Retained	Retained
	CHCR_4	Initialized	Retained	Retained	Retained	Retained
	RSAR_4	Initialized	Retained	Retained	Retained	Retained
	RDAR_4	Initialized	Retained	Retained	Retained	Retained
	RDMATCR_4	Initialized	Retained	Retained	Retained	Retained
	SAR_5	Initialized	Retained	Retained	Retained	Retained
	DAR_5	Initialized	Retained	Retained	Retained	Retained
	DMATCR_5	Initialized	Retained	Retained	Retained	Retained
	CHCR_5	Initialized	Retained	Retained	Retained	Retained
	RSAR_5	Initialized	Retained	Retained	Retained	Retained
	RDAR_5	Initialized	Retained	Retained	Retained	Retained
	RDMATCR_5	Initialized	Retained	Retained	Retained	Retained
	SAR_6	Initialized	Retained	Retained	Retained	Retained
	DAR_6	Initialized	Retained	Retained	Retained	Retained
	DMATCR_6	Initialized	Retained	Retained	Retained	Retained
	CHCR_6	Initialized	Retained	Retained	Retained	Retained
	RSAR_6	Initialized	Retained	Retained	Retained	Retained
	RDAR_6	Initialized	Retained	Retained	Retained	Retained
	RDMATCR_6	Initialized	Retained	Retained	Retained	Retained
	SAR_7	Initialized	Retained	Retained	Retained	Retained
	DAR_7	Initialized	Retained	Retained	Retained	Retained
	DMATCR_7	Initialized	Retained	Retained	Retained	Retained
	CHCR_7	Initialized	Retained	Retained	Retained	Retained
	RSAR_7	Initialized	Retained	Retained	Retained	Retained

Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
DMAC	RDAR_7	Initialized	Retained	Retained	Retained	Retained
	RDMATCR_7	Initialized	Retained	Retained	Retained	Retained
	DMAOR	Initialized	Retained	Retained	Retained	Retained
	DMARS0	Initialized	Retained	Retained	Retained	Retained
	DMARS1	Initialized	Retained	Retained	Retained	Retained
	DMARS2	Initialized	Retained	Retained	Retained	Retained
	DMARS3	Initialized	Retained	Retained	Retained	Retained
MTU2	TCR_0	Initialized	Retained	Retained	Initialized	Retained
	TMDR_0	Initialized	Retained	Retained	Initialized	Retained
	TIORH_0	Initialized	Retained	Retained	Initialized	Retained
	TIORL_0	Initialized	Retained	Retained	Initialized	Retained
	TIER_0	Initialized	Retained	Retained	Initialized	Retained
	TSR_0	Initialized	Retained	Retained	Initialized	Retained
	TCNT_0	Initialized	Retained	Retained	Initialized	Retained
	TGRA_0	Initialized	Retained	Retained	Initialized	Retained
	TGRB_0	Initialized	Retained	Retained	Initialized	Retained
	TGRC_0	Initialized	Retained	Retained	Initialized	Retained
	TGRD_0	Initialized	Retained	Retained	Initialized	Retained
	TGRE_0	Initialized	Retained	Retained	Initialized	Retained
	TGRF_0	Initialized	Retained	Retained	Initialized	Retained
	TIER2_0	Initialized	Retained	Retained	Initialized	Retained
	TSR2_0	Initialized	Retained	Retained	Initialized	Retained
	TBTM_0	Initialized	Retained	Retained	Initialized	Retained
	TCR_1	Initialized	Retained	Retained	Initialized	Retained
	TMDR_1	Initialized	Retained	Retained	Initialized	Retained
	TIOR_1	Initialized	Retained	Retained	Initialized	Retained
	TIER_1	Initialized	Retained	Retained	Initialized	Retained
	TSR_1	Initialized	Retained	Retained	Initialized	Retained
	TCNT_1	Initialized	Retained	Retained	Initialized	Retained
	TGRA_1	Initialized	Retained	Retained	Initialized	Retained
	TGRB_1	Initialized	Retained	Retained	Initialized	Retained
-	TICCR	Initialized	Retained	Retained	Initialized	Retained

Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
MTU2	TCR_2	Initialized	Retained	Retained	Initialized	Retained
	TMDR_2	Initialized	Retained	Retained	Initialized	Retained
	TIOR_2	Initialized	Retained	Retained	Initialized	Retained
	TIER_2	Initialized	Retained	Retained	Initialized	Retained
	TSR_2	Initialized	Retained	Retained	Initialized	Retained
	TCNT_2	Initialized	Retained	Retained	Initialized	Retained
	TGRA_2	Initialized	Retained	Retained	Initialized	Retained
	TGRB_2	Initialized	Retained	Retained	Initialized	Retained
	TCR_3	Initialized	Retained	Retained	Initialized	Retained
	TMDR_3	Initialized	Retained	Retained	Initialized	Retained
	TIORH_3	Initialized	Retained	Retained	Initialized	Retained
	TIORL_3	Initialized	Retained	Retained	Initialized	Retained
	TIER_3	Initialized	Retained	Retained	Initialized	Retained
	TSR_3	Initialized	Retained	Retained	Initialized	Retained
	TCNT_3	Initialized	Retained	Retained	Initialized	Retained
	TGRA_3	Initialized	Retained	Retained	Initialized	Retained
	TGRB_3	Initialized	Retained	Retained	Initialized	Retained
	TGRC_3	Initialized	Retained	Retained	Initialized	Retained
	TGRD_3	Initialized	Retained	Retained	Initialized	Retained
	TBTM_3	Initialized	Retained	Retained	Initialized	Retained
	TCR_4	Initialized	Retained	Retained	Initialized	Retained
	TMDR_4	Initialized	Retained	Retained	Initialized	Retained
	TIORH_4	Initialized	Retained	Retained	Initialized	Retained
	TIORL_4	Initialized	Retained	Retained	Initialized	Retained
	TIER_4	Initialized	Retained	Retained	Initialized	Retained
	TSR_4	Initialized	Retained	Retained	Initialized	Retained
	TCNT_4	Initialized	Retained	Retained	Initialized	Retained
	TGRA_4	Initialized	Retained	Retained	Initialized	Retained
	TGRB_4	Initialized	Retained	Retained	Initialized	Retained
	TGRC_4	Initialized	Retained	Retained	Initialized	Retained
	TGRD_4	Initialized	Retained	Retained	Initialized	Retained
	TBTM_4	Initialized	Retained	Retained	Initialized	Retained

Module Name MTU2

Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
TADCR	Initialized	Retained	Retained	Initialized	Retained
TADCORA_4	Initialized	Retained	Retained	Initialized	Retained
TADCORB_4	Initialized	Retained	Retained	Initialized	Retained
TADCOBRA_4	Initialized	Retained	Retained	Initialized	Retained
TADCOBRB_4	Initialized	Retained	Retained	Initialized	Retained
TCRU_5	Initialized	Retained	Retained	Initialized	Retained
TCRV_5	Initialized	Retained	Retained	Initialized	Retained
TCRW_5	Initialized	Retained	Retained	Initialized	Retained
TIORU_5	Initialized	Retained	Retained	Initialized	Retained
TIORV_5	Initialized	Retained	Retained	Initialized	Retained
TIORW_5	Initialized	Retained	Retained	Initialized	Retained
TIER_5	Initialized	Retained	Retained	Initialized	Retained
TSR_5	Initialized	Retained	Retained	Initialized	Retained
TSTR_5	Initialized	Retained	Retained	Initialized	Retained
TCNTU_5	Initialized	Retained	Retained	Initialized	Retained
TCNTV_5	Initialized	Retained	Retained	Initialized	Retained
TCNTW_5	Initialized	Retained	Retained	Initialized	Retained
TGRU_5	Initialized	Retained	Retained	Initialized	Retained
TGRV_5	Initialized	Retained	Retained	Initialized	Retained
TGRW_5	Initialized	Retained	Retained	Initialized	Retained
TCNTCMPCLR	Initialized	Retained	Retained	Initialized	Retained
TSTR	Initialized	Retained	Retained	Initialized	Retained
TSYR	Initialized	Retained	Retained	Initialized	Retained
TCSYSTR	Initialized	Retained	Retained	Initialized	Retained
TRWER	Initialized	Retained	Retained	Initialized	Retained
TOER	Initialized	Retained	Retained	Initialized	Retained
TOCR1	Initialized	Retained	Retained	Initialized	Retained
TOCR2	Initialized	Retained	Retained	Initialized	Retained
TGCR	Initialized	Retained	Retained	Initialized	Retained
TCDR	Initialized	Retained	Retained	Initialized	Retained
TDDR	Initialized	Retained	Retained	Initialized	Retained
TCNTS	Initialized	Retained	Retained	Initialized	Retained

Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
MTU2	TCBR	Initialized	Retained	Retained	Initialized	Retained
	TITCR	Initialized	Retained	Retained	Initialized	Retained
	TITCNT	Initialized	Retained	Retained	Initialized	Retained
	TBTER	Initialized	Retained	Retained	Initialized	Retained
	TDER	Initialized	Retained	Retained	Initialized	Retained
	TWCR	Initialized	Retained	Retained	Initialized	Retained
	TOLBR	Initialized	Retained	Retained	Initialized	Retained
MTU2S	TCR_3S	Initialized	Retained	Retained	Initialized	Retained
	TMDR_3S	Initialized	Retained	Retained	Initialized	Retained
	TIORH_3S	Initialized	Retained	Retained	Initialized	Retained
	TIORL_3S	Initialized	Retained	Retained	Initialized	Retained
	TIER_3S	Initialized	Retained	Retained	Initialized	Retained
	TSR_3S	Initialized	Retained	Retained	Initialized	Retained
	TCNT_3S	Initialized	Retained	Retained	Initialized	Retained
	TGRA_3S	Initialized	Retained	Retained	Initialized	Retained
	TGRB_3S	Initialized	Retained	Retained	Initialized	Retained
	TGRC_3S	Initialized	Retained	Retained	Initialized	Retained
	TGRD_3S	Initialized	Retained	Retained	Initialized	Retained
	TBTM_3S	Initialized	Retained	Retained	Initialized	Retained
	TCR_4S	Initialized	Retained	Retained	Initialized	Retained
	TMDR_4S	Initialized	Retained	Retained	Initialized	Retained
	TIORH_4S	Initialized	Retained	Retained	Initialized	Retained
	TIORL_4S	Initialized	Retained	Retained	Initialized	Retained
	TIER_4S	Initialized	Retained	Retained	Initialized	Retained
	TSR_4S	Initialized	Retained	Retained	Initialized	Retained
	TCNT_4S	Initialized	Retained	Retained	Initialized	Retained
	TGRA_4S	Initialized	Retained	Retained	Initialized	Retained
	TGRB_4S	Initialized	Retained	Retained	Initialized	Retained
	TGRC_4S	Initialized	Retained	Retained	Initialized	Retained
	TGRD_4S	Initialized	Retained	Retained	Initialized	Retained
	TBTM_4S	Initialized	Retained	Retained	Initialized	Retained
	TADCRS	Initialized	Retained	Retained	Initialized	Retained

Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
MTU2S	TADCORA_4S	Initialized	Retained	Retained	Initialized	Retained
	TADCORB_4S	Initialized	Retained	Retained	Initialized	Retained
	TADCOBRA_4S	Initialized	Retained	Retained	Initialized	Retained
	TADCOBRB_4S	Initialized	Retained	Retained	Initialized	Retained
	TCRU_5S	Initialized	Retained	Retained	Initialized	Retained
	TCRV_5S	Initialized	Retained	Retained	Initialized	Retained
	TCRW_5S	Initialized	Retained	Retained	Initialized	Retained
	TIORU_5S	Initialized	Retained	Retained	Initialized	Retained
	TIORV_5S	Initialized	Retained	Retained	Initialized	Retained
	TIORW_5S	Initialized	Retained	Retained	Initialized	Retained
	TIER_5S	Initialized	Retained	Retained	Initialized	Retained
	TSR_5S	Initialized	Retained	Retained	Initialized	Retained
	TSTR_5S	Initialized	Retained	Retained	Initialized	Retained
	TCNTU_5S	Initialized	Retained	Retained	Initialized	Retained
	TCNTV_5S	Initialized	Retained	Retained	Initialized	Retained
	TCNTW_5S	Initialized	Retained	Retained	Initialized	Retained
	TGRU_5S	Initialized	Retained	Retained	Initialized	Retained
	TGRV_5S	Initialized	Retained	Retained	Initialized	Retained
	TGRW_5S	Initialized	Retained	Retained	Initialized	Retained
	TCNTCMPCLRS	Initialized	Retained	Retained	Initialized	Retained
	TSTRS	Initialized	Retained	Retained	Initialized	Retained
	TSYRS	Initialized	Retained	Retained	Initialized	Retained
	TRWERS	Initialized	Retained	Retained	Initialized	Retained
	TOERS	Initialized	Retained	Retained	Initialized	Retained
	TOCR1S	Initialized	Retained	Retained	Initialized	Retained
	TOCR2S	Initialized	Retained	Retained	Initialized	Retained
	TGCRS	Initialized	Retained	Retained	Initialized	Retained
	TCDRS	Initialized	Retained	Retained	Initialized	Retained
	TDDRS	Initialized	Retained	Retained	Initialized	Retained
	TCNTSS	Initialized	Retained	Retained	Initialized	Retained
	TCBRS	Initialized	Retained	Retained	Initialized	Retained
	TITCRS	Initialized	Retained	Retained	Initialized	Retained

MTU2S TITCNTS	Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
TDERS Initialized Retained Retained Initialized Retained TSYCRS Initialized Retained Retained Initialized Retained TWCRS Initialized Retained Retained Initialized Retained TOLBRS Initialized Retained Retained Initialized Retained TOLBRS Initialized Retained Retained Initialized Retained ROSR1 Initialized Retained Retained Retained Retained ICSR2 Initialized Retained Retained Retained Retained ICSR2 Initialized Retained Retained Retained Retained ICSR3 Initialized Retained Retained Retained Retained ICSR3 Initialized Retained Retained Retained Retained ROCSR4 Initialized Retained Retained Retained Retained ROCSR4 Initialized Retained Retained Retained Retained ROCSR5 Initialized Retained Retained Retained Retained ROCSR6 Initialized Retained Retained Retained Retained ROCSR6 Initialized Retained Initialized Retained Retained ROMT Initialized Retained Initialized Retained Retained ROCSR6 Initialized Retained Initialized Retained Retained ROMT0 Initialized Retained Initialized Retained Retained ROMCOR6 Initialized Retained Initialized Retained Retained ROMCOR7 Retained Retained Initialized Retained Retained ROMCOR8 Initialized Retained Retained Initialized Retained ROMCOR8 Initialized Retained Retained Initialized Retained ROMCOR9 Initialized Retained Retained Initialized Reta	MTU2S	TITCNTS	Initialized	Retained	Retained	Initialized	Retained
TSYCRS Initialized Retained Retained Initialized Retained TWCRS Initialized Retained Retained Initialized Retained TOLBRS Initialized Retained Retained Initialized Retained ROSR1 Initialized Retained Retained Retained Retained ROSR1 Initialized Retained Retained Retained Retained Retained ROSR2 Initialized Retained R		TBTERS	Initialized	Retained	Retained	Initialized	Retained
TWCRS Initialized Retained Retained Initialized Retained TOLBRS Initialized Retained Retained Initialized Retained POE2 ICSR1 Initialized Retained Retained Retained Retained OCSR1 Initialized Retained Retained Retained Retained ICSR2 Initialized Retained Retained Retained Retained OCSR2 Initialized Retained Retained Retained Retained ICSR3 Initialized Retained Retained Retained Retained SPOER Initialized Retained Retained Retained Retained POECR1 Initialized Retained Retained Retained Retained POECR2 Initialized Retained Retained Retained Retained POECR2 Initialized Retained Retained Retained Retained CMCSR_0 Initialized Retained Initialized Retained Retained CMCOR_0 Initialized Retained Initialized Retained Retained CMCOR_1 Initialized Retained Retained Retained CMCOR_1 Initialized Retained Retained Retained CMCOR_1 Initialized Retained Retained Retained Retained CMCOR_1 Initialized Retained Retained Initialized Retained CMCOR_1 Initialized Retained Retained Initialize		TDERS	Initialized	Retained	Retained	Initialized	Retained
TOLBRS Initialized Retained Retained Retained Retained POE2 ICSR1 Initialized Retained Retained Retained OCSR1 Initialized Retained Retained Retained Retained ICSR2 Initialized Retained Retained Retained Retained OCSR2 Initialized Retained Retained Retained Retained ICSR3 Initialized Retained Retained Retained Retained ICSR3 Initialized Retained Retained Retained Retained Retained POECR1 Initialized Retained Retained Retained Retained POECR2 Initialized Retained Retained Retained Retained POECR2 Initialized Retained Initialized Retained Retained Retained Retained Initialized Retained Initialized Retained Retained Retained Retained Retained Initialized Retained Retained Retained Initialized Retained Initialized Retained Retained Retained Retained Initialized Retained Retained Retained Retained Initialized Retained Retained Retained Retained Retained Retained Retained Retained Initialized Retained Retained Retained Retained Retained Retained Retained Retained Initialized Retained Initialized Retained		TSYCRS	Initialized	Retained	Retained	Initialized	Retained
POE2 ICSR1		TWCRS	Initialized	Retained	Retained	Initialized	Retained
OCSR1		TOLBRS	Initialized	Retained	Retained	Initialized	Retained
ICSR2	POE2	ICSR1	Initialized	Retained	Retained	Retained	Retained
OCSR2		OCSR1	Initialized	Retained	Retained	Retained	Retained
ICSR3		ICSR2	Initialized	Retained	Retained	Retained	Retained
SPOER Initialized Retained Retained Retained Retained POECR1 Initialized Retained Retained Retained Retained POECR2 Initialized Retained Retained Retained Retained CMT CMSTR Initialized Retained Initialized Retained Retained CMCSR_0 Initialized Retained Initialized Retained Retained CMCNT_0 Initialized Retained Initialized Retained Retained CMCOR_0 Initialized Retained Initialized Retained Retained CMCOR_1 Initialized Retained Initialized Retained Retained CMCNT_1 Initialized Retained Initialized Retained Retained CMCOR_1 Initialized Retained Initialized Retained Retained WDT WTCSR Initialized Retained* Initialized Retained Retained WTCNT Initialized Retained* Initialized — Retained WTCNT Initialized Retained* Initialized — Retained WTCNT Initialized Retained* Initialized — Retained SCI SCSMR_0 Initialized Retained Retained Initialized Retained SCI RETAINED SCI SCSMR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained Initialized Retained Retained Initialized Retained Initialized Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained Initialized Retained Initialized Retained Initialized Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained		OCSR2	Initialized	Retained	Retained	Retained	Retained
POECR1 Initialized Retained Retained Retained Retained POECR2 Initialized Retained Retained Retained Retained CMT CMSTR Initialized Retained Initialized Retained Retained CMCSR_0 Initialized Retained Initialized Retained Retained CMCNT_0 Initialized Retained Initialized Retained Retained CMCOR_0 Initialized Retained Initialized Retained Retained CMCSR_1 Initialized Retained Initialized Retained Retained CMCNT_1 Initialized Retained Initialized Retained Retained CMCOR_1 Initialized Retained Initialized Retained Retained WTCNT Initialized Retained* Initialized Retained Retained WTCNT Initialized Retained* Initialized — Retained WTCNT Initialized Retained* Initialized — Retained WTCNT Initialized Retained* Initialized — Retained WRCSR Initialized Retained Retained Initialized Retained SCI (Channel 0) SCBRR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained SCTDR_0 Initialized Retained Retained Initialized Retained SCTDR_0 Retained Retained Initialized Retained		ICSR3	Initialized	Retained	Retained	Retained	Retained
CMT CMSTR Initialized Retained Initialized Retained Retained Retained CMCSR_0 Initialized Retained Initialized Retained Retained CMCNT_0 Initialized Retained Initialized Retained Retained CMCOR_0 Initialized Retained Initialized Retained Retained CMCSR_1 Initialized Retained Initialized Retained Retained CMCNT_1 Initialized Retained Initialized Retained Retained CMCOR_1 Initialized Retained Initialized Retained Retained CMCOR_1 Initialized Retained Initialized Retained Retained WDT WTCSR Initialized Retained* Initialized Retained Retained WTCNT Initialized Retained* Initialized — Retained WTCNT Initialized Retained* Initialized — Retained SCI SCSMR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained Retained Initialized Retained Retained Retained Initialized Retained Retained Retained Retained Retained Initialized Retained Re		SPOER	Initialized	Retained	Retained	Retained	Retained
CMSTR Initialized Retained Initialized Retained Retained CMCSR_0 Initialized Retained Initialized Retained Retained CMCNT_0 Initialized Retained Initialized Retained Retained CMCOR_0 Initialized Retained Initialized Retained Retained CMCSR_1 Initialized Retained Initialized Retained Retained CMCNT_1 Initialized Retained Initialized Retained Retained CMCOR_1 Initialized Retained Initialized Retained Retained WTCSR Initialized Retained* Initialized Retained Retained WTCNT Initialized Retained* Initialized — Retained WTCNT Initialized Retained* Initialized — Retained SCI SCSMR_0 Initialized Retained Retained Initialized Retained SCI SCSMR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained SCTDR_0 Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained		POECR1	Initialized	Retained	Retained	Retained	Retained
CMCSR_0 Initialized Retained Initialized Retained Retained CMCNT_0 Initialized Retained Initialized Retained Retained CMCOR_0 Initialized Retained Initialized Retained Retained CMCSR_1 Initialized Retained Initialized Retained Retained CMCNT_1 Initialized Retained Initialized Retained Retained CMCOR_1 Initialized Retained Initialized Retained Retained WDT WTCSR Initialized Retained* Initialized — Retained WTCNT Initialized Retained* Initialized — Retained WTCSR Initialized* Retained* Initialized — Retained WCSR Initialized* Retained Initialized — Retained SCI SCSMR_0 Initialized Retained Retained Initialized Retained SCI SCSMR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained Retained Initialized Retained Initialized Retained Retained Initialized Retained Retained Initialized Retained		POECR2	Initialized	Retained	Retained	Retained	Retained
CMCNT_0 Initialized Retained Initialized Retained Retained CMCOR_0 Initialized Retained Initialized Retained Retained CMCSR_1 Initialized Retained Initialized Retained Retained CMCNT_1 Initialized Retained Initialized Retained Retained CMCOR_1 Initialized Retained Initialized Retained Retained WTCSR Initialized Retained* Initialized — Retained WTCNT Initialized Retained* Initialized — Retained WRCSR Initialized* Retained Initialized — Retained SCI SCSMR_0 Initialized Retained Retained Initialized Retained SCI SCSMR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained Retained Initialized Retained Retained Initialized Retained Retained Initialized Retained Retained Initialized Retained	CMT	CMSTR	Initialized	Retained	Initialized	Retained	Retained
CMCOR_0 Initialized Retained Initialized Retained Retained CMCSR_1 Initialized Retained Initialized Retained Retained CMCNT_1 Initialized Retained Initialized Retained Retained CMCOR_1 Initialized Retained Initialized Retained Retained WTCSR Initialized Retained* Initialized — Retained WTCNT Initialized Retained* Initialized — Retained WRCSR Initialized* Retained Initialized — Retained SCI (Channel 0) SCSMR_0 Initialized Retained Retained Initialized Retained SCBRR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained Retained Initialized Retained Retained Initialized Retained		CMCSR_0	Initialized	Retained	Initialized	Retained	Retained
CMCSR_1 Initialized Retained Initialized Retained Retained CMCNT_1 Initialized Retained Initialized Retained Retained CMCOR_1 Initialized Retained Initialized Retained Retained WTCSR Initialized Retained* Initialized — Retained WTCNT Initialized Retained* Initialized — Retained WRCSR Initialized* Retained Initialized — Retained SCI SCSMR_0 Initialized Retained Retained Initialized Retained SCBRR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained Retained Initialized Retained Retained Initialized Retained Retained Initialized Retained Retained Initialized Retained		CMCNT_0	Initialized	Retained	Initialized	Retained	Retained
CMCNT_1 Initialized Retained Initialized Retained Retained CMCOR_1 Initialized Retained Initialized Retained Retained WTCSR Initialized Retained* Initialized — Retained WTCNT Initialized Retained* Initialized — Retained WRCSR Initialized* Retained Initialized — Retained SCI SCSMR_0 Initialized Retained Retained Initialized Retained SCBRR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained Retained Initialized Retained Retained Initialized Retained		CMCOR_0	Initialized	Retained	Initialized	Retained	Retained
CMCOR_1 Initialized Retained Initialized Retained Retained WDT WTCSR Initialized Retained* Initialized — Retained WTCNT Initialized Retained* Initialized — Retained WRCSR Initialized* Retained Initialized — Retained SCI SCSMR_0 Initialized Retained Retained Initialized Retained SCBRR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained Retained Initialized Retained		CMCSR_1	Initialized	Retained	Initialized	Retained	Retained
WDT WTCSR Initialized Retained*4 Initialized — Retained WTCNT Initialized Retained*4 Initialized — Retained WRCSR Initialized*1 Retained Initialized — Retained SCI SCSMR_0 Initialized Retained Retained Initialized Retained SCBRR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained		CMCNT_1	Initialized	Retained	Initialized	Retained	Retained
WTCNT Initialized Retained*4 Initialized — Retained WRCSR Initialized*1 Retained Initialized — Retained SCI SCSMR_0 Initialized Retained Retained Initialized Retained SCBRR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained		CMCOR_1	Initialized	Retained	Initialized	Retained	Retained
WRCSR Initialized* Retained Initialized — Retained SCI SCSMR_0 Initialized Retained Retained Initialized Retained SCBRR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained	WDT	WTCSR	Initialized	Retained*4	Initialized	_	Retained
SCI (Channel 0) SCSMR_0 Initialized Retained Retained Initialized Retained SCBRR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained		WTCNT	Initialized	Retained*4	Initialized	_	Retained
(Channel 0) SCBRR_0 Initialized Retained Retained Initialized Retained SCSCR_0 Initialized Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained		WRCSR	Initialized*1	Retained	Initialized	_	Retained
SCSCR_0 Initialized Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained SCTDR_0 — Retained Retained Initialized Retained		SCSMR_0	Initialized	Retained	Retained	Initialized	Retained
SCTDR_0 — Retained Retained Initialized Retained	(Channel 0)	SCBRR_0	Initialized	Retained	Retained	Initialized	Retained
		SCSCR_0	Initialized	Retained	Retained	Initialized	Retained
SCSSR_0 Initialized Retained Retained Initialized Retained		SCTDR_0		Retained	Retained	Initialized	Retained
		SCSSR_0	Initialized	Retained	Retained	Initialized	Retained
SCRDR_0 — Retained Retained Initialized Retained		SCRDR_0		Retained	Retained	Initialized	Retained
SCSDCR_0 Initialized Retained Retained Initialized Retained		SCSDCR_0	Initialized	Retained	Retained	Initialized	Retained
SCSPTR_0 Initialized* ⁵ Retained Retained Initialized Retained		SCSPTR_0	Initialized*5	Retained	Retained	Initialized	Retained

Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
SCI	SCSMR_1	Initialized	Retained	Retained	Initialized	Retained
(Channel 1)	SCBRR_1	Initialized	Retained	Retained	Initialized	Retained
	SCSCR_1	Initialized	Retained	Retained	Initialized	Retained
	SCTDR_1	_	Retained	Retained	Initialized	Retained
	SCSSR_1	Initialized	Retained	Retained	Initialized	Retained
	SCRDR_1	_	Retained	Retained	Initialized	Retained
	SCSDCR_1	Initialized	Retained	Retained	Initialized	Retained
	SCSPTR_1	Initialized*5	Retained	Retained	Initialized	Retained
SCI	SCSMR_2	Initialized	Retained	Retained	Initialized	Retained
(Channel 2)	SCBRR_2	Initialized	Retained	Retained	Initialized	Retained
	SCSCR_2	Initialized	Retained	Retained	Initialized	Retained
	SCTDR_2	_	Retained	Retained	Initialized	Retained
	SCSSR_2	Initialized	Retained	Retained	Initialized	Retained
	SCRDR_2	_	Retained	Retained	Initialized	Retained
	SCSDCR_2	Initialized	Retained	Retained	Initialized	Retained
	SCSPTR_2	Initialized*5	Retained	Retained	Initialized	Retained
SCI	SCSMR_4	Initialized	Retained	Retained	Initialized	Retained
(Channel 4)	SCBRR_4	Initialized	Retained	Retained	Initialized	Retained
	SCSCR_4	Initialized	Retained	Retained	Initialized	Retained
	SCTDR_4	_	Retained	Retained	Initialized	Retained
	SCSSR_4	Initialized	Retained	Retained	Initialized	Retained
	SCRDR_4	_	Retained	Retained	Initialized	Retained
	SCSDCR_4	Initialized	Retained	Retained	Initialized	Retained
	SCSPTR_4	Initialized*5	Retained	Retained	Initialized	Retained
SCIF	SCSMR_3	Initialized	Retained	Retained	Retained	Retained
	SCBRR_3	Initialized	Retained	Retained	Retained	Retained
	SCSCR_3	Initialized	Retained	Retained	Retained	Retained
	SCFTDR_3	_	Retained	Retained	Retained	Retained
	SCFSR_3	Initialized	Retained	Retained	Retained	Retained
	SCFRDR_3	_	Retained	Retained	Retained	Retained
	SCFCR_3	Initialized	Retained	Retained	Retained	Retained
-	SCFDR_3	Initialized	Retained	Retained	Retained	Retained

Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
SCIF	SCSPTR_3	Initialized	Retained	Retained	Retained	Retained
	SCLSR_3	Initialized	Retained	Retained	Retained	Retained
	SCSEMR_3	Initialized	Retained	Retained	Retained	Retained
SSU	SSCRH	Initialized	Retained	Retained	Initialized	Retained
	SSCRL	Initialized	Retained	Retained	Initialized	Retained
	SSMR	Initialized	Retained	Retained	Initialized	Retained
	SSER	Initialized	Retained	Retained	Initialized	Retained
	SSSR	Initialized	Retained	Retained	Initialized	Retained
	SSCR2	Initialized	Retained	Retained	Initialized	Retained
	SSTDR0	Initialized	Retained	Retained	Initialized	Retained
	SSTDR1	Initialized	Retained	Retained	Initialized	Retained
	SSTDR2	Initialized	Retained	Retained	Initialized	Retained
	SSTDR3	Initialized	Retained	Retained	Initialized	Retained
	SSRDR0	Initialized	Retained	Retained	Initialized	Retained
	SSRDR1	Initialized	Retained	Retained	Initialized	Retained
	SSRDR2	Initialized	Retained	Retained	Initialized	Retained
	SSRDR3	Initialized	Retained	Retained	Initialized	Retained
IIC3	ICCR1	Initialized	Retained	Retained	Retained	Retained
	ICCR2	Initialized	Retained	Retained	Retained	Retained
	ICMR	Initialized	Retained	Retained/ Initialized (bc2-0)	Retained/ Initialized (bc2-0)	Retained
	ICIER	Initialized	Retained	Retained	Retained	Retained
	ICSR	Initialized	Retained	Retained	Retained	Retained
	SAR	Initialized	Retained	Retained	Retained	Retained
	ICDRT	Initialized	Retained	Retained	Retained	Retained
	ICDRR	Initialized	Retained	Retained	Retained	Retained
	NF2CYC	Initialized	Retained	Retained	Retained	Retained

Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
ADC	ADCR_0	Initialized	Retained	Initialized	Retained	Retained
	ADSR_0	Initialized	Retained	Initialized	Retained	Retained
	ADSTRGR_0	Initialized	Retained	Initialized	Retained	Retained
	ADANSR_0	Initialized	Retained	Initialized	Retained	Retained
	ADBYPSCR_0	Initialized	Retained	Initialized	Retained	Retained
	ADDR0	Initialized	Retained	Initialized	Retained	Retained
	ADDR1	Initialized	Retained	Initialized	Retained	Retained
	ADDR2	Initialized	Retained	Initialized	Retained	Retained
	ADDR3	Initialized	Retained	Initialized	Retained	Retained
	ADCR_1	Initialized	Retained	Initialized	Retained	Retained
	ADSR_1	Initialized	Retained	Initialized	Retained	Retained
	ADSTRGR_1	Initialized	Retained	Initialized	Retained	Retained
	ADANSR_1	Initialized	Retained	Initialized	Retained	Retained
	ADBYPSCR_1	Initialized	Retained	Initialized	Retained	Retained
	ADDR4	Initialized	Retained	Initialized	Retained	Retained
	ADDR5	Initialized	Retained	Initialized	Retained	Retained
	ADDR6	Initialized	Retained	Initialized	Retained	Retained
	ADDR7	Initialized	Retained	Initialized	Retained	Retained
	ADCR_2	Initialized	Retained	Initialized	Retained	Retained
	ADSR_2	Initialized	Retained	Initialized	Retained	Retained
	ADSTRGR_2	Initialized	Retained	Initialized	Retained	Retained
	ADANSR_2	Initialized	Retained	Initialized	Retained	Retained
	ADBYPSCR_2	Initialized	Retained	Initialized	Retained	Retained
	ADDR8	Initialized	Retained	Initialized	Retained	Retained
	ADDR9	Initialized	Retained	Initialized	Retained	Retained
	ADDR10	Initialized	Retained	Initialized	Retained	Retained
	ADDR11	Initialized	Retained	Initialized	Retained	Retained
DAC	DADR0	Initialized	Retained	Retained	Initialized	Retained
	DADR1	Initialized	Retained	Retained	Initialized	Retained
	DACR	Initialized	Retained	Retained	Initialized	Retained

Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
RCAN-ET	MCR	Initialized	Retained	Initialized	Initialized	Retained
	GSR	Initialized	Retained	Initialized	Initialized	Retained
	BCR1	Initialized	Retained	Initialized	Initialized	Retained
	BCR0	Initialized	Retained	Initialized	Initialized	Retained
	IRR	Initialized	Retained	Initialized	Initialized	Retained
	IMR	Initialized	Retained	Initialized	Initialized	Retained
	TEC/REC	Initialized	Retained	Initialized	Initialized	Retained
	TXPR1, 0	Initialized	Retained	Initialized	Initialized	Retained
	TXCR0	Initialized	Retained	Initialized	Initialized	Retained
	TXACK0	Initialized	Retained	Initialized	Initialized	Retained
	ABACK0	Initialized	Retained	Initialized	Initialized	Retained
	RXPR0	Initialized	Retained	Initialized	Initialized	Retained
	RFPR0	Initialized	Retained	Initialized	Initialized	Retained
	MBIMR0	Initialized	Retained	Initialized	Initialized	Retained
	UMSR0	Initialized	Retained	Initialized	Initialized	Retained
	MB[0]. CONTROL0H	_	Retained	_	_	Retained
	MB[0]. CONTROLOL	_	Retained	_	_	Retained
	MB[0]. LAFMH	_	Retained	_	_	Retained
	MB[0]. LAFML	_	Retained	_	_	Retained
	MB[0]. MSG_DATA[0]	_	Retained	_	_	Retained
	MB[0]. MSG_DATA[1]	_	Retained	_	_	Retained
	MB[0]. MSG_DATA[2]	_	Retained	_	_	Retained
	MB[0]. MSG_DATA[3]	_	Retained	_	_	Retained
	MB[0]. MSG_DATA[4]	_	Retained	_	_	Retained
	MB[0]. MSG_DATA[5]	_	Retained	_	_	Retained

Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep					
RCAN-ET	MB[0]. MSG_DATA[6]	_	Retained	_	_	Retained					
	MB[0]. MSG_DATA[7]	_	Retained	_	_	Retained					
	MB[0]. CONTROL1H	Initialized	Retained	Initialized	Initialized	Retained					
	MB[0]. CONTROL1L	Initialized	Retained	Initialized	Initialized	Retained					
	MB[1].	Same as M	IB[0]								
	MB[2].	Same as M	IB[0]								
	MB[3].	Same as M	Same as MB[0]								
	\downarrow	(Ditto)	(Ditto)								
	MB[13].	Same as M	Same as MB[0]								
	MB[14].	Same as M	Same as MB[0]								
	MB[15].	Same as M	IB[0]								
PFC	PAIORH	Initialized	Retained	Retained	_	Retained					
	PAIORL	Initialized	Retained	Retained	_	Retained					
	PACRH2	Initialized	Retained	Retained	_	Retained					
	PACRL4	Initialized	Retained	Retained	_	Retained					
	PACRL3	Initialized	Retained	Retained	_	Retained					
	PACRL2	Initialized	Retained	Retained	_	Retained					
	PACRL1	Initialized	Retained	Retained	_	Retained					
	PAPCRH	Initialized	Retained	Retained	_	Retained					
	PAPCRL	Initialized	Retained	Retained	_	Retained					
	PBIORH	Initialized	Retained	Retained	_	Retained					
	PBIORL	Initialized	Retained	Retained	_	Retained					
	PBCRH1	Initialized	Retained	Retained	_	Retained					
	PBCRL4	Initialized	Retained	Retained	_	Retained					
	PBCRL3	Initialized	Retained	Retained	_	Retained					
	PBCRL2	Initialized	Retained	Retained		Retained					
	PBCRL1	Initialized	Retained	Retained	_	Retained					
	PBPCRH	Initialized	Retained	Retained	_	Retained					
	PBPCRL	Initialized	Retained	Retained	_	Retained					

Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
PFC	PCIORL	Initialized	Retained	Retained	_	Retained
	PCCRL4	Initialized	Retained	Retained	_	Retained
	PCCRL3	Initialized	Retained	Retained	_	Retained
	PCCRL2	Initialized	Retained	Retained	_	Retained
	PCCRL1	Initialized	Retained	Retained	_	Retained
	PCPCRL	Initialized	Retained	Retained	_	Retained
	PDIORH	Initialized	Retained	Retained	_	Retained
	PDIORL	Initialized	Retained	Retained	_	Retained
	PDCRH4	Initialized	Retained	Retained	_	Retained
	PDCRH3	Initialized	Retained	Retained	_	Retained
	PDCRH2	Initialized	Retained	Retained	_	Retained
	PDCRH1	Initialized	Retained	Retained	_	Retained
	PDCRL4	Initialized	Retained	Retained	_	Retained
	PDCRL3	Initialized	Retained	Retained	_	Retained
	PDCRL2	Initialized	Retained	Retained	_	Retained
	PDCRL1	Initialized	Retained	Retained	_	Retained
	PDPCRH	Initialized	Retained	Retained	_	Retained
	PDPCRL	Initialized	Retained	Retained	_	Retained
	PEIORL	Initialized	Retained	Retained	_	Retained
	PECRL4	Initialized	Retained	Retained	_	Retained
	PECRL3	Initialized	Retained	Retained	_	Retained
	PECRL2	Initialized	Retained	Retained	_	Retained
	PECRL1	Initialized	Retained	Retained	_	Retained
	HCPCR	Initialized	Retained	Retained	_	Retained
	IFCR	Initialized	Retained	Retained	_	Retained
	PEPCRL	Initialized	Retained	Retained	_	Retained
I/O port	PADRH	Initialized	Retained	Retained	_	Retained
	PADRL	Initialized	Retained	Retained	_	Retained
	PAPRH		Retained	Retained		Retained
	PAPRL		Retained	Retained		Retained
	PBDRH	Initialized	Retained	Retained	_	Retained
	PBDRL	Initialized	Retained	Retained	_	Retained

Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
I/O port	PBPRH	_	Retained	Retained	_	Retained
	PBPRL	_	Retained	Retained	_	Retained
	PCDRL	Initialized	Retained	Retained	_	Retained
	PCPRL	_	Retained	Retained	_	Retained
	PDDRH	Initialized	Retained	Retained	_	Retained
	PDDRL	Initialized	Retained	Retained	_	Retained
	PDPRH	_	Retained	Retained	_	Retained
	PDPRL	_	Retained	Retained	_	Retained
	PEDRL	Initialized	Retained	Retained	_	Retained
	PEPRL	_	Retained	Retained	_	Retained
	PFDRL	_	Retained	Retained	_	Retained
USB	USBIFR0	Initialized	Retained	Retained	Retained	Retained
	USBIFR1	Initialized	Retained	Retained	Retained	Retained
	USBEPDR0i	_	Retained	Retained	Retained	Retained
	USBEPDR0o	_	Retained	Retained	Retained	Retained
	USBTRG	Initialized	Retained	Retained	Retained	Retained
	USBFCLR	Initialized	Retained	Retained	Retained	Retained
	USBEPSZ0o	Initialized	Retained	Retained	Retained	Retained
	USBEPDR0s	_	Retained	Retained	Retained	Retained
	USBDASTS	Initialized	Retained	Retained	Retained	Retained
	USBISR0	Initialized	Retained	Retained	Retained	Retained
	USBEPSTL	Initialized	Retained	Retained	Retained	Retained
	USBIER0	Initialized	Retained	Retained	Retained	Retained
	USBIER1	Initialized	Retained	Retained	Retained	Retained
	USBEPSZ1	Initialized	Retained	Retained	Retained	Retained
	USBISR1	Initialized	Retained	Retained	Retained	Retained
	USBDMAR	Initialized	Retained	Retained	Retained	Retained
	USBEPDR3	_	Retained	Retained	Retained	Retained
	USBEPDR1	_	Retained	Retained	Retained	Retained
	USBEPDR2	_	Retained	Retained	Retained	Retained

Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
FLASH	FCCS	Initialized	Retained	Initialized	_	Retained
	FPCS	Initialized	Retained	Initialized	_	Retained
	FECS	Initialized	Retained	Initialized	_	Retained
	FKEY	Initialized	Retained	Initialized	_	Retained
	FMATS	Initialized	Retained	Initialized	_	Retained
	FTDAR	Initialized	Retained	Initialized	_	Retained
	RCCR	Initialized	Retained	Retained	Retained	Retained
Power-	STBCR	Initialized	Retained	Retained	_	Retained
down mode	STBCR2	Initialized	Retained	Retained	_	Retained
mode	SYSCR1	Initialized	Retained	Retained	_	Retained
	SYSCR2	Initialized	Retained	Retained	_	Retained
	STBCR3	Initialized	Retained	Retained	_	Retained
	STBCR4	Initialized	Retained	Retained	_	Retained
	STBCR5	Initialized	Retained	Retained	_	Retained
	STBCR6	Initialized	Retained	Retained	_	Retained
H-UDI*3	SDIR	Retained	Retained	Retained	Retained	Retained

Notes: 1. Retains the previous value after an internal power-on reset by means of the WDT.

- 2. Bits BN[3:0] are initialized.
- 3. Initialized by TRST assertion or in the Test-Logic-Reset state of the TAP controller.
- 4. Initialized after an internal manual reset by means of the WDT.
- 5. Some bits are not initialized.

Section 31 Electrical Characteristics

Note: The current specifications of this section are provisional. Note that they are subject to change without notice.

31.1 Absolute Maximum Ratings

Table 31.1 lists the absolute maximum ratings.

Table 31.1 Absolute Maximum Ratings

Item		Symbol	Value	Unit
Power supply volt	tage (Internal)	V _{cc}	-0.3 to +7.0	V
		DrV _{cc}	-0.3 to +7.0	V
Input voltage (except analog input pins)		Vin	-0.3 to V_{cc} +0.3	V
Analog power supply voltage		AV _{cc}	-0.3 to +7.0	V
Analog reference voltage		AVREF	-0.3 to AV _{cc} +0.3	V
Analog input volta	age	V _{AN}	-0.3 to AV _{cc} +0.3	V
Operating temperature	Consumer specifications	T _{opr}	-20 to +85	°C
	Industrial specifications		-40 to +85	°C
Storage temperat	ure	T _{stg}	-55 to +125	°C

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

31.2 DC Characteristics

Tables 31.2 and 31.3 list DC characteristics.

Table 31.2 DC Characteristics (1) [Common Items]

Conditions: $Ta = -20^{\circ}C$ to $+85^{\circ}C$ (Consumer specifications),

 $Ta = -40^{\circ}C$ to $+85^{\circ}C$ (Industrial specifications)

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Power supply v	voltage	V _{cc}	3.0	5.0	5.5	V	
Analog power	supply voltage	AV _{cc}	4.5	5.0	5.5	V	
USB power su	USB power supply*3		3.0	3.3	3.6	V	
Supply current*1	Normal operation	I _{cc}	_	155	180	mA	$\begin{split} & I \varphi = 100 \text{ MHz} \\ & B \varphi = 50 \text{ MHz} \\ & P \varphi = 50 \text{ MHz} \\ & (SH7286, SH7285) \end{split}$
		I _{cc}	_	125	140	mA	$\begin{aligned} & \varphi = 100 \text{ MHz} \\ & B\varphi = 50 \text{ MHz} \\ & P\varphi = 50 \text{ MHz} \\ & (SH7243) \end{aligned}$
	Software standby mode	I _{stby}	_	10	20	mA	$V_{cc} = 5.0 \text{ V}$
	Sleep mode	sleep	_	80	120	mA	SH7286 SH7285
				70	100		SH7243
Input leakage current	All input pins	_{in}	_	_	1	μА	$V_{in} = 0.5 \text{ to } V_{cc} - 0.5 \text{ V}$
Three-state leakage current	Input/output pins, all output pins (off state)	II _{STI} I	_	_	1	μА	$V_{in} = 0.5 \text{ to } V_{cc} - 0.5 \text{ V}$
Input capacitance	All pins	C _{in}	_	_	20	pF	
Analog power supply current	During A/D or D/A conversion	Al _{cc}	_	3.0	5.0	mA	Per 1 module
	Waiting for A/D or D/A conversion	_	_	30	50	μΑ	Per 1 module
	•	-					·

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Reference power supply	During A/D or D/A conversion	Al _{ref}	_	2.0	3.0	mA	Per 1 module
current	Waiting for A/D or D/A conversion	_	_	1.5	2.0	mA	Per 1 module

Caution: When the A/D converter or D/A converter is not in use, the AV_{cc} and AV_{ss} pins should not be open.

Notes: 1. Supply current values are when all output pins are unloaded.

- 2. I_{cc} , I_{sleep} , and I_{stby} represent the total currents consumed in the V_{cc} and PLLV_{cc} systems.
- 3. $3.0 \text{ V} \leq \text{DrV}_{\text{cc}} \leq \text{V}_{\text{cc}}$ when the USB is not used.

Table 31.2 DC Characteristics (2) [Except for I²C-Related Pins]

Conditions: $V_{cc} = PLLV_{cc} = 3.0 \text{ to } 5.5 \text{ V}, AV_{cc} = AVREF = 4.5 \text{ to } 5.5 \text{ V}^*,$ $V_{ss} = PLLV_{ss} = AVREFV_{ss} = AV_{ss} = 0 \text{ V},$

> Ta = -20°C to +85°C (Consumer specifications), Ta = -40°C to +85°C (Industrial specifications)

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input high	RES, MRES, NMI,	V _{IH}	V _{cc} - 0.7	_	V _{cc} + 0.3	٧	$V_{cc} = 3.6 \text{ to } 5.5 \text{ V}$
voltage	MD1, MD0, FWE, ASEMD0, TRST, EXTAL, USBEXTAL		V _{cc} - 0.5	_	V _{cc} + 0.3	V	$V_{cc} = 3.0 \text{ to } 3.6 \text{ V}$
	Analog ports		2.2	_	$AV_{cc} + 0.3$	٧	$AV_{cc} = 3.0 \text{ to } 5.5 \text{ V}*$
	Input pins other than above (excluding Schmitt pins)		2.2	_	V _{cc} + 0.3	V	
Input low voltage	RES, MRES, NMI, MD1, MD0, FWE, ASEMDO, TRST, EXTAL, USBXTAL	V _{IL}	-0.3	_	0.5	V	
	Input pins other than above (excluding Schmitt pins)	_	-0.3	_	0.8	V	

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Schmitt trigger	TIOC0A to TIOC0D,	V _T +	V _{cc} – 0.5	_	_	٧	
input	TIOC1A, TIOC1B,	V _T -	_	_	1.0	V	V _{cc} = 3.6 to 5.5 V
characteristics	TIOC2A, TIOC2B, TIOC3A to TIOC3D,		_	_	0.5		V _{cc} = 3.0 to 3.6 V
	TIOC4A to TIOC4D, TIC5U to TIC5W, TCLKA to TCLKD, TIOC3AS to TIOC3DS, TIOC4AS to TIOC4DS, TIC5US, TIC5VS, TIC5WS, POE8 to POE0, SCK4 to SCK0, RxD4 to RxD0, IRQ7 to IRQ0, SCCK, SCS, SSI, SSO, SCL, SDA	$V_T^+ - V_T^-$	0.2	_	_	٧	V _{cc} = 3.6 to 5.5 V
			V _{cc} × 0.05	_	_	V	V_{cc} = 3.0 to 3.6 V
Output high	All output pins	V _{OH}	V _{cc} - 0.5	_	_	V	I _{OH} = -200 μA
voltage	TIOC3B, TIOC3D, TIOC4A to TIOC4D, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS	-	V _{cc} - 1.0	_	_	V	I _{OH} = -5 mA
Output low voltage	TIOC3B, TIOC3D, TIOC4A to TIOC4D,	V _{oL}	_	_	1.4	V	$I_{oL} = 15 \text{ mA},$ $V_{cc} = 3.6 \text{ to } 5.5 \text{ V}$
	TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS		_	_	0.9	_	$I_{OL} = 10 \text{ mA},$ $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$
	SCL, SDA	-	_	_	0.4	_	I _{oL} = 3 mA
			_	_	0.5	_	I _{oL} = 8 mA
	All output pins except for above pins	-	_	_	0.4	_	I _{OL} = 1.6 mA
Input pull-up MOS current	Ports A, B, C, and D, ASEMDO	-I _P	-10	_	-800	μА	Vin = 0 V
RAM standby voltage		V_{RAM}	2.0	_	_	V	V _{cc}

Note: * When the A/D pins are used as input ports, connect AV_{cc} to V_{cc} . In such a case, $AV_{cc} = 3.0$ to 5.5 V. When the A/D converter is used, $AV_{cc} = 4.5$ to 5.5 V.

Table 31.3 Permissible Output Currents

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, AV_{cc} = AVREF = 4.5 \text{ to } 5.5 \text{ V},$

 $V_{ss} = PLLV_{ss} = AVREFVSS = AV_{ss} = 0 V,$

Ta = -20°C to +85°C (Consumer specifications), Ta = -40°C to +85°C (Industrial specifications)

Item	Symbol	Min.	Тур.	Max.	Unit
Permissible output low current (per pin)	I _{OL}	_	_	2.0*1*2	mA
Permissible output low current (total)	$\Sigma I_{\scriptscriptstyle{OL}}$	_	_	80	mA
Permissible output high current (per pin)	- I _{OH}	_	_	2	mA
Permissible output high current (total)	Σ – I_{OH}	_	_	25	mA

Notes: 1. TIOC3B, TIOC3D, TIOC4A to TIOC4D, TIOC3BS, TIOC3DS, and TIOC4AS to TIOC4DS: $I_{\text{OL}} = 15 \text{ mA}$ (Max)/- $I_{\text{OH}} = 5 \text{ mA}$. SCL and SDA: $I_{\text{OL}} = 8 \text{ mA}$ (Max). Of these pins, the number of pins from which current more than 2.0 mA runs evenly should be 3 or less.

2. Pins except USD+, USD-

Caution: To protect the LSI's reliability, do not exceed the output current values in table 31.3.

31.3 AC Characteristics

Signals input to this LSI are basically handled as signals in synchronization with a clock. The setup and hold times for input pins must be followed.

Table 31.4 Maximum Operating Frequency

Conditions:
$$V_{cc} = 3.0$$
 to 5.5 V, $AV_{cc} = AVREF = 4.5$ to 5.5 V, $V_{ss} = PLLV_{ss} = AVREFVSS = AV_{ss} = 0$ V, $Ta = -20^{\circ}C$ to $+85^{\circ}C$ (Consumer specifications), $Ta = -40^{\circ}C$ to $+85^{\circ}C$ (Industrial specifications)

Item		Symbol	Min.	Тур.	Max.	Unit	Remarks
Operating frequency	CPU (I)	f	10	_	100	MHz	
	Internal bus, external bus (Βφ)	_	10	_	50		
	Peripheral module (P)	_	10	_	50		
	MTU2S (Μφ)	_	10	_	100		
	AD (Aφ)	_	10	_	50		

31.3.1 Clock Timing

Table 31.5 Clock Timing

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, AV_{cc} = AVREF = 4.5 \text{ to } 5.5 \text{ V},$

 $V_{ss} = PLLV_{ss} = AVREFVSS = AV_{ss} = 0 V,$

Ta = -20°C to +85°C (Consumer specifications),

Ta = -40° C to $+85^{\circ}$ C (Industrial specifications)

Item	Symbol	Min.	Max.	Unit	Figure
EXTAL clock input frequency	$f_{\rm EX}$	10	12.5	MHz	Figure 31.1
EXTAL clock input cycle time	t _{EXcyc}	80	100	ns	•
EXTAL clock input pulse low width	t _{EXL}	20	_	ns	•
EXTAL clock input pulse high width	t _{exh}	20	_	ns	•
EXTAL clock input rise time	t _{EXr}	_	5	ns	•
EXTAL clock input fall time	t _{EXf}	_	5	ns	•
CK clock output frequency	f _{OP}	10	50	MHz	Figure 31.2
CK clock output cycle time	t _{cyc}	20	100	ns	•
CK clock output pulse low width	t _{ckol}	4	_	ns	•
CK clock output pulse high width	t _{ckoh}	4	_	ns	•
CK clock output rise time	t _{CKOr}	_	3	ns	•
CK clock output fall time	t _{CKOf}	_	3	ns	•
Power-on oscillation setting time	t _{osc1}	10	_	ms	Figure 31.3
Oscillation settling time on return from standby 1	t _{osc2}	10	_	ms	Figure 31.4
Oscillation settling time on return from standby 2	t _{osc3}	10	_	ms	Figure 31.5
USB clock power-on oscillation setting time	t _{osc4}	8	_	ms	Figure 31.3
USB clock input frequency	f _{USB}	48		MHz	_
USB clock input cycle time	f _{USBcyc}	20.8		ns	_




Figure 31.1 EXTAL Clock Input Timing




Figure 31.2 CK Clock Output Timing




Figure 31.3 Power-On Oscillation Settling Time




Figure 31.4 Oscillation Settling Time on Return from Standby (Return by Reset)




Figure 31.5 Oscillation Settling Time on Return from Standby (Return by NMI or IRQ)

31.3.2 Control Signal Timing

Table 31.6 Control Signal Timing

Conditions: $V_{cc} = PLLV_{cc} = 3.0 \text{ to } 5.5 \text{ V}, AV_{cc} = AVREF = 4.5 \text{ to } 5.5 \text{ V},$ $V_{ss} = PLLV_{ss} = AVREFVSS = AV_{ss} = 0 \text{ V},$

> Ta = -20°C to +85°C (Consumer specifications), Ta = -40°C to +85°C (Industrial specifications)

> > $B\phi = 50 MHz$

Item	Symbol	Min.	Max.	Unit	Figure
RES pulse width	t _{resw}	20*2	_	t _{cyc}	Figures 31.3,
RES setup time*1	t _{RESS}	65	_	ns	¯31.4, 31.6, –31.7
RES hold time	t _{resh}	15	_	ns	-31.7
MRES pulse width	t _{MRESW}	20*2	_	t _{cyc}	_
MRES setup time	t _{MRESS}	100	_	ns	_
MRES hold time	t _{MRESH}	15	_	ns	_
MD1, MD0, FWE setup time	t _{mds}	20	_	t _{cyc}	Figure 31.6
BREQ setup time	t _{BREQS}	1/2t _{cyc} + 15	_	ns	Figure 31.8
BREQ hold time	t _{BREQH}	1/2t _{cyc} + 10	_	ns	_
NMI setup time*1	t _{nmis}	60	_	ns	Figure 31.7
NMI hold time	t _{nmih}	10	_	ns	_
IRQ7 to IRQ0 setup time*1	t _{IRQS}	35	_	ns	_
IRQ7 to IRQ0 hold time	t _{IRQH}	10	_	ns	_
IRQ pulse width	t _{IRQW}	4* ³	_	t _{cyc}	_
NMI pulse width	t _{nmiw}	4* ³	_	t _{cyc}	_
IRQOUT/REFOUT output delay time	t _{IRQOD}	_	100	ns	Figure 31.9
BACK delay time	t _{backd}	_	1/2t _{cyc} + 20	ns	Figure 31.8
Bus tri-state delay time 1	t _{BOFF1}	0	100	ns	_
Bus tri-state delay time 2	t _{BOFF2}	0	100	ns	_
Bus buffer on time 1	t _{BON1}	0	30	ns	_
Bus buffer on time 2	t _{BON2}	0	30	ns	_

Notes: 1. RES, NMI, and IRQ7 to IRQ0 are asynchronous signals. When these setup times are observed, a change of these signals is detected at the clock rising edge. If the setup times are not observed, detection of a signal change may be delayed until the next rising edge of the clock.

- 2. In standby mode or when the clock multiplication ratio is changed, $t_{RESW} = t_{OSC1}$ (10 ms). Since the CK width is initialized by the \overline{RES} pin, t_{cvc} becomes the initial value.
- 3. The clock ratio of $B\phi: P\phi = 4:1$.




Figure 31.6 Reset Input Timing




Figure 31.7 Interrupt Signal Input Timing




Figure 31.8 Bus Release Timing




Figure 31.9 Interrupt Signal Output Timing

31.3.3 **Bus Timing**

Table 31.7 Bus Timing

Conditions: $V_{cc} = PLLV_{cc} = 3.0 \text{ to } 5.5 \text{ V}, AV_{cc} = AVREF = 4.5 \text{ V to } 5.5 \text{ V},$

 $V_{ss} = PLL_{vss} = AVREFVSS = AV_{ss} = 0 V,$

 $Ta = -20^{\circ}C$ to $+85^{\circ}C$ (Consumer specifications), $Ta = -40^{\circ}C$ to $+85^{\circ}C$ (Industrial specifications)

 $B\phi = 50 \text{ MHz}^{*1}$

		Ξ φ = 30Ξ			
Item	Symbol	Min.	Max.	Unit	Figure
Address delay time 1	t _{AD1}	1	18	ns	Figures 31.10 to 31.34
Address delay time 2	t _{AD2}	1/2t _{cyc} + 1	1/2t _{cyc} + 18	ns	Figure 31.17
Address delay time 3	t _{AD3}	1/2t _{cyc} + 1	1/2t _{cyc} + 18	ns	Figures 31.35, 31.36
Address setup time	t _{AS}	0	_	ns	Figures 31.10 to 31.13, 31.17
Address hold time	t _{AH}	0	_	ns	Figures 31.10 to 31.13
BS delay time	t _{BSD}	_	18	ns	Figures 31.10 to 31.31, 31.35
CS delay time 1	t _{CSD1}	1	18	ns	Figures 31.10 to 31.34
CS delay time 2	t _{CSD2}	1/2t _{cyc} + 1	1/2t _{cyc} + 18	ns	Figures 31.35, 31.36
CS setup time	t _{css}	0	_	ns	Figures 31.10 to 31.13
CS hold time	t _{csh}	0	_	ns	Figures 31.10 to 31.13
Read write delay time 1	t _{RWD1}	1	18	ns	Figures 31.10 to 31.34
Read write delay time 2	t _{RWD2}	1/2t _{cyc} + 1	1/2t _{cyc} + 18	ns	Figures 31.35, 31.36
Read strobe delay time	t _{RSD}	1/2t _{cyc} + 1	1/2t _{cyc} + 18	ns	Figures 31.10 to 31.17
Read data setup time 1	t _{RDS1}	1/2t _{cyc} + 14	_	ns	Figures 31.10 to 31.16
Read data setup time 2	t _{RDS2}	14	_	ns	Figures 31.18 to 31.21, 31.26 to 31.28

 $B\phi = 50 \text{ MHz}^{*1}$

		bφ = ου ivinz			
Item	Symbol	Min.	Max.	Unit	Figure
Read data setup time 3	t _{RDS3}	1/2t _{cyc} + 14	_	ns	Figure 31.17
Read data setup time 4	t _{RDS4}	1/2t _{cyc} + 14	_	ns	Figure 31.35
Read data hold time 1	t _{RDH1}	0	_	ns	Figures 31.10 to 31.14, 31.16
Read data hold time 2	t _{RDH2}	2	_	ns	Figures 31.15, 31.18 to 31.21, 31.26 to 31.28
Read data hold time 3	t _{RDH3}	0	_	ns	Figure 31.17
Read data hold time 4	t _{RDH4}	1/2t _{cyc} + 5	_	ns	Figure 31.35
Write enable delay time 1	t _{wed1}	1/2t _{cyc} + 1	1/2t _{cyc} + 18	ns	Figures 31.10 to 31.14
Write enable delay time 2	t _{wed2}	_	18	ns	Figure 31.16
Write data delay time 1	t _{wdd1}	_	18	ns	Figures 31.10 to 31.16
Write data delay time 2	t _{wdd2}		18	ns	Figures 31.22 to 31.25, 31.29 to 31.31
Write data delay time 3	t _{wdd3}	_	1/2t _{cyc} + 18	ns	Figure 31.35
Write data hold time 1	t _{wDH1}	1	15	ns	Figures 31.10 to 31.16
Write data hold time 2	t _{wDH2}	1	_	ns	Figures 31.22 to 31.25, 31.29 to 31.31
Write data hold time 3	t _{wDH3}	1/2t _{cyc} + 1	_	ns	Figure 31.35
Write data hold time 4	$\mathbf{t}_{_{\mathrm{WDH4}}}$	0	_	ns	Figures 31.10 to 31.13
Read data access time	t _{ACC} *3	t _{cyc} (n + 1.5) - 32*²	_	ns	Figures 31.10 to 31.13
Access time from read strobe	t _{oe} *3	t _{cyc} (n + 1) - 32*²	_	ns	Figures 31.10 to 31.13
WAIT setup time	t _{wrs}	1/2t _{cyc} + 18	_	ns	Figures 31.11 to 31.17
WAIT hold time	t _{wth}	1/2t _{cyc} + 2	_	ns	Figures 31.11 to 31.17

 $B\phi = 50 \text{ MHz}^{*1}$

Item	Symbol	Min.	Max.	Unit	Figure	
RAS delay time 1	t _{RASD1}	1	18	ns	Figures 31.18 to 31.34	
RAS delay time 2	t _{RASD2}	1/2t _{cyc} + 1	1/2t _{cyc} + 18	ns	Figures 31.35, 31.36	
CAS delay time 1	t _{CASD1}	1	18	ns	Figures 31.18 to 31.34	
CAS delay time 2	t _{CASD2}	1/2t _{cyc} + 1	1/2t _{cyc} + 18	ns	Figures 31.35, 31.36	
DQM delay time 1	t _{DQMD1}	1	18	ns	Figures 31.18 to 31.31	
DQM delay time 2	t _{DQMD2}	1/2t _{cyc} + 1	1/2t _{cyc} + 18	ns	Figures 31.35, 31.36	
CKE delay time 1	t _{CKED1}	1	18	ns	Figure 31.33	
CKE delay time 2	t _{CKED2}	1/2t _{cyc} + 1	1/2t _{cyc} + 18	ns	Figure 31.36	
AH delay time	t _{AHD}	1/2t _{cyc} + 1	1/2t _{cyc} + 18	ns	Figure 31.14	
Multiplexed address delay time	t _{MAD}	_	18	ns	Figure 31.14	
Multiplexed address hold time	t _{MAH}	1	_	ns	Figure 31.14	
DACK, TEND delay time	t _{DACD}	_	Refer to peripheral modules	ns	Figures 31.10 to 31.31, 31.35, 31.38	
FRAME delay time	t _{emp}	1	18	ns		

Notes: 1. The maximum value (f_{max}) of Bφ (external bus clock) depends on the number of wait cycles and the system configuration of your board.

- 2. n represents the number of wait cycles.
- 3. When access-time requirement is satisfied, t_{RDS1} need not be satisfied.




Figure 31.10 Basic Bus Timing for Normal Space (No Wait)




Figure 31.11 Basic Bus Timing for Normal Space (One Software Wait Cycle)




Figure 31.12 Basic Bus Timing for Normal Space (One External Wait Cycle)




Figure 31.13 Basic Bus Timing for Normal Space (One Software Wait Cycle, External Wait Cycle Valid (WM Bit = 0), No Idle Cycle)

Page 1640 of 1778




Figure 31.14 MPX-I/O Interface Bus Cycle (Three Address Cycles, One Software Wait Cycle, One External Wait Cycle)




Figure 31.15 Bus Cycle of SRAM with Byte Selection (SW = 1 Cycle, HW = 1 Cycle, One Asynchronous External Wait Cycle, BAS = 0 (Write Cycle UB/LB Control))




Figure 31.16 Bus Cycle of SRAM with Byte Selection (SW = 1 Cycle, HW = 1 Cycle, One Asynchronous External Wait Cycle, BAS = 1 (Write Cycle WE Control))




Figure 31.17 Burst ROM Read Cycle (One Software Wait Cycle, One Asynchronous External Burst Wait Cycle, Two-Cycle Burst)




Figure 31.18 Synchronous DRAM Single Read Bus Cycle (Auto Precharge, CAS Latency 2, WTRCD = 0 Cycle, WTRP = 0 Cycle)




Figure 31.19 Synchronous DRAM Single Read Bus Cycle (Auto Precharge, CAS Latency 2, WTRCD = 1 Cycle, WTRP = 1 Cycle)




Figure 31.20 Synchronous DRAM Burst Read Bus Cycle (Four Read Cycles) (Auto Precharge, CAS Latency 2, WTRCD = 0 Cycle, WTRP = 1 Cycle)




Figure 31.21 Synchronous DRAM Burst Read Bus Cycle (Four Read Cycles) (Auto Precharge, CAS Latency 2, WTRCD = 1 Cycle, WTRP = 0 Cycle)




Figure 31.22 Synchronous DRAM Single Write Bus Cycle (Auto Precharge, TRWL = 1 Cycle)




Figure 31.23 Synchronous DRAM Single Write Bus Cycle (Auto Precharge, WTRCD = 2 Cycles, TRWL = 1 Cycle)




Figure 31.24 Synchronous DRAM Burst Write Bus Cycle (Four Write Cycles)
(Auto Precharge, WTRCD = 0 Cycle, TRWL = 1 Cycle)




Figure 31.25 Synchronous DRAM Burst Write Bus Cycle (Four Write Cycles)
(Auto Precharge, WTRCD = 1 Cycle, TRWL = 1 Cycle)




Figure 31.26 Synchronous DRAM Burst Read Bus Cycle (Four Read Cycles) (Bank Active Mode: ACT + READ Commands, CAS Latency 2, WTRCD = 0 Cycle)




Figure 31.27 Synchronous DRAM Burst Read Bus Cycle (Four Read Cycles)
(Bank Active Mode: READ Command, Same Row Address, CAS Latency 2, WTRCD = 0 Cycle)




Figure 31.28 Synchronous DRAM Burst Read Bus Cycle (Four Read Cycles)
(Bank Active Mode: PRE + ACT + READ Commands, Different Row Addresses,
CAS Latency 2, WTRCD = 0 Cycle)




Figure 31.29 Synchronous DRAM Burst Write Bus Cycle (Four Write Cycles) (Bank Active Mode: ACT + WRITE Commands, WTRCD = 0 Cycle, TRWL = 0 Cycle)




Figure 31.30 Synchronous DRAM Burst Write Bus Cycle (Four Write Cycles)
(Bank Active Mode: WRITE Command, Same Row Address, WTRCD = 0 Cycle,
TRWL = 0 Cycle)




Figure 31.31 Synchronous DRAM Burst Write Bus Cycle (Four Write Cycles)
(Bank Active Mode: PRE + ACT + WRITE Commands, Different Row Addresses,
WTRCD = 0 Cycle, TRWL = 0 Cycle)




Figure 31.32 Synchronous DRAM Auto-Refreshing Timing (WTRP = 1 Cycle, WTRC = 3 Cycles)




Figure 31.33 Synchronous DRAM Self-Refreshing Timing (WTRP = 1 Cycle)




Figure 31.34 Synchronous DRAM Mode Register Write Timing (WTRP = 1 Cycle)




Figure 31.35 Synchronous DRAM Access Timing in Low-Frequency Mode (Auto-Precharge, TRWL = 2 Cycles)




Figure 31.36 Synchronous DRAM Self-Refreshing Timing in Low-Frequency Mode (WTRP = 2 Cycles)

31.3.4 UBC Trigger Timing

Table 31.8 UBC Trigger Timing

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, AV_{cc} = AVREF = 4.5 \text{ to } 5.5 \text{ V},$

 $V_{ss} = PLLV_{ss} = AVREFVSS = AV_{ss} = 0 V,$

Ta = -20°C to +85°C (Consumer specifications), Ta = -40°C to +85°C (Industrial specifications)

Item	Symbol	Min.	Max.	Unit	Figure
UBCTRG delay time	t _{ubctgd}	_	20	ns	Figure 31.37




Figure 31.37 UBC Trigger Timing

31.3.5 DMAC Module Timing

Table 31.9 DMAC Module Timing

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, \text{AV}_{cc} = \text{AVREF} = 4.5 \text{ to } 5.5 \text{ V},$ $V_{ss} = \text{PLLV}_{ss} = \text{AVREFVSS} = \text{AV}_{ss} = 0 \text{ V},$ $Ta = -20^{\circ}\text{C to } +85^{\circ}\text{C (Consumer specifications)},$ $Ta = -40^{\circ}\text{C to } +85^{\circ}\text{C (Industrial specifications)}$

Item	Symbol	Min.	Max.	Unit	Figure
DREQ setup time	t _{DRQS}	20	_	ns	Figure 31.38
DREQ hold time	t _{DRQH}	20	_	_	
DACK, TEND delay time	t _{DACD}	_	20		Figure 31.39




Figure 31.38 DREQ Input Timing




Figure 31.39 DACK, TEND Output Timing

Multi Function Timer Pulse Unit 2 (MTU2) Timing 31.3.6

Table 31.10 Multi Function Timer Pulse Unit 2 (MTU2) Timing

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, AV_{cc} = AVREF = 4.5 \text{ to } 5.5 \text{ V},$ $V_{ss} = PLLV_{ss} = AVREFVSS = AV_{ss} = 0 V,$ $Ta = -20^{\circ}C$ to $+85^{\circ}C$ (Consumer specifications), $Ta = -40^{\circ}C$ to $+85^{\circ}C$ (Industrial specifications)

Item	Symbol	Min.	Max.	Unit	Figure
Output compare output delay time	t _{TOCD}	_	50	ns	Figure 31.40
Input capture input setup time	t _{TICS}	20	_	ns	_
Input capture input pulse width (single edge)	t _{TICW}	1.5	_	t _{Pcyc}	_
Input capture input pulse width (both edges)	t _{TICW}	2.5	_	t _{Pcyc}	_
Timer input setup time	t _{TCKS}	20	_	ns	Figure 31.41
Timer clock pulse width (single edge)	t _{TCKWH/L}	1.5	_	t _{Pcyc}	_
Timer clock pulse width (both edges)	t _{TCKWH/L}	2.5	_	t _{Pcyc}	_
Timer clock pulse width (phase counting mode)	t _{TCKWH/L}	2.5		t _{Pcyc}	

Note: t_{Powe} indicates peripheral clock (Pφ) cycle.




Figure 31.40 MTU2 Input/Output Timing




Figure 31.41 MTU2 Clock Input Timing

31.3.7 Multi Function Timer Pulse Unit 2S (MTU2S) Timing

Table 31.11 Multi Function Timer Pulse Unit 2S (MTU2S) Timing

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, \text{AV}_{cc} = \text{AVREF} = 4.5 \text{ to } 5.5 \text{ V},$ $V_{ss} = \text{PLLV}_{ss} = \text{AVREFVSS} = \text{AV}_{ss} = 0 \text{ V},$ $Ta = -20^{\circ}\text{C to } +85^{\circ}\text{C (Consumer specifications)},$ $Ta = -40^{\circ}\text{C to } +85^{\circ}\text{C (Industrial specifications)}$

Item	Symbol	Min.	Max.	Unit	Figure
Output compare output delay time	t _{TOCD}	_	50	ns	Figure 31.42
Input capture input setup time	t _{rics}	20	_	ns	
Input capture input pulse width (single edge)	$\mathbf{t}_{\scriptscriptstyle{TICW}}$	1.5	_	t _{Mcyc}	_
Input capture input pulse width (both edges)	t _{ricw}	2.5	_	t _{Mcyc}	_

Note: t_{Move} indicates MTU2S clock (Mφ) cycle.




Figure 31.42 MTU2S Input/Output Timing

31.3.8 POE2 Module Timing

Table 31.12 POE2 Module Timing

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, AV_{cc} = AVREF = 4.5 \text{ to } 5.5 \text{ V},$

 $V_{ss} = PLLV_{ss} = AVREFVSS = AV_{ss} = 0 V,$

Ta = -20°C to +85°C (Consumer specifications), Ta = -40°C to +85°C (Industrial specifications)

Item	Symbol	Min.	Max.	Unit	Figure
POE input setup time	t _{POES}	50	_	ns	Figure 31.43
POE input pulse width	t _{POEW}	1.5	_	t _{pcyc}	_

Note: t_{peye} indicates peripheral clock (Pφ) cycle.




Figure 31.43 POE2 Input/Output Timing

31.3.9 Watchdog Timer Timing

Table 31.13 Watchdog Timer Timing

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, \text{AV}_{cc} = \text{AVREF} = 4.5 \text{ to } 5.5 \text{ V},$ $V_{ss} = \text{PLLV}_{ss} = \text{AVREFVSS} = \text{AV}_{ss} = 0 \text{ V},$ $Ta = -20^{\circ}\text{C to } +85^{\circ}\text{C (Consumer specifications)},$ $Ta = -40^{\circ}\text{C to } +85^{\circ}\text{C (Industrial specifications)}$

Item	Symbol	Min.	Max.	Unit	Figure
WDTOVF delay time	t _{wovd}	_	50	ns	Figure 31.44




Figure 31.44 Watchdog Timer Timing

31.3.10 SCI Module Timing

Table 31.14 SCI Module Timing

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, AV_{cc} = AVREF = 4.5 \text{ to } 5.5 \text{ V},$

 $V_{SS} = PLLV_{SS} = AVREFVSS = AV_{SS} = 0 V,$

 $Ta = -20^{\circ}C$ to $+85^{\circ}C$ (Consumer specifications), $Ta = -40^{\circ}C$ to $+85^{\circ}C$ (Industrial specifications)

Item		Symbol	Min.	Max.	Unit	Figure
Input clock cycle (asynchr	onous)	t _{Scyc}	4	_	t _{pcyc}	Figure 31.45
Input clock cycle (clocked	synchronous)	t _{scyc}	6	_	t _{pcyc}	_
Input clock pulse width		t _{sckw}	0.4	0.6	t _{scyc}	_
Input clock rise time		t _{scKr}	_	1.5	t _{pcyc}	_
Input clock fall time		t _{sckf}	_	1.5	t _{pcyc}	_
Transmit data delay time	(asynchronous)	t _{TXD}	_	4t _{pcyc} + 20	ns	Figure 31.46
Receive data setup time		t _{RXS}	4t _{pcyc}	_	ns	_
Receive data hold time			4t _{pcyc}	_	ns	_
Transmit data delay time		t _{TXD}	_	3t _{pcyc} + 20	ns	_
Receive data setup time	synchronous)	t _{RXS}	3t _{pcyc} + 20	_	ns	_
Receive data hold time		t _{RXH}	3t _{pcyc} + 20	_	ns	_

Note: t_{peye} indicates peripheral clock (Pφ) cycle.




Figure 31.45 Input Clock Timing




Figure 31.46 SCI Input/Output Timing

31.3.11 SCIF Module Timing

Table 31.15 SCIF Module Timing

Conditions: $V_{cc} = 3.0$ to 5.5 V, $AV_{cc} = AVREF = 4.5$ to 5.5 V,

 $V_{ss} = PLLV_{ss} = AVREFVSS = AV_{ss} = 0 V,$

Ta = -20°C to +85°C (Consumer specifications), Ta = -40°C to +85°C (Industrial specifications)

Item		Symbol	Min.	Max.	Unit	Figure
Input clock cycle	(clocked synchronous)	t _{scyc}	6	_	t _{pcyc}	Figure 31.47
	(asynchronous)	_	4	_	t _{pcyc}	Figure 31.47
Input clock rise tir	ne	t _{scKr}	_	1.5	t _{pcyc}	Figure 31.47
Input clock fall tim	ne	t _{sckf}	_	1.5	t _{pcyc}	Figure 31.47
Input clock width		t _{sckw}	0.4	0.6	t _{scyc}	Figure 31.47
Transmit data del (clocked synchror	•	$\mathbf{t}_{\scriptscriptstyleTXD}$	_	3t _{pcyc} + 20	t _{pcyc}	Figure 31.48
Receive data setu (clocked synchror	•	t _{RXS}	3t _{pcyc} + 20	_	ns	Figure 31.48
Receive data hold (clocked synchror		t _{RXH}	2t _{pcyc} + 5	_	ns	Figure 31.48
Transmit data del (asynchronous)	ay time	t _{TXD}	_	3t _{pcyc} + 20	t _{pcyc}	Figure 31.48
Receive data setu (asynchronous)	up time	t _{RXS}	3t _{pcyc} + 20	_	ns	Figure 31.48
Receive data hold (asynchronous)	d time	t _{RXH}	2t _{pcyc} + 5	_	ns	Figure 31.48

Note: t_{powe} indicates peripheral clock (Pφ) cycle.




Figure 31.47 SCK Input Clock Timing

Page 1672 of 1778




Figure 31.48 SCIF Input/Output Timing in Clocked Synchronous Mode

31.3.12 Serial Communication Unit (SSU) Timing

Table 31.16 Serial Communication Unit (SSU) Timing

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, AV_{cc} = AVREF = 4.5 \text{ to } 5.5 \text{ V},$

 $V_{ss} = PLLV_{ss} = AVREFVSS = AV_{ss} = 0 V,$

Ta = -20°C to +85°C (Consumer specifications), Ta = -40°C to +85°C (Industrial specifications)

Item		Symbol	Min.	Max.	Unit	Figure
Clock cycle	Master	t _{SUcyc}	4	_	t _{pcyc}	Figures
	Slave		4	_		31.49, 31.50, _ 31.51, 31.52
Clock high pulse width	Master	t _{HI}	35	_	ns	_01.01, 01.02
	Slave		35	_		
Clock low pulse width	Master	t _{LO}	35	_	ns	_
	Slave		35	_		
Clock rise time		t _{RISE}	_	15	ns	_
Clock fall time		t _{FALL}	_	15	ns	_
Data input setup time	Master	t _{su}	15	_	ns	_
	Slave		30	_		
Data input hold time	Master	t _H	10	_	ns	_
	Slave		10	_		
SCS setup time	Master	t _{LEAD}	1.5	_	t _{pcyc}	_
	Slave		1.5	_		
SCS hold time	Master	t _{LAG}	1.5	_	t _{pcyc}	_
	Slave		1.5	_		
Data output delay time	Master	t _{od}	_	20	ns	_
	Slave		_	35		
Continuous transmission	Master	t _{TD}	1.5	_	t _{pcyc}	_
delay time	Slave		1.5	_		
Slave access time		t _{sa}	_	1	t _{pcyc}	Figure 31.51
Slave out release time		t _{REL}	_	1	t _{pcyc}	Figure 31.52

Note: t_{poye} indicates peripheral clock (P ϕ) cycle.

The above values are for a TTL output. The above values are not guaranteed for an opendrain output.




Figure 31.49 SSU Timing (Master, CPHS = 1)




Figure 31.50 SSU Timing (Master, CPHS = 0)




Figure 31.51 SSU Timing (Slave, CPHS = 1)




Figure 31.52 SSU Timing (Slave, CPHS = 0)

Page 1676 of 1778

31.3.13 Controller Area Network (RCAN-ET) Timing

Table 31.17 shows RCAN-ET timing.

Table 31.17 Controller Area Network (RCAN-ET) Timing

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, \text{AV}_{cc} = 4.5 \text{ to } 5.5 \text{ V},$ $\text{AVREF} = 4.5 \text{ V to } \text{AV}_{cc}, \text{Vss} = \text{PLLVss} = \text{AVsEFVss} = 0 \text{ V},$ $\text{Ta} = -20^{\circ}\text{C to } +85^{\circ}\text{C (Consumer specifications)},$

 $Ta = -40^{\circ}C$ to $+85^{\circ}C$ (Industrial specifications)

Item	Symbol	Min.	Max.	Unit	Figure
Transmit data delay time	t _{CTxD}	_	100	ns	Figure 31.53
Receive data setup time	t _{CRxS}	100	_	ns	_
Receive data hold time	t _{CRxH}	100	_	ns	_




Figure 31.53 RCAN-ET Input/Output Timing

31.3.14 IIC3 Module Timing

Table 31.18 I²C Bus Interface 3 Timing

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, AV_{cc} = AVREF = 4.5 \text{ to } 5.5 \text{ V},$

 $V_{ss} = PLLV_{ss} = AVREFVSS = AV_{ss} = 0 V,$

 $Ta = -20^{\circ}C$ to $+85^{\circ}C$ (Consumer specifications),

Ta = -40°C to +85°C (Industrial specifications)

			Spec	cification			
Item	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	Figure
SCL input cycle time	t _{scl}		12 t _{pcyc} *1 + 600	_	_	ns	Figure 31.54
SCL input high pulse width	t _{sclh}		3 t _{pcyc} *1 + 300	_	_	ns	_
SCL input low pulse width	t _{scll}		5 t _{pcyc} *1 + 300	_	_	ns	_
SCL, SDA input rise time	t _{sr}		_	_	300	ns	_
SCL, SDA input fall time	t _{sf}		_	_	300	ns	_
SCL, SDA input spike pulse removal time* ²	t _{sp}		_	_	1 t _{pcyc} *1	ns	_
SDA input bus free time	t _{BUF}		5	_	_	t _{pcyc} *1	_
Start condition input hold time	t _{stah}		3	_	_	t _{pcyc} *1	_
Retransmit start condition input setup time	t _{stas}		3	_	_	t _{pcyc} *1	_
Stop condition input setup time	t _{stos}		3	_	_	t _{pcyc} *1	_
Data input setup time	t _{sdas}		1 t _{pcyc} *1 + 20	_	_	ns	_
Data input hold time	t _{sdah}		0	_	_	ns	_
SCL, SDA capacitive load	Cb		0	_	400	pF	_
SCL, SDA output fall time*3	t _{sf}		20 + 0.1 cb	_	250	ns	-
		1 1 (5)					

Notes: 1. t_{peye} indicates peripheral clock (Pφ) cycle.

- 2. Depends on the value of NF2CYC.
- 3. Indicates the I/O buffer characteristic.




Figure 31.54 I²C Bus Interface 3 Input/Output Timing

31.3.15 A/D Trigger Input Timing

Table 31.19 A/D Trigger Input Timing

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, \text{ AV}_{cc} = \text{AVREF} = 4.5 \text{ to } 5.5 \text{ V},$ $V_{ss} = \text{PLLV}_{ss} = \text{AVREFVSS} = \text{AV}_{ss} = 0 \text{ V},$ $Ta = -20^{\circ}\text{C to } +85^{\circ}\text{C (Consumer specifications)},$ $Ta = -40^{\circ}\text{C to } +85^{\circ}\text{C (Industrial specifications)}$

Module	Item		Symbol	Min.	Max.	Unit	Figure
A/D		B:P clock ratio = 1:1	t _{TRGS}	20	_	ns	Figure 31.55
converter	setup time	B:P clock ratio = 2:1	_	t _{cyc} + 20	_	_	
		B:P clock ratio = 4:1	_	$3 \times t_{cyc} + 20$	_	_	




Figure 31.55 A/D Converter External Trigger Input Timing

31.3.16 I/O Port Timing

Table 31.20 I/O Port Timing

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, AV_{cc} = AVREF = 4.5 \text{ to } 5.5 \text{ V},$

 $V_{ss} = PLLV_{ss} = AVREFVSS = AV_{ss} = 0 V,$

Ta = -20°C to +85°C (Consumer specifications), Ta = -40°C to +85°C (Industrial specifications)

Item	Symbol	Min.	Max.	Unit	Figure
Output data delay time	t _{PORTD}	_	50	ns	Figure 31.56
Input data setup time	t _{PORTS}	20	_	_	
Input data hold time	t _{PORTH}	20	_	_	




Figure 31.56 I/O Port Timing

31.3.17 H-UDI Related Pin Timing

Table 31.21 H-UDI Related Pin Timing

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, \text{ AV}_{cc} = \text{AVREF} = 4.5 \text{ to } 5.5 \text{ V},$ $V_{ss} = \text{PLLV}_{ss} = \text{AVREFVSS} = \text{AV}_{ss} = 0 \text{ V},$ $Ta = -20^{\circ}\text{C to } +85^{\circ}\text{C (Consumer specifications)},$ $Ta = -40^{\circ}\text{C to } +85^{\circ}\text{C (Industrial specifications)}$

Item	Symbol	Min.	Max.	Unit	Figure
TCK cycle time	t _{TCKcyc}	50*	_	ns	Figure 31.57
TCK high pulse width	t _{тскн}	0.4	0.6	t _{TCKcyc}	
TCK low pulse width	t _{TCKL}	0.4	0.6	t _{TCKcyc}	
TDI setup time	t _{TDIS}	15	_	ns	Figure 31.58
TDI hold time	t _{TDIH}	15	_	ns	
TMS setup time	t _{mss}	15	_	ns	
TMS hold time	t _{msh}	15	_	ns	
TDO delay time	t _{TDOD}	_	30	ns	

Note: * Should be greater than the peripheral clock (Pφ) cycle time.




Figure 31.57 TCK Input Timing




Figure 31.58 H-UDI Data Transfer Timing

31.3.18 AC Characteristics Measurement Conditions

- I/O signal level: V_{IL} (Max.)/ V_{IH} (Min.)
- Output signal reference level: High level = 2.0 V, low level = 0.8 V
- Input rise and fall times: 1 ns




Figure 31.59 Output Load Circuit

31.4 A/D Converter Characteristics

Table 31.22 lists the A/D converter characteristics.

Table 31.22 A/D Converter Characteristics

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, AV_{cc} = AVREF = 4.5 \text{ to } 5.5 \text{ V},$

 $V_{ss} = PLLV_{ss} = AVREFVSS = AV_{ss} = 0 V,$

Ta = -20°C to +85°C (Consumer specifications), Ta = -40°C to +85°C (Industrial specifications)

Item		Min.	Тур.	Max.	Unit	Test Condition
Resolution		_	12.0	_	bits	
Conversion time		1.0	_	_	μѕ	Sample & hold circuits or offset cancel circuit is not in use
		2.6	_	_	μs	Sample & hold circuits or offset cancel circuit is in use
Analog input capacit	_	_	5.0	pF		
Permissible signal-s	_	_	3.0	kΩ		
Nonlinearity error (in	ntegral error)	_	_	±4.0	LSB	
Offset error		_	_	±7.5	LSB	
Full-scale error		_	_	±7.5	LSB	
Quantization error		_	_	0.5	LSB	
Absolute accuracy	Sample & hold circuits are in use	_	_	±8.0	LSB	$V_{AN} = AVREFVSS + 0.25 V to$ AVREF - 0.25 V
	Sample & hold circuits are not in use	_	_	±8.0	LSB	V _{AN} = AVREFVSS to AVREF

31.5 D/A Converter Characteristics

Table 31.23 lists the D/A converter characteristics.

Table 31.23 D/A Converter Characteristics

Conditions:
$$V_{cc} = 3.0$$
 to 5.5 V, $AV_{cc} = AVREF = 4.5$ to 5.5 V,

$$V_{ss} = PLLV_{ss} = AV_{ss} = 0 V,$$

Ta = -20°C to +85°C (Consumer specifications), Ta = -40°C to +85°C (Industrial specifications)

Item	Min.	Тур.	Max.	Unit	Test Conditions
Resolution	_	8	_	bits	
Conversion time	10	_	_	μs	Load capacitance 20 pF
Absolute accuracy	_	±2.0	±3.0	LSB	Load resistance 2 $M\Omega$
	_	_	±2.5	LSB	Load resistance 4 $M\Omega$

31.6 USB Characteristics

Table 31.24 USB Characteristics (USD+ and USD- Pins) when Using On-Chip Transceiver

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, \text{ AV}_{cc} = \text{AVREF} = 4.5 \text{ to } 5.5 \text{ V},$

 $V_{ss} = PLLV_{ss} = AVREFVSS = AV_{ss} = 0 V,$

Ta = -20°C to +85°C (Consumer specifications), Ta = -40°C to +85°C (Industrial specifications)

Specifications Symbol Min. Unit **Test Condition** Item Max. **Figure** V Input Input high level $V_{\text{\tiny IH}}$ 2.0 **Figures** characteri voltage 31.60, stics 31.61 Input low level V, V 8.0 voltage V V Differential input 0.2 I(D+) - (D-)Isense $D_r V_{cc} = 3.3 \text{ to } 3.6 \text{ V}$ V_{CM} Differential 8.0 2.5 ٧ common mode range Output V_{OH} ٧ R_i of 15 k Ω to V_{ss} Output high level 2.8 characteri voltage stics V_{ol} V Output low level R, of 1.5 k Ω to 3.6 V 0.3 voltage $\boldsymbol{V}_{\text{CRS}}$ Crossover voltage 1.3 2.0 V 4 20 Rise time $t_{\rm R}$ ns Fall time t_ 4 20 ns $\boldsymbol{t}_{_{\!RFM}}$ 111.11 Rise time/fall time 90 % (t_{p}/t_{p}) matching Z_{DRV} Output resistance 28 44 Ω Including $Rs = 20 \Omega$

Note: When the USB is not used, connect DrVss to GND and DrVcc to Vcc.
USD- and USD+ should be left open. In this case, DrVcc = 3.0 V to 5.5 V.




Figure 31.60 Data Signal Timing




Figure 31.61 Test Load Circuit

31.7 Flash Memory Characteristics

Table 31.25 Flash Memory Characteristics

Conditions: $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, AV_{cc} = AVREF = 4.5 \text{ to } 5.5 \text{ V},$

 $V_{ss} = PLLV_{ss} = AVREFVSS = AV_{ss} = 0 V,$

Ta = -20°C to +85°C (Consumer specifications), Ta = -40°C to +85°C (Industrial specifications)

Item	Symbol	Min.	Тур.	Max.	Unit
Programming time*1*2	t _P	_	2	20	ms/256 bytes
Erase time*1*3*4	t _E	_	0.6	1.5	s/byte
Number of rewrite times	N _{wec}	_	_	100	times

Notes: 1. Use the on-chip writing/erasing routine for writing or erasing.

- 2. When all 0 is written
- 3. When a 64-Kbyte block is erased
- 4. t_E is distributed centering around the typical value (Typ.).

31.8 Usage Notes

31.8.1 Notes on Connecting Capacitors

This LSI includes an internal step-down circuit to automatically reduce the internal power supply voltage to an appropriate level. Between this internal stepped-down power supply (V_{CL} pin) and the V_{ss} pin, a capacitor for stabilizing the internal voltage needs to be connected. Connection of the external capacitor is shown in figure 31.62. The external capacitor should be located near the pin. Do not apply any power supply voltage to the V_{CL} pin.

A multilayer ceramic capacitor should be inserted for each pair of power supply pins as a bypass capacitor. The bypass capacitor must be inserted as close to the power supply pins of the LSI as possible. Connect the bypass capacitor and the capacitor for stabilizing the internal voltage with the capacitance from 0.02 to $0.33~\mu F$, after being evaluated in the system. For details on capacitors related to crystal oscillation, see section 4.9, Notes on Board Design.




Figure 31.62 Connection of Capacitors

Appendix

A. Pin States

Pin initial states differ according to MCU operating modes. Refer to section 23, Pin Function Controller (PFC), for details.

Table A.1 Pin States (SH7243)

Pin F	unction	Pin State											
	_			Reset State			Power-Down Sta	te	_				
			Po	ower-On		_							
		Expans		Expansion	Single-	_			Bus Master- ship	Oscillation Stop	POE Function		
Туре	Pin Name	8 bits	16 bits	with ROM	chip	Manual	Software Standby	Sleep	Release	Detected	Used		
Clock	СК	0			Z	0	Z* ⁴	0	Z*4	0	0		
	XTAL	0				0	L	0	0	0	0		
	EXTAL	1				1	1	I	I	I	I		
System	RES	1				1	1	1	1	1	1		
control	MRES	Z				1	* ⁷	I	1	I * ⁷	I		
	WDTOVF	O*9				0	0	0	0	0	0		
	BREQ	Z				1	Z	I	1	I	I		
	BACK	Z				0	Z	0	L	0	0		
Operating	MD0, MD1	I				I	I	1	1	ı	ı		
mode control	ASEMD0	I* ¹⁰				I* ¹⁰	* ¹⁰	 * ¹⁰	I* ¹⁰	I* ¹⁰	* ¹⁰		
	FWE	I				Ţ	I	1	I	1	I		
Interrupt	NMI	I				I	I	1	1	ı	ı		
	IRQ0 to IRQ7	Z				Ţ	I	1	I	ı	ı		
	IRQOUT (PE15)	Z				0	Z (MZIZEH in HCPCR = 0) H* ¹ (MZIZEH in HCPCR = 1)	0	0	O* ⁷	0		
Address bus	A0 to A20	0		Z		0	Z*3	0	Z	0	0		

Pin Function Pin State **Reset State** Power-Down State Power-On Bus Expansion Master- Oscillation POE without ROM Expansion Singleship Stop **Function** 8 bits 16 bits with ROM chip Type Pin Name Manual Software Standby Sleep Release Detected Used Data bus D0 to D8, D10 Z I/O z I/O z I/O I/O D9, D11 to D15 Z I/O Z I/O Z I/O*6 I/O WAIT Z Z Z ı 1 1 1 Bus control CSO, CS1, 0 **Z***³ Н Z 0 z 0 0 CS2, CS3 **Z***³ CS2, CS3, 0 Z Ζ 0 0 0 CS6, CS7 $\overline{\mathsf{BS}}$ Z 0 **Z***³ 0 Z 0 0 RASL z 0 **Z***2 0 **Z***2 0 0 CASL Z 0 **Z***2 0 Z*2 0 0 **Z***³ DQMLU, Z 0 0 Z 0 0 **DQMLL RDWR** Z 0 Z^{*3} 0 z 0 0 Z*3 $\overline{\mathsf{RD}}$ Н Z 0 0 Z 0 0 WRH, WRL Z **Z***³ Н 0 0 Z 0 0 CKE z 0 **Z***2 0 Z*2 0 0 **|***8 **DMAC** DREQ0 (PE0), Z

0

0

ı

z

O*1

O*1

Z

(MZIZEL in HCPCR = 0)

(MZIZEL in HCPCR = 1)

(MZIZEL in HCPCR = 0)

(MZIZEL in HCPCR = 1)

0

0

ı

0

0

1

O*7

O*8

1

0

0

ı

MTU2

DREQ1 (PE2)

DACK1

TENDO,

TEND1

TCLKA to

TCLKD

z

Z

Z

Pin Function		Pin State										
				Reset State	1	Power-Down State						
			P	ower-On		-			Bus			
		Expans withou		Expansion	Single-				Master- ship	Oscillation Stop	POE Function	
Туре	Pin Name	8 bits	16 bits	with ROM	chip	Manual	Software Standby	Sleep	Release	Detected	Used	
MTU2	TIOC0A to	Z				I/O	Z (MZIZEL in HCPCR = 0) K^{*^1} (MZIZEL in HCPCR = 1)	I/O	I/O	I/O	Z	
	TIOC1A	Z				I/O	K*1	I/O	I/O	I/O	I/O	
	TIOC1B	Z				I/O	Z (MZIZEL in HCPCR = 0) K^{*1} (MZIZEL in HCPCR = 1)	I/O	I/O	I/O* ⁸	I/O	
	TIOC2A	Z				I/O	Z (MZIZEL in HCPCR = 0) K*1 (MZIZEL in HCPCR = 1)	I/O	I/O	I/O* ⁸	I/O	
	TIOC2B	Z				I/O	K*1	I/O	I/O	I/O	I/O	
	TIOC3A, TIOC3C	Z				I/O	K*1	I/O	I/O	I/O	I/O	
	TIOC3B, TIOC3D	Z				I/O	Z (MZIZEH in HCPCR = 0) K*1 (MZIZEH in HCPCR = 1)	I/O	I/O	I/O* ⁷	Z	
	TIOC4A to TIOC4D	Z				I/O	Z (MZIZEH in HCPCR = 0) K^{e^1} (MZIZEH in HCPCR = 1)	I/O	I/O	I/O* ⁷	Z	
	TIC5U, TIC5V,	Z				I	Z	I	I	I	I	
MTU2S	TIOC3AS, TIOC3CS	Z				I/O	K*1	I/O	I/O	I/O	I/O	
	TIOC3BS (PD10), TIOC3DS (PD11)	Z				I/O	Z (MZIZDL in HCPCR = 0) K^{*1} (MZIZDL in HCPCR = 1)	I/O	I/O	I/O* ⁶	Z	

Pin Function		Pin State												
				Reset State			Power-Down State							
			Po	ower-On		_			_					
		Expans withou		_ Expansion	Single-				Bus Master- ship	Oscillation Stop	POE Function			
Туре	Pin Name	8 bits	16 bits	with ROM	chip	Manual	Software Standby	Sleep	Release	Detected	Used			
MTU2S	TIOC3BS (PE5), TIOC3DS (PE6)	Z				I/O	Z $ (\text{MZIZEL in HCPCR} = 0) $ $ K^{*^1} $ $ (\text{MZIZEL in HCPCR} = 1) $	I/O	I/O	I/O* ⁸	Z			
	TIOC4AS (PD12), TIOC4BS (PD13), TIOC4CS (PD14), TIOC4DS (PD15)	z				I/O	Z (MZIZDL in HCPCR = 0) ${\rm Ke}^{1}$ (MZIZDL in HCPCR = 1)	I/O	I/O	I/O* ⁶	Z			
	TIOC4AS (PE0), TIOC4BS (PE1), TIOC4CS (PE2), TIOC4DS (PE3)	Z				I/O	Z (MZIZEL in HCPCR = 0) K*1 (MZIZEL in HCPCR = 1)	I/O	I/O	I/O* ⁸	Z			
	TIC5US, TIC5VS, TIC5WS	Z				1	Z	I	I	I	I			
POE	POE0, POE3, POE4, POE8	Z				I	Z	I	1	I	I			
SCI	SCK0, SCK2	Z				I/O	K*1	I/O	I/O	I/O	I/O			
	RXD0, RXD2	Z				1	z	1	I	I	ı			
	TXD0, TXD2	Z				0	O*1	0	0	0	0			

Pin Function		Pin State										
			Reset State)		Power-Down Sta	te					
			ower-On					-				
Туре	Pin Name	Expansion without ROM 8 bits 16 bit	_ Expansion	Single-	Manual	Software Standby	Sleep	ship	Oscillation Stop Detected	POE Function Used		
SCIF	SCK3	Z			I/O	K*1	I/O	I/O	I/O	I/O		
	SCK3 (PE6)	Z			I/O	Z (MZIZEL in HCPCR = 0) K*1 (MZIZEL in HCPCR = 1)	I/O	I/O* ⁸	I/O	I/O		
	RXD3	Z			1	Z	I	1	I	1		
	TXD3	Z			0	O*1	0	0	0	0		
	TXD3 (PE5)	Z			0	Z (MZIZEL in HCPCR = 0) O*1 (MZIZEL in HCPCR = 1)	0	0	O*8	0		
UBC	UBCTRG	Z			0	O*1	0	0	0	0		
A/D	AN0 to AN7	Z			I	Z	1	I	1	I		
Converter	ADTRG	Z			I	Z	I	I	I	Į		
I/O Port	PA6 to PA9, PA10 to PA15	Z			I/O	K*1	I/O	I/O	I/O	I/O		
	PB0, PB1, PB6 to PB8, PB11, PB12	Z			I/O	K*1	I/O	I/O	I/O	I/O		
	PC0 to PC15	Z			I/O	K*1	I/O	I/O	I/O	I/O		
	PD0 to PD8, PD10	Z			I/O	K*1	I/O	I/O	I/O	I/O		
	PD9, PD11 to PD15	Z			I/O	Z (MZIZDL in HCPCR = 0) K^{a^1} (MZIZDL in HCPCR = 1)	I/O	I/O	I/O* ⁶	Z		
	PE4, PE7, PE8, PE10	Z			I/O	K*1	I/O	I/O	I/O	I/O		
	PE0 to PE3, PE5, PE6	Z			I/O	Z (MZIZEL in HCPCR = 0) K^{*1} (MZIZEL in HCPCR = 1)	I/O	I/O	I/O* ⁸	Z		

Pin Function			Pin State										
		Reset State					Power-Down Sta	_		_			
			Po	ower-On									
		Expans		Expansion	Single-				Bus Master- ship	Oscillation Stop	POE Function		
Туре	Pin Name	8 bits	16 bits	with ROM	chip	Manual	Software Standby	Sleep	Release	Detected	Used		
I/O Port	PE9, PE11 to PE15	Z				I/O	Z $ (MZIZEH \ in \ HCPCR = 0) $ $ K^{*^1} $ $ (MZIZEH \ in \ HCPCR = 1) $	I/O	I/O	I/O* ⁷	Z		
	PF0 to PF7	Z				ı	Z	1	1	ı	1		

[Legend]

I: Input

O: Output

H: High-level output

L: Low-level output

Z: High-impedance

K: Input pins become high-impedance, and output pins retain their state.

Notes: 1. Output pins become high-impedance when the HIZ bit in standby control register 3 (STBCR3) is set to 1.

- Becomes output when the HIZCNT bit in the common control register (CMNCR) is set to 1.
- 3. Becomes output when the HIZMEM bit in the common control register (CMNCR) is set to 1.
- Becomes output when the HIZCKIO bit in the common control register (CMNCR) is set to 1.
- Becomes high-impedance when the MZIZDH bit in the high-current port control register (HCPCR) is cleared to 0.
- Becomes high-impedance when the MZIZDL bit in the high-current port control register (HCPCR) is cleared to 0.
- Becomes high-impedance when the MZIZEH bit in the high-current port control register (HCPCR) is cleared to 0.
- 8. Becomes high-impedance when the MZIZEL bit in the high-current port control register (HCPCR) is cleared to 0.
- 9. Becomes input during a power-on reset. Pull-up to prevent erroneous operation. Pull-down with a resistance of at least 1 $M\Omega$ as required.
- 10. Pulled-up inside the LSI when there is no input.

Table A.2 Pin States (SH7285)

Pin Function							Pin State				
				Reset State			Power-Down State				
			Po	ower-On		_			_		
		Expans		_ Expansion	Single-				Bus Master- ship	Oscillation Stop	POE Function
Туре	Pin Name	8 bits	16 bits	with ROM	chip	Manual	Software Standby	Sleep	Release	Detected	Used
Clock	СК	0			Z	0	Z* ⁴	0	Z* ⁴	0	0
	XTAL	0				0	L	0	0	0	0
	EXTAL	1				1	1	ļ	I	1	I
System	RES	1				1	1	Ţ	I	1	I
control	MRES	Z				1	 * ⁷	Ţ	I	 * ⁷	1
	WDTOVF	O*9				0	0	0	0	0	0
	BREQ	Z				I	Z	1	I	1	ı
	BACK	Z				0	Z	0	L	0	0
Operating	MD0, MD1	L				L	1	I	1	1	I
mode control	ASEMD0	I* ¹⁰				I* ¹⁰	* ¹⁰	I* ¹⁰	I* ¹⁰	I* ¹⁰	I* ¹⁰
-	FWE	I				Ţ	I	1	I	1	I
Interrupt	NMI	I				Ţ	I	1	I	1	I
	IRQ0 to IRQ7	Z				I	1	1	I	1	I
	IRQOUT (PE15)	Z				0	Z (MZIZEH in HCPCR = 0) H* ¹	0	0	O* ⁷	0
							(MZIZEH in HCPCR = 1)				
	IRQOUT (PE30)	Z				0	H* ¹	0	0	0	0
Address bus	A0 to A20	0		Z		0	Z*3	0	Z	0	0
Data bus	D0 to D8, D10	Z				I/O	Z	I/O	Z	I/O	I/O
	D9, D11 to D15	Z				I/O	Z	I/O	Z	I/O* ⁶	I/O
Bus control	WAIT	z				1	Z	1	Z	1	I
	CS0, CS1	Н		Z		0	Z*3	0	Z	0	0
	CS2, CS3, CS4 to CS7	Z				0	Z* ³	0	Z	0	0
	BS	Z				0	Z*3	0	Z	0	0
	RASL	z				0	Z*2	0	Z *²	0	0
						-		-		-	-

Pin Function							Pin State				
	_			Reset State	1		Power-Down Sta	te	_		
			Po	ower-On					-		
		Expans		Expansion	Single-	-			Bus Master- ship	Oscillation Stop	POE Function
Туре	Pin Name	8 bits	16 bits	with ROM	chip	Manual	Software Standby	Sleep	Release	Detected	Used
Bus control	CASL	Z				0	Z*2	0	Z*2	0	0
	DQMLU, DQMLL	Z				0	Z* ³	0	Z	0	0
	AH (PA23)	Z				0	Z*3	0	Z	0	0
	ĀH (PE14)	Z				0	Z $ (MZIZEH \ in \ HCPCR = 0) $ $ Z^{*^3} $ $ (MZIZEH \ in \ HCPCR = 1) $	0	Z	O* ⁷	0
	RDWR	Z				0	Z*3	0	Z	0	0
	RD	Н		Z		0	Z*3	0	Z	0	0
	WRH, WRL	Н		Z		0	Z*3	0	Z	0	0
	CKE	Z				0	Z*2	0	Z * ²	0	0
DMAC	DREQ0 (PD24), DREQ1 (PD25)	Z				1	Z	I	1	 * ⁵	I
	DREQ0 (PE0), DREQ1 (PE2)	Z				I	Z	I	I	* ⁸	1
	DACK0 (PD26), DACK1 (PD27)	Z				0	Z (MZIZDH in HCPCR = 0) O* (MZIZDH in HCPCR = 1)	0	0	O* ⁵	0
	DACK0 (PE14), DACK1 (PE15)	Z				0	Z (MZIZEL in HCPCR = 0) O* (MZIZEL in HCPCR = 1)	0	0	O* ⁷	0
	TEND0, TEND1	Z				0	O*1	0	0	0	0
MTU2	TCLKA to TCLKD	Z				I	Z (MZIZEL in HCPCR = 0) O* (MZIZEL in HCPCR = 1)	I	I	I	I

Pin Function							Pin State				
		Reset State					Power-Down State				
		Power-On				_		·	-		
		Expans		Expansion	Single-	_			Bus Master- ship	Oscillation Stop	POE Function
Туре	Pin Name	8 bits 16 b	16 bits	with ROM	chip	Manual	Software Standby	Sleep	Release	Detected	Used
MTU2	TIOC0A to	Z				I/O	Z $ \label{eq:main_control} (MZIZEL in HCPCR = 0) $$K^{*^{\dagger}}$$ (MZIZEL in HCPCR = 1) $$$	I/O	I/O	I/O* ⁸	Z
	TIOC1A	Z				I/O	K*1	I/O	I/O	I/O	I/O
	TIOC1B	Z				I/O	Z (MZIZEL in HCPCR = 0) K* (MZIZEL in HCPCR = 1)	I/O	I/O	I/O* ⁸	I/O
	TIOC2A	Z				I/O	Z $ (MZIZEL \ in \ HCPCR = 0) $ $ K^{*^1} $ $ (MZIZEL \ in \ HCPCR = 1) $	I/O	I/O	I/O* ⁸	I/O
	TIOC2B	Z				I/O	K*1	I/O	I/O	I/O	I/O
	TIOC3A, TIOC3C	Z				I/O	K*1	I/O	I/O	I/O	I/O
	TIOC3B, TIOC3D	Z				I/O	Z (MZIZEH in HCPCR = 0) K^{ϕ^1} (MZIZEH in HCPCR = 1)	I/O	I/O	I/O* ⁷	Z
	TIOC4A to TIOC4D	Z				I/O	Z (MZIZEH in HCPCR = 0) K^{\oplus^1} (MZIZEH in HCPCR = 1)	I/O	I/O	I/O* ⁷	Z
	TIC5U, TIC5V,	Z				I	Z	I	I	I	I
	TIOC3AS, TIOC3CS	Z				I/O	K*1	I/O	I/O	I/O	I/O
	TIOC3BS (PD10), TIOC3DS (PD11)	Z				I/O	Z (MZIZDL in HCPCR = 0) K*1 (MZIZDL in HCPCR = 1)	I/O	I/O	I/O* ⁶	Z

Pin Function		Pin State									
		Reset State				Power-Down State			-		
		Power-On							-		
Туре	Pin Name	Expansion without RC 8 bits 16	M		Single-	Manual	Software Standby	Sleen	Bus Master- ship	Oscillation Stop Detected	POE Function Used
MTU2S	TIOC3BS (PD29), TIOC3DS (PD28) TIOC3BS (PE5),	z				I/O	Z (MZIZDH in HCPCR = 0) K*1 (MZIZDH in HCPCR = 1) Z (MZIZEL in HCPCR = 0)	I/O	I/O	I/O* ⁵	Z
	TIOC3DS (PE6)						K^{*1} (MZIZEL in HCPCR = 1)				
	TIOC4AS (PD12), TIOC4BS (PD13), TIOC4CS (PD14), TIOC4DS (PD15)	Z				I/O	Z (MZIZDL in HCPCR = 0) K*1 (MZIZDL in HCPCR = 1)	I/O	I/O	I/O* ⁶	Z
	TIOC4AS (PD27), TIOC4BS (PD26), TIOC4CS (PD25), TIOC4DS (PD24)	Z				I/O	Z (MZIZDH in HCPCR = 0) K^{*1} (MZIZDH in HCPCR = 1)	I/O	I/O	I/O* ⁵	Z
	TIOC4AS (PE0), TIOC4BS (PE1), TIOC4CS (PE2), TIOC4DS (PE3)	Z				I/O	Z (MZIZEL in HCPCR = 0) K^{*1} (MZIZEL in HCPCR = 1)	I/O	I/O	I/O* ⁸	Z
	TIC5US, TIC5VS, TIC5WS	Z				I	Z	I	I	1	I
POE	POE0 to POE8	Z				ı	Z	ı	I	1	I

Pin F	unction						Pin State				
				Reset State	1		Power-Down Sta	te			
			Po	ower-On					-		
_		Expans	ROM	Expansion	-	-			ship	Oscillation Stop	Function
Туре	Pin Name	8 bits	16 bits	with ROM	chip	Manual	Software Standby	Sleep	Release	Detected	Used
SCI	SCK0 to SCK2, SCK4	Z				I/O	K* ¹	I/O	I/O	I/O	I/O
	RXD0 to RXD2, RXD4	Z				I	Z	I	I	I	1
	TXD0 to TXD2,	Z				0	O*1	0	0	0	0
SCIF	SCK3	Z				I/O	K*1	I/O	I/O	I/O	I/O
	SCK3 (PE6)	Z				I/O	Z (MZIZEL in HCPCR = 0) O* (MZIZEL in HCPCR = 1)	I/O	I/O* ⁸	I/O	I/O
	RXD3	Z				I	Z	1	ı	I	I
	TXD3	Z				0	O*1	0	0	0	0
	TXD3 (PE5)	Z				0	Z (MZIZEL in HCPCR = 0) O*1 (MZIZEL in HCPCR = 1)	0	0	O*8	0
SSU	SSCK	Z				I/O	K*1	I/O	I/O	I/O	I/O
	SCS	Z				I/O	K*1	I/O	I/O	I/O	I/O
	SSI	Z				I/O	Z	I/O	I/O	I/O	I/O
	SSO	Z				I/O	K*1	I/O	I/O	I/O	I/O
IIC3	SCL	Z				I/O	Z	I/O	I/O	I/O	I/O
	SDA	Z				I/O	Z	I/O	I/O	I/O	I/O
UBC	UBCTRG	Z				0	O*1	0	0	0	0
A/D	AN0 to AN7	Z				Ţ	Z	1	I	1	I
Converter	ADTRG	Z				1	Z	I	I	1	1
USB	USBXTAL	0				0	L	0	0	0	0
	USBEXTAL	I				I	I	ı	ı	1	I
	USPND	Z				0	O*1	0	0	0	0
	VBUS	I				I	1	1	I	I	I

Pin F	unction						Pin State				
				Reset State			Power-Down Sta	te	_		
			Po	wer-On							
Toma	Pin Name	Expans	t ROM	Expansion	Single-		Outros Observation	Olean	Bus Master- ship	Oscillation Stop Detected	POE Function Used
Туре		8 bits	16 bits	with ROM	CITIP		Software Standby				
USB	USD+	Z				I/O	1	I/O	I/O	I/O	I/O
	USD-	Z				I/O	1	I/O	I/O	I/O	I/O
I/O Port	PA0 to PA9, PA12 to PA15, PA21 to PA23	Z				I/O	K* ¹	I/O	I/O	I/O	I/O
	PB0, PB1, PB6 to PB12	Z				I/O	K* ¹	I/O	I/O	I/O	I/O
	PB2, PB3	Z				1	z	1	I	1	I
	PC0 to PC15	Z				I/O	K*1	I/O	I/O	I/O	I/O
	PD0 to PD9, PD16 to PD22, PD30, PD31	Z				I/O	K* ¹	I/O	I/O	I/O	I/O
	PD10 to PD15	Z				I/O	Z (MZIZDL in HCPCR = 0) K^{*1} (MZIZDL in HCPCR = 1)	I/O	I/O	I/O* ⁶	Z
	PD24 to PD29	Z				I/O	Z (MZIZDH in HCPCR = 0) K* (MZIZDH in HCPCR = 1)	I/O	I/O	I/O* ⁵	Z
	PE4, PE7, PE8, PE10	Z				I/O	K*1	I/O	I/O	I/O	I/O
	PE0 to PE3, PE5, PE6	Z				I/O	Z (MZIZEL in HCPCR = 0) K^{*^1} (MZIZEL in HCPCR = 1)	I/O	I/O	I/O* ⁸	Z
	PE9, PE11 to PE15	Z				I/O	Z (MZIZEH in HCPCR = 0) K^{*^1} (MZIZEH in HCPCR = 1)	I/O	I/O	I/O* ⁷	Z
	PF0 to PF7	Z				I	z	I	I	1	I

[Legend]

I: Input

O: Output

H: High-level output

L: Low-level output

Z: High-impedance

K: Input pins become high-impedance, and output pins retain their state.

- Notes: 1. Output pins become high-impedance when the HIZ bit in standby control register 3 (STBCR3) is set to 1.
 - 2. Becomes output when the HIZCNT bit in the common control register (CMNCR) is set
 - 3. Becomes output when the HIZMEM bit in the common control register (CMNCR) is set to 1.
 - 4. Becomes output when the HIZCKIO bit in the common control register (CMNCR) is set
 - 5. Becomes high-impedance when the MZIZDH bit in the high-current port control register (HCPCR) is cleared to 0.
 - 6. Becomes high-impedance when the MZIZDL bit in the high-current port control register (HCPCR) is cleared to 0.
 - 7. Becomes high-impedance when the MZIZEH bit in the high-current port control register (HCPCR) is cleared to 0.
 - 8. Becomes high-impedance when the MZIZEL bit in the high-current port control register (HCPCR) is cleared to 0.
 - 9. Becomes input during a power-on reset. Pull-up to prevent erroneous operation. Pulldown with a resistance of at least 1 $M\Omega$ as required.
 - 10. Pulled-up inside the LSI when there is no input.

Table A.3 Pin States (SH7286)

Pin Fu	unction						Pin State				
				Reset State	1		Power-Down Sta	te	•		
			Po	ower-On		_			_		
		Expans		Expansion	Single-	_			Bus Master- ship	Oscillation Stop	POE Function
Туре	Pin Name	8 bits	16 bits	with ROM	chip	Manual	Software Standby	Sleep	Release	Detected	Used
Clock	СК	0			Z	0	Z* ⁴	0	Z*4	0	0
	XTAL	0				0	L	0	0	0	0
	EXTAL	1				1	1	1	I	1	I
System	RES	1				1	1	ļ	I	1	I
control	MRES	Z				1	* ⁷	1	I	I* ⁷	I
	WDTOVF	O*9				0	0	0	0	0	0
	BREQ	Z				1	Z	I	1	1	I
	BACK	Z				0	Z	0	L	0	0
Operating	MD0, MD1	Į				I	T.	I	I	1	I
mode control	ASEMD0	I* ¹⁰				I* ¹⁰	* ¹⁰	I* ¹⁰	I* ¹⁰	I* ¹⁰	I* ¹⁰
	FWE	1				1	I	1	I	1	I
Interrupt	NMI	I				I	I	I	I	1	I
	IRQ0 to IRQ7	Z				I	I	I	I	I	I
	IRQOUT (PE15)	Z				0	Z (MZIZEH in HCPCR = 0) H* ¹ (MZIZEH in HCPCR = 1)	0	0	O* ⁷	0
	IRQOUT (PE30)	Z				0	H* ¹	0	0	0	0
Address bus	A0 to A25	0		Z		0	Z*3	0	Z	0	0
Data bus	D0 to D9, D16 to D23, D30, D31	Z				I/O	Z	I/O	Z	I/O	I/O
	D10 to D15	Z				I/O	Z	I/O	Z	I/O* ⁶	I/O
	D24 to D29	Z				I/O	Z	I/O	Z	I/O* ⁵	I/O
Bus control	WAIT	Z				I	Z	1	Z	I	I
	CS0, CS1	н		Z		0	Z*3	0	Z	0	0

Pin F	Pin Function		Pin State								
				Reset State			Power-Down Sta	te			
			Po	ower-On					_'		
Туре	Pin Name	Expans withou	t ROM	Expansion	-	Manual	Software Standby	Sloon	ship	Oscillation Stop Detected	POE Function Used
-			10 DIES		- Cilip						
Bus control	CS2, CS3, CS4 to CS7	Z				0	Z* ³	0	Z	0	0
	BS	Z				0	Z*3	0	Z	0	0
	RASU, RASL	Z				0	Z* ²	0	Z*2	0	0
	CASU, CASL	Z				0	Z*2	0	Z*2	0	0
	DQMUU, DQMUL, DQMLU, DQMLL	Z				0	Z*3	0	Z	0	0
	ĀH	Z				0	Z*3	0	Z	0	0
	ĀH (PE14)	Z				0	Z $ (\text{MZIZEH in HCPCR} = 0) \\ Z^{*^3} \\ (\text{MZIZEH in HCPCR} = 1) $	0	Z	O* ⁷	0
	REFOUT	Z				0	H/Z*1	0	0	Z	H/Z*1
	FRAME	Z				0	Z*3	0	Z	0	0
	RDWR	Z				0	Z*3	0	Z	0	0
	RD	Н		Z		0	Z*3	0	Z	0	0
	WRHH, WRHL	Z		Н		0	Z*3	0	Z	0	0
	WRH, WRL	Н		Z		0	Z*3	0	Z	0	0
	CKE	Z				0	Z*2	0	Z * ²	0	0
DMAC	DREQ0 (PD24), DREQ1 (PD25)	Z				I	Z	1	1	I/O* ⁵	I
	DREQ0 (PE0), DREQ1 (PE2)	Z				ļ	Z	I	I	* ⁸	1
	DREQ2, DREQ3	Z				I	Z	1	1	I	I
	DACK0 (PD26), DACK1 (PD27)	Z				0	Z (MZIZDH in HCPCR = 0) $O^{a^{1}}$ (MZIZDH in HCPCR = 1)	0	0	O* ⁵	0

Pir	n Function					Pin State				
			Reset State)		Power-Down Sta	te	_		
		Expansion	Power-On		-			Bus Master-	Oscillation	POE
Туре	Pin Name	8 bits 16 bits	Expansion ts with ROM	-	Manual	Software Standby	Sleep	ship Release	Stop Detected	Function Used
DMAC	DACK0 (PE14), DACK1 (PE15)	Z			0	Z (MZIZEH in HCPCR = 0) O* (MZIZEH in HCPCR = 1)	0	0	O* ⁷	0
	DACK2, DACK3	z			0	O*1	0	0	0	0
	TEND0, TEND1	Z			0	Z (MZIZEL in HCPCR = 0) O* ¹ (MZIZEL in HCPCR = 1)	0	0	O*8	0
MTU2	TCLKA to	Z			I	Z	I	1	I	1
	TIOC0A to	Z			I/O	Z (MZIZEL in HCPCR = 0) K* ¹ (MZIZEL in HCPCR = 1)	I/O	I/O	I/O* ⁸	Z
	TIOC1A	Z			I/O	K*1	I/O	I/O	I/O	I/O
	TIOC1B	Z			I/O	Z $ (MZIZEL \ in \ HCPCR = 0) $ $ K^{*^{1}} $ $ (MZIZEL \ in \ HCPCR = 1) $	I/O	I/O	I/O* ⁸	I/O
	TIOC2A	Z			I/O	Z (MZIZEL in HCPCR = 0) K*1 (MZIZEL in HCPCR = 1)	I/O	I/O	I/O* ⁸	I/O
	TIOC2B	Z			I/O	K*1	I/O	I/O	I/O	I/O
	TIOC3A, TIOC3C	Z			I/O	K*1	I/O	I/O	I/O	I/O
	TIOC3B, TIOC3D	Z			I/O	Z (MZIZEH in HCPCR = 0) K*1 (MZIZEH in HCPCR = 1)	I/O	I/O	I/O* ⁷	Z

Pin	Function						Pin State				
				Reset State	,		Power-Down Sta	te			
			Po	ower-On					-		
		Expans	t ROM	Expansion	-	_			Bus Master- ship	Stop	Function
Туре	Pin Name	8 bits	16 bits	with ROM	chip	Manual	Software Standby	Sleep	Release	Detected	Used
MTU2	TIOC4A to TIOC4D	Z				I/O	Z $ \label{eq:main_constraint} \mbox{(MZIZEH in HCPCR = 0)} $ $ \mbox{K*}^1 \mbox{(MZIZEH in HCPCR = 1)} $	I/O	I/O	I/O* ⁷	Z
	TIC5U, TIC5V,	Z				I	Z	I	I	1	I
MTU2S	TIOC3AS, TIOC3CS	Z				I/O	K*1	I/O	I/O	I/O	I/O
	TIOC3BS (PD10), TIOC3DS (PD11)	Z				I/O	Z (MZIZDL in HCPCR = 0) K*1 (MZIZDL in HCPCR = 1)	I/O	I/O	I/O* ⁵	Z
	TIOC3BS (PD29), TIOC3DS (PD28)	Z				I/O	Z (MZIZDH in HCPCR = 0) $K^{*^{1}}$ (MZIZDH in HCPCR = 1)	I/O	I/O	I/O* ⁵	Z
	TIOC3BS (PE5), TIOC3DS (PE6)	Z				I/O	Z (MZIZEL in HCPCR = 0) K*1 (MZIZEL in HCPCR = 1)	I/O	I/O	I/O* ⁸	Z
	TIOC4AS (PD12), TIOC4BS (PD13), TIOC4CS (PD14), TIOC4DS (PD15)	Z				I/O	Z (MZIZDL in HCPCR = 0) K*1 (MZIZDL in HCPCR = 1)	I/O	I/O	I/O* ⁶	Z
	TIOC4AS (PD27), TIOC4BS (PD26), TIOC4CS (PD25), TIOC4DS (PD24)	Z				I/O	Z (MZIZDH in HCPCR = 0) Ke ¹ (MZIZDH in HCPCR = 1)	I/O	1/0	I/O* ⁵	Z

				Reset State	,			_			
			Reset State				Power-Down State				
			Po	wer-On		_			_		
Туре	Pin Name	Expans	ROM	Expansion with ROM	-	Manual	Software Standby	Sleen	ship	Oscillation Stop Detected	POE Function Used
MTU2S	TIOC4AS (PE0), TIOC4BS (PE1), TIOC4CS (PE2), TIOC4DS (PE3)	Z				I/O	Z (MZIZEL in HCPCR = 0) K*1 (MZIZEL in HCPCR = 1)	I/O	I/O	I/O* ⁸	Z
	TIC5US, TIC5VS, TIC5WS	Z				I	Z	I	1	I	I
POE	POE0 to POE8	Z				1	Z	1	I	I	1
SCI	SCK0 to SCK2, SCK4	Z				I/O	K*1	I/O	I/O	I/O	I/O
	RXD0 to RXD2, RXD4	Z				I	Z	I	1	I	1
	TXD0 to TXD2,	Z				0	O*1	0	0	0	0
SCIF	SCK3	Z				I/O	K*1	I/O	I/O	I/O	I/O
	SCK3 (PE6)	Z				I/O	Z (MZIZEL in HCPCR = 0) O*1 (MZIZEL in HCPCR = 1)	I/O	I/O	I/O* ⁸	I/O
	RXD3	Z				1	Z	ı	1	ı	1
	TXD3	Z				0	O*1	0	0	0	0
	TXD3 (PE5)	Z				0	Z (MZIZEL in HCPCR = 0) O* (MZIZEL in HCPCR = 1)	0	0	O*8	0
SSU	SSCK	Z				I/O	K*1	I/O	I/O	I/O	I/O
	SCS	Z				I/O	K*1	I/O	I/O	I/O	I/O
	SSI	Z				I/O	Z	I/O	I/O	I/O	I/O
	SSO	Z				I/O	K* ¹	I/O	I/O	I/O	I/O

Pin	Function						Pin State				
				Reset State	1		Power-Down Stat	te			
			Po	wer-On					_		
		Expans		Expansion	Single-	_			Bus Master- ship	Oscillation Stop	POE Function
Туре	Pin Name	8 bits	16 bits	with ROM	chip	Manual	Software Standby	Sleep	Release	Detected	Used
IIC3	SCL	Z				I/O	Z	I/O	I/O	I/O	I/O
	SDA	Z				I/O	Z	I/O	I/O	I/O	I/O
UBC	UBCTRG	Z				0	O*1	0	0	0	0
A/D	AN0 to AN11	Z				1	Z	1	I	1	1
Converter	ADTRG	Z				1	Z	1	1	1	1
USB	USBXTAL	0				0	L	0	0	0	0
	USBEXTAL	I				1	1	1	I	1	I
	USPND	Z				0	O*1	0	0	0	0
	VBUS	1				1	1	I	1	1	1
	USD+	Z				I/O	1	I/O	I/O	I/O	I/O
	USD-	Z				I/O	1	I/O	I/O	I/O	I/O
RCAN	CRx0	Z				Ţ	Z	I	I	1	I
	CTx0	Z				0	O*1	0	0	0	0
I/O Port	PA0 to PA15, PA21 to PA23	Z				I/O	K*1	I/O	I/O	I/O	I/O
	PB0, PB1, PB6 to PB9	Z				I/O	K*1	I/O	I/O	I/O	I/O
	PB2, PB3	Z				I	Z	I	I	1	I
	PC0 to PC15	Z				I/O	K*1	I/O	I/O	I/O	I/O
	PD0 to PD9, PD16 to PD23, PD30, PD31	Z				I/O	K*1	I/O	I/O	I/O	I/O
	PD10 to PD15	Z				I/O	Z (MZIZDL in HCPCR = 0) K*1 (MZIZDL in HCPCR = 1)	I/O	I/O	I/O* ⁶	Z
	PD24 to PD29	Z				I/O	Z (MZIZDH in HCPCR = 0) K^{*1} (MZIZDH in HCPCR = 1)	I/O	I/O	I/O* ⁵	Z

Pin	Function						Pin State				
				Reset State	1	Power-Down State					
			Po	ower-On		_			_		
		Expans		Expansion	Single-				Bus Master- ship	Oscillation Stop	POE Function
Туре	Pin Name	8 bits	16 bits	with ROM	chip	Manual	Software Standby	Sleep	Release	Detected	Used
I/O Port	PE4, PE7, PE8, PE10	Z				I/O	K*1	I/O	I/O	I/O	I/O
	PE0 to PE3, PE5, PE6	Z				I/O	Z (MZIZEL in HCPCR = 0) K^{*^1} (MZIZEL in HCPCR = 1)	I/O	I/O	I/O* ⁸	Z
	PE9, PE11 to PE15	Z				I/O	Z (MZIZEH in HCPCR = 0) K*1 (MZIZEH in HCPCR = 1)	I/O	I/O	I/O* ⁷	Z
	PF0 to PF11	Z				1	Z	ı	I	1	I

[Legend]

I: Input

O: Output

H: High-level output

L: Low-level output

Z: High-impedance

K: Input pins become high-impedance, and output pins retain their state.

Notes:

- Output pins become high-impedance when the HIZ bit in standby control register 3 (STBCR3) is set to 1.
- 2. Becomes output when the HIZCNT bit in the common control register (CMNCR) is set to 1.
- 3. Becomes output when the HIZMEM bit in the common control register (CMNCR) is set to 1.
- 4. Becomes output when the HIZCKIO bit in the common control register (CMNCR) is set to 1.
- 5. Becomes high-impedance when the MZIZDH bit in the high-current port control register (HCPCR) is cleared to 0.
- 6. Becomes high-impedance when the MZIZDL bit in the high-current port control register (HCPCR) is cleared to 0.
- 7. Becomes high-impedance when the MZIZEH bit in the high-current port control register (HCPCR) is cleared to 0.
- 8. Becomes high-impedance when the MZIZEL bit in the high-current port control register (HCPCR) is cleared to 0.
- 9. Becomes input during a power-on reset. Pull-up to prevent erroneous operation. Pull-down with a resistance of at least 1 $M\Omega$ as required.
- 10. Pulled-up inside the LSI when there is no input.

B. Product Code Lineup

Table B.1 Product Code Lineup

Product Type

						-	
Product Name	Classification	ROM Capacity	RAM Capacity	Application	Operating	Product Code	Package (Package Code)
	F-ZTAT version	128 kbytes		Consumer application	-20 to +85°C	R5F72433N100FP	LQFP1414-100
				Industrial application	-40 to +85°C	R5F72433D100FP	(FP-100UV)
		256 kbytes	12 kbytes	Consumer application	−20 to +85°C	R5F72434N100FP	
				Industrial application	-40 to +85°C	R5F72434D100FP	
SH7285	F-ZTAT version	512 kbytes	24 kbytes	Consumer application	−20 to +85°C	R5F72855N100FP	LQFP2020-114
				Industrial application	-40 to +85°C	R5F72855D100FP	(FP-144LV)
		768 kbytes	32 kbytes	Consumer application	−20 to +85°C	R5F72856N100FP	<u></u>
				Industrial application	-40 to +85°C	R5F72856D100FP	
SH7286	F-ZTAT version	512 kbytes	24 kbytes	Consumer application	−20 to +85°C	R5F72865N100FP	LQFP2424-176
				Industrial application	-40 to +85°C	R5F72865D100FP	(FP-176EV)
				Consumer application	−20 to +85°C	R5F72865N100FA	LQFP2020-176
				Industrial application	−40 to +85°C	R5F72865D100FA	(FP-176AV)
		768 kbytes	32 kbytes	Consumer application	−20 to +85°C	R5F72866N100FP	LQFP2424-176
				Industrial application	−40 to +85°C	R5F72866D100FP	(FP-176EV)
				Consumer application	−20 to +85°C	R5F72866N100FA	LQFP2020-176
				Industrial application	-40 to +85°C	R5F72866D100FA	(FP-176AV)
		1 Mbytes	32 kbytes	Consumer application	−20 to +85°C	R5F72867N100FP	LQFP2424-176
				Industrial application	−40 to +85°C	R5F72867D100FP	(FP-176EV)
				Consumer application	−20 to +85°C	R5F72867N100FA	LQFP2020-176
				Industrial application	-40 to +85°C	R5F72867D100FA	(FP-176AV)

C. Package Dimensions




Figure C.1 FP-100UV




Figure C.2 FP-144LV




Figure C.3 FP-176EV




Figure C.4 FP-176AV

Main Revisions and Additions in this Edition

Item	Page	Revision (S	ee Manual for Details)
Table 1.1 SH7286, SH7285, and SH7243 Features	2 to 8	Amended	
and SH7243 realures		Items	Specification
		CPU	
			Five-stage pipeline
			Harvard architecture
		Bus state	The following features settable for each area independently
		controller (BSC)	Supports both
			— Bus size (8,
			— Number of
			— Idle wait
			 Direct connection to SRAM, SRAM interface with byte
			selection, SDRAM burst ROM (clock synchronous or
			asynchronous) is achieved by specifying the memory to
			be connected to each area. Address/data multiplex I/O (MPX-I/O) interface is also supported.
		Port output	High-impedance control of high-current pins at a falling edge
		enable 2 (POE2)	
		Power supply	VCC: 3.0 to 5.5 V, AVCC: 4.5 to 5.5 V
		voltage	DrVCC: 3.0 to 3.6 V (when USB is used)
			3.0 to 5.5 V (when USB is not used)
Figure 1.1 Block Diagram (SH7243), Figure 1.2 Block Diagram (SH7285, SH7286)	9, 10	Added	

Page 1715 of 1778

					_
Table	4 4	2 0:	n E.	ınatia	

16 to


19

Amended

Classification Symbol Function WRHH Bus control Indicates a write access to bits 31 to 24 of data of external memory or device (only in SH7286). WRHL Indicates a write access to bits 23 to 16 of data of external memory or device (only in SH7286) WRH Indicates a write access to bits 15 to 8 of data of external memory or device. WRL Indicates a write access to bits 7 to 0 of data of external memory or device. Multi-function timer TIOC4A, The TGRA 4 to TGRD 4 input capture pulse unit 2 (MTU2) TIOC4B, input/output compare output/PWM output TIOC4C, TIOC4D Multi-function timer TIOC4AS. The TGRA_4S to TGRD_4S input capture input/output compare output/PWM output pulse unit 2S (MTU2S) TIOC4BS. TIOC4CS. pins. TIOC4DS SCS Synchronous serial Chip select input/output pin. communication unit (SSU)(only in SH7285 and SH7286)

Figure 2.6 Transitions between Processing States

61 Amended



3.1 Selection of Operating Modes

63 Amended

For the on-chip flash memory programming mode, boot mode, user boot mode, user program mode, and USB boot mode (only in SH7285 and SH7286) which are on-chip programming modes are available.

Item	Page	Revision (See Manual for Details)				
Table 3.1 Selection of	63	Amended				
Operating Modes		Mode No. Mode 7 ⁻¹⁻²⁻³ Notes: 4. If FWE = 0 starting from power-on and until				
		power-on reset has been released, and if FWE = 1 when the MCU operation has been set to single-chip mode, transition to the user program mode is executed in a single chip state.				
3.3.3 Mode 2 (MCU	64	Added				
Extension Mode 2)		In this mode, the on-chip ROM (flash memory) is active and CS0 space can be used in this mode.				
3.4 Address Map	65 to	Amended				
	71	On-chip ROM \rightarrow On-chip flash memory)				
4.1 Features	75, 76	Amended				
		(6) Frequency Control Register (FRQCR) The frequency control register (FRQCR) has control bits assigned for the following functione: clock- output/non-output from the GK pin during software- standby mode, and-the frequency division ratios of the internal clock (Iφ), bus clock (Bφ), and peripheral clock (Pφ).				
		(7) MTU2S Clock Frequency Control Register (MCLKCR) The MTU2S clock frequency control register (MCLKCR) has control bits assigned for the fellowing- functions: MTU2S clock (Μφ) output/non output and the frequency division ratio of the MTU2S clock (Μφ).				
		(8) AD Clock Frequency Control Register (ACLKCR) The AD clock frequency control register (ACLKCR) has control bits assigned for the fellowing functions: AD-elock (Λφ) output/non-output and the frequency division ratio of the AD clock (Αφ).				
4.3 Clock Operating Modes	78	Added				
		Table 4.3 shows examples of the ranges of the frequency division ratios that can be specified with FRQCR.				

Item	Page	Revision (See Manual for Details)					
Table 4.3 Clock Operating	79, 80	The table title amended					
Modes and Settable		Added					
Frequency Range Examples		Notes:					
		 When using the MTU2S, the MTU2S clock (Mφ) frequency must not exceed the internal clock (Iφ) frequency and also be equal to or higher than Pφ and Bφ. The MTU2S clock 					
4.4.1 Frequency Control	81	Amended					
Register (FRQCR)		FRQCR is a 16-bit readable/writable register used to specify the frequency division ratios for the internal clock (Iφ), bus clock (Bφ), and peripheral clock (Pφ). FRQCR can be accessed only in word units. After setting FRQCR to a new value, read it to confirm that it actually holds the new value, then execute NOP instructions for 32 cycles of Pφ. FRQCR should be modified by a program in the on-chip ROM or on-chip RAM. Additionally, make settings for individual modules after setting FRQCR*. FRQCR is initialized to H'0333 When switching the division ratio of bus clock frequency, the CK pin is fixed at low level for a cycle of an input clock so as to prevent a hazard of switching.					
		Note: * A register that is initialized in software standby					
		mode is also initialized when the FRQCR setting is changed.					
4.4.2 MTU2S Clock Frequency Control Register	84	Amended					
(MCLKCR)		Bit: 7 6 5 4 3 2 1 0					
		Initial value: 0 1 0 0 0 0 1 1 R/W: R R R R R R R R/W R/W					
		Initial					
		Bit Bit Name Value R/W Description					
		7 0 R Reserved This bit is always read as 0. The write value should always be 0.					

All 0

R

5 to 2 —

Reserved

Reserved

should always be 1.

This bit is always read as 1. The write value

These bits are always read as 0. The write value should always be 0.

Item	Page	Revision (See Manual for Details)					
4.4.3 AD Clock Frequency Control Register (ACLKCR)	85	Amended Bit: 7 6 5 4 3 2 1 0					
		Initial value: 0 1 0 0 0 0 1 1 R/W: R R R R R R R R/W R/W					
		Initial Bit Bit Name Value R/W Description					
		7 0 R Reserved This bit is always read as 0. The write value should always be 0.					
		6 — 1 R Reserved					
		This bit is always read as 1. The write value should always be 1.					
4.5 Changing the Frequency	87	Amended					
		change the frequencies of the internal clock, bus clock, peripheral clock, MTU2S clock, and AD clock under the software control through the frequency control register (FRQCR), MTU2S clock frequency control register (MCKCR), and AD clock frequency control register (ACLKCR). The following describes how to specify the frequencies.					
4.7 Oscillation Stop Detection	90	Added					
		In addition, the high-current ports (multiplexed pins to which the TIOC3B, TIOC3D, and TIOC4A to TIOC4D signals in the MTU2, the TIOC3BS, TIOC3DS, and TIOC4AS to TIOC4DS in the MTU2S are assigned) can be placed in high-impedance state regardless of the OSCERS bit and PFC settings. For details, refer to appendix A, Pin States.					
Figure 4.5 Example of	91	Amended					
Connecting a Ceramic Resonator		Ceramic resonator: CSTCW48M0X11***-R0 (Murata Manufacturing Co., Ltd.) Contact your Renesas Electronics sales agency for deta of Rf and Rd values. Ta = 0 to +70°C					

Item	Page	Revision (Revision (See Manual for Details)					
(2) Exception Handling	98	Amended						
Triggered by Address Errors, Register Bank Errors, Interrupts, and Instructions		In the case of interrupt exception handling other than NMI or UBC with usage of the register banks enabled, general registers R0 to R14, control register GBR, system registers MACH, MACL, and PR, and the vector table address offset of the interrupt exception handling to be executed are saved to the register banks.						
Table 5.6 Bus Cycles and	105	Added						
Address Errors		Bus C	ycle	_				
		Туре	Bus Master	Bus Cycle Description	Address Errors			
		Data read/write	CPU, DMAC, or DTC	Double longword data accessed from a double longword boundary	None (normal)			
				Double longword data accessed from other than a double longword boundary	Address error occurs			
5.5.3 Interrupt Exception	110	Amended	mended					
Handling		In the case of interrupt exception handling other than NMI or UBC with usage of the register banks enabled, general registers R0 to R14, control register GBR, system register MACH, MACL, and PR, and the vector table address offse of the interrupt exception handling to be executed are saved in the register banks.						
Table 5.11 Stack Status After	116	Amended						
Exception Handling Ends		Exception Type Integer division instruction (division by zero, overflow)						
5.9.4 Note When Changing Interrupt Mask Level of Status Register (SR) in CPU	117	Added						
Figure 6.1 Block Diagram of INTC	120	Deleted ICR2						

Item	Page	Revision (See Manual for Details)

Table 6.2 Register Configuration

122 Deleted

Register Name	Access Size
Interrupt control register 0	16, 32
Interrupt control register 1	16 , 32
IRQ interrupt request register	16 , 32
Bank control register	16, 32
Bank number register	16 , 32
Interrupt priority register 01	16, 32
Interrupt priority register 02	16 , 32
Interrupt priority register 05	16 , 32
Interrupt priority register 06	16, 32
Interrupt priority register 07	16 , 32
Interrupt priority register 08	16, 32
Interrupt priority register 09	16 , 32
Interrupt priority register 10	16, 32
Interrupt priority register 11	16 , 32
Interrupt priority register 12	16, 32
Interrupt priority register 13	16 , 32
Interrupt priority register 14	16, 32
Interrupt priority register 15	16 , 32
Interrupt priority register 16	16, 32
Interrupt priority register 17	16 , 32
Interrupt priority register 18	16 , 32
USB-DTC transfer interrupt request register	16 , 32

Item
Table 6.3 Interrupt Request Sources and IPR01, IPR02, and IPR05 to IPR18

123, Amended 124 Register

Register Name	Bits 15 to 12	Bits 11 to 8	Bits 7 to 4	Bits 3 to 0
Interrupt priority register 09	MTU2_0 (TGIA_0 to TGID_0)	MTU2_0 (TCIV_0, TGIE_0, TGIF_0)	MTU2_1 (TGIA_1, TGIB_1)	MTU2_1 (TCIV_1, TCIU_1)
Interrupt priority register 10	MTU2_2 (TGIA_2, TGIB_2)	MTU2_2 (TCIV_2, TCIU_2)	MTU2_3 (TGIA_3 to TGID_3)	MTU2_3 (TCIV_3)
Interrupt priority register 11	MTU2_4 (TGIA_4 to TGID_4)	MTU2_4 (TCIV_4)	MTU2_5 (TGIU_5, TGIV_5, TGIW_5)	POE2 (OEI1, OEI2)
Interrupt priority register 12	MTU2S_3 (TGIA_3 to TGID_3)	MTU2S_3 (TCIV_3)	MTU2S_4 (TGIA_4 to TGID_4)	MTU2S_4 (TCIV_4)
Interrupt priority register 13	MTU5S (TGIU_5, TGIV_5, TGIW_5)	POE2 (OEI3)	IIC3*1	Reserved
Interrupt priority register 18	USB* ¹ (USI0, USI1)	RCAN_ET*2	EP1-FIFO full DTC transfer end* ¹ (USBRXI)	EP2-FIFO empty DTC transfer end* ¹ (USBTXI)

6.3.3 Interrupt Control Register 1 (ICR1)

126 Table note added

Note: When the detecting condition of the IRQn input is changed, the IRQnF flag in IRQRR is cleared to 0.

6.3.4 IRQ Interrupt Request 128 Register (IRQRR)

Added

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ7F	0	R/(W)*	IRQ Interrupt Request
6	IRQ6F	0	R/(W)*	[Clearing conditions]
5	IRQ5F	0	R/(W)*	Cleared by reading IRQnF while IRQnF =
4	IRQ4F	0	R/(W)*	1, then writing 0 to IRQnF Cleared by executing IRQn interrupt
3	IRQ3F	0	R/(W)*	exception handling
2	IRQ2F	0	R/(W)*	Cleared when DTC is activated by the IRQn interrupt, then the DISEL bit in MRB
1	IRQ1F	0	R/(W)*	of DTC is set to 0
0	IRQ0F	0	R/(W)*	 Cleared when the setting of IRQn1S or IRQn0S of ICR1 is changed
				1: IRQn interrupt request is detected
		-(1-	m()=	

Item	Page	Revision (See Manual for Details)						
6.4.1 NMI Interrupt	133	Amended						
		Note that during a reset and after the reset has been canceled, the NMI pin should be fixed high for 3 tcyc.						
6.4.4 IRQ Interrupts	134	Added						
		The IRQnF bit will be set when the setting condition is satisfied regardless of the setting of the I3 to I0 bits in SR.						
Table 6.4 Interrupt Exception		Amended						
Handling Vectors and	142	Interrupt Sou	ırce Number					
Priorities		USB	EP1-FIFO full D' (USBRXI)	TC transfer end				
			EP2-FIFO empty DTC transfer end (USBTXI)					
		MTU2	MTU2_0	TGIA_0				
			MTU2_1	TGIA_1				
			MTU2_2	TGIA_2				
			MTU2_3	TGIA_3				
			MTU2_4	TGIA_4				
			MTU2_5	TGIU_5				
		MTU2S	MTU2S_3	TGIA_3S				
				TGIB_3S				
				TGIC_3S				
				TGID_3S				
				TCIV_3S				
			MTU2S_4	TGIA_4S				
				TGIB_4S				
				TGIC_4S				
				TGID_4S				
				TCIV_4S				
			MTU2S_5	TGIU_5S				
				TGIV_5S				
				TGIW_5S				

6.9.3 Handling Interrupt
Request Signals as DTC
Activating Sources but Not as
CPU Interrupt Sources or
DMAC Activating Sources

Added

- 5. However, when the transfer counter value is 0, the DTCE bit is cleared to 0 and interrupt requests are sent to the CPU. The activating source is not cleared here.
- 6. The CPU clears the interrupt source and performs the necessary termination processing in the interrupt exception handling routine.

Item	Page	Revision	(See Manua	l for Details)
6.10.2 In Case the NMI Pin is not in Use	163, 164	Added		
to				
6.10.4 Notes on Canceling Software Standby Mode with an IRQx Interrupt Request				
7.5 Interrupt Source	195	Added		
8.1 Features	198	Amended		
		Note: *		ransfer information is stored in the M, the RAME bit in SYSCR1 must be
Table 8.2 Interrupt Sources,	212 to	Amended		
DTC Vector Addresses, and	214	Origin of A	Activation	
Corresponding DTCEs		Source		Activation Source
		USB		EP1-FIFO full transfer request (USBRXI)
				EP2-FIFO empty transfer request (USBTXI)
		MTU2S_CI	H3	TGIA_3S
				TGIB_3S
				TGIC_3S
				TGID_3S
		MTU2S_CI	H4	TGIA_4S
				TGIB_4S
				TGIC_4S
				TGID_4S
				TCIV_4S
		MTU2S_CI	H5	TGIU_5S
				TGIV_5S
				TGIW_5S

Item	Page	Revision (See Manual for Details)							
Table 8.10 Number of Cycles Required for Each Execution State	231	Amended Object to be Accessed	On- Chip RAM* ¹	On-Chip Flash Memory		hip I/O	Exte	ernal De	vice* ⁵
		Bus width	32 bits	32 bits	8 bits*4	16 bits	8 bits	16 bits	32 bits
		Access cycles	1B∳ to 3B∳* ¹ ≛ ²	3Βφ to 4Ιφ + 3Βφ*²	2Рф	2Ρφ	2Вф	2Вф	2Вф
		Exe- Vector cution read S _i status	1B∮ to 3B∮* ¹ ≛ ²	3Βφ to 4Ιφ + 3Βφ*²		_	9Вф	5Вф	ЗВф
				for on-ch ependin					es
				or on-ch aries de	-				
8.5.9 DTC Bus Release	232	Amended							
Timing		The DTC rebus) to the b The DTC reexecution of single data to	ous arbi leases t 'ter veet	ter wher the bus a t or read,	n an ac after a transfe	tivatior vector er infor	n requ read, matio	est od NOP n read	ccurs.
Table 8.11 DTC Bus Release	233	Amended							
Timing				Bus		on Exte			ster
				DTLOC	K		OTBST	•	į
		Setting 2*1		0		1	l		
		Setting 3*2		1		()		
		Notes: 1.	The follo	owing re	strictio	ns app	ly to s	etting	2.
		!	register	ck settin (FROCI 4:8:4	R) mus	t be Iø	: Βφ :		
				tor infor flash me				red in	the
		•		nsfer info				ored i	n the
		• - 6 t	Transfe	r must b on-chip rnal me	periphe	eral mo	dule	or bet	ween
		• (Use the	owing re DTPR b ng this bi	oit in B	SCEHF	R with		

8.5.10 DTC Activation Priority 235 Order


Added

If multiple DTC activation requests are generated while the DTC is inactive, whether to start the DTC transfer from the first activation request* or according ...

Note: * When one DTC-activation request is generated before another, transfer starts with the first request. When an activation request with a higher priority is generated before a pending DTC request is accepted, transfer starts for the request with higher priority. Timing of DTC request generation varies according to the operating state of internal buses.

Figure 8.17 Example of DTC Activation According to Priority

Added



8.9.1 Module Standby Mode Setting

Amended

Operation of the DTC can be disabled or enabled using the standby control register. The initial setting is for operation of the DTC to be enabled.

8.9.4 Chain Transfer

241 Amended

241

When chain transfer is used, clearing of the activation source or DTCER is performed when the last of the chain of data transfers is executed. SCI, SSU, RCAN-ET, SCIF, IIC3, USB, and A/D converter interrupt/activation sources, on the other hand, are cleared when the DTC reads from or writes to the relevant register when the last of the chain of data transfers is executed.

Item	Page	Revision (See Manual for Details)			
8.9.13 Note on Writing to DTCER	243	Added			
Section 9 Bus State All		Amended			
Controller (BSC)		$WEn \rightarrow \overline{WRxx}$			
		$\overline{\text{WEn}} \rightarrow \overline{\text{WRxx}}$			
Table 9.1 Pin Configuration 248		Amended			
	249	Name			
		WRHH/DQMUU			
		WRHL/DQMUL			
		WRH/DQMLU			
		WRL/DQMLL			
9.3.2 Setting Operating	253	Amended			
Modes		Although BS, RD/WR, WRxx, and other pins are shown in			
		the examples of access waveforms in this section,			
9.4.2 CSn Space Bus Control	263	Amended			
Register (CSnBCR) (n = 0 to 7)		Bit Description			
' '		10, 9 Data Bus Width Specification			
		: Notes:			
		Notes: 3. If area 2 or area 3 is specified as SDRAM			
		space, the bus width can be specified as 16			
		bits or 32 bits.			
9.4.8 Bus Function Extending 3 Register (BSCEHR)	302	Amended			
		Bit Description			
		11 DTC Burst Enable			
		Notes:			
		Clock setting through the frequency control			
		register (FRQCR) must be Iφ : Βφ : Ρφ : Μφ : Αφ = 8 : 4 : 4 : 8 : 4 or 8 : 4 : 4 : 4 : 4.			

Item	Page	Revision (See Manual for Details)
9.4.8 Bus Function Extending Register (BSCEHR)	303	Amended Bit Description 8 DTC Activation Priority : For details, see section 8.5.10, DTC Activation Priority Order. : Notes: 4. Set this bit to 1 while DTLOCK = 0. The DTLOCK bit should not be set to 1.
Figure 9.2 Normal Space Basic Access Timing (Access Wait 0)	310	Amended $\overline{\text{WEn}} \rightarrow \overline{\text{WRH, WRL}}$
Figure 9.3 Continuous Access for Normal Space 1 Bus Width = 16 Bits, Longword Access, CSnWCR.WM Bit = 0 (Access Wait = 0, Cycle Wait = 0)	311	_
Figure 9.4 Continuous Access for Normal Space 2 Bus Width = 16 Bits, Longword Access, CSnWCR.WM Bit = 1 (Access Wait = 0, Cycle Wait = 0)	312	
Figure 9.5 Example of 32-Bit Data-Width SRAM Connection (Only SH7286)	313	Amended $\overline{\text{WE3}} \rightarrow \overline{\text{WRHH}}$ $\overline{\text{WE2}} \rightarrow \overline{\text{WRHL}}$ $\overline{\text{WE1}} \rightarrow \overline{\text{WRH}}$ $\overline{\text{WE0}} \rightarrow \overline{\text{WRL}}$
Figure 9.7 Example of 8-Bit Data-Width SRAM Connection	314	Amended $\overline{\text{WE0}} \rightarrow \overline{\text{WRL}}$
Figure 9.8 Wait Timing for Normal Space Access (Software Wait Only)	315	Amended $\overline{\text{WEn}} \rightarrow \overline{\text{WRH}}, \overline{\text{WRL}}$

Item	Page	Revision (See Manual for Details)
Figure 9.9 Wait Cycle Timing for Normal Space Access (Wait Cycle Insertion Using WAIT Signal)	316	Amended $\overline{\text{WEn}} \to \overline{\text{WRH, WRL}}$
Figure 9.10 CSn Assert Period Expansion	317	-
Figure 9.11 Access Timing for MPX Space (Address Cycle No Wait, Data Cycle No Wait)	319	
Figure 9.12 Access Timing for MPX Space (Address Cycle Wait 1, Data Cycle No Wait)	320	_
Figure 9.13 Access Timing for MPX Space (Address Cycle Access Wait 1, Data Cycle Wait 1, External Wait 1)	321	_
Figure 9.14 Example of 32- Bit Data Width SDRAM Connection (RASU and CASU are Not Used)	323	The figure title amended SRAM \rightarrow SDRAM Pin in the figure amended CKIO \rightarrow CK
Figure 9.15 Example of 16- Bit Data Width SDRAM Connection (RASU and CASU are Used)	324	-
(2) Address Multiplexing	325	Amended Do not specify those bits in the manner other than this table, otherwise the operation of this LSI is not guaranteed. A25 to A18 are not multiplexed and the original values of address are always output at these pins.

Item	Page	Revision (See Manual for Details)
Table 9.11 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (1)-1	326 to 330	Added
to		
Table 9.13 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (3)		
Figure 9.22 Burst Read Timing (Bank Active, Different Bank, CAS Latency 1)	345	Amended $\overline{\text{CS3}} \to \overline{\text{CSn}}$
Figure 9.23 Burst Read Timing (Bank Active, Same Row Addresses in the Same Bank, CAS Latency 1)	346	_
Figure 9.24 Burst Read Timing (Bank Active, Different Row Addresses in the Same Bank, CAS Latency 1)	347	_
Figure 9.25 Single Write Timing (Bank Active, Different Bank)	348	-
Figure 9.26 Single Write Timing (Bank Active, Same Row Addresses in the Same Bank)	349	-
Figure 9.27 Single Write Timing (Bank Active, Different Row Addresses in the Same Bank)	350	_
(13) Low-Power SDRAM	361	Added
		However, since addresses written to this LSI are output without change, set data in accord with the EMRS specifications for the given SDRAM area.

Item	Page	Revision (See Manual for Details)		
Table 9.20 Relationship between Bus Width, Access Size, and Number of Bursts	365	Amended Notes: 1. When the bus width 2. Only the DMAC is capable of transfer with 16 bytes as the unit of access. The maximum unit of access for the DTC and CPU is 32 bits.		
Figure 9.36 Basic Access Timing for SRAM with Byte Selection (BAS = 0)	368	Amended $\overline{\text{WEn}} \to \overline{\text{WRH}}, \overline{\text{WRL}}$		
Figure 9.37 Basic Access Timing for SRAM with Byte Selection (BAS = 1)	369	-		
Figure 9.38 Wait Timing for SRAM with Byte Selection (BAS = 1) (SW[1:0] = 01, WR[3:0] = 0001, HW[1:0] = 01)	370	-		
9.5.9 Burst ROM (Clock Synchronous) Interface	372	Deleted These invalid data read cycles increase the memory access time and degrade the program execution speed and DMA transfer speed. To prevent this problem, using 16-byte read by eache fill in the eache-enabled space or 16-byte read by the DMA is recommended.		
Table 9.21 Conditions for	375	Amended		
Determining Number of Idle Cycles		No. Condition Description Note		
		(5) Read data transfer cycle inserted after a read access is completed. This idle cycle is not generated for the first or middle cycles in divided access cycles. This is neither generated when the WM[1:0] bits in CSnWCR are not B'00.		
9.6 Interrupt Source	385	Added		

Item	Page	Revision (See Ma	nual for Details)	
10.1 Features	387	Amended		
		(channels 0 to CH0 to CH2 ch	nnels selectable: Eight channels 7) max. nannels (SH7285, SH7243) and CH0 to (SH7286) can only receive external	
10.3.8 DMA Operation	409	Deleted		
Register (DMAOR)		Note: * Only 0 car	n be written to clear the flag after 1 is-	
Table 10.4 DMARS Settings	414	Amended		
		Peripheral Module		
		USB	USBRXI	
			USBTXI	
		RCAN_ET	RM0_0	
		SSU	SSTXI	
			SSRXI	
		SCIF_3	TXI3	
			RXI3	
		IIC3	TXI	
			RXI	
		A/D converter_0	ADI0	
		MTU2_0	TGIA_0	
		MTU2_1	TGIA_1	
		MTU2_2	TGIA_2	
		MTU2_3	TGIA_3	
		MTU2_4	TGIA_4	
		CMT_0	CMI0	
		CMT_1	CMIO	

Item	Page	Revision (See Manual	for Details)
(3) On-Chip Peripheral	419	Amended	
Module Request		modules to the DMAC in receive data full request end transfer request fromatch transfer request from the following transfer request from t	ignals from on-chip peripheral include transmit data empty and its from the SCIF, A/D conversion in the A/D converter, compare from the CMT, and data transfer MTU2, RCAN_ET, SSU, and USB.
		request, the transfer des IIC3 reception is selected transfer source must be as the transfer request, USBEP2 data register (selected as the transfer	nit is selected as the transfer stination must be ICDRT; when the ed as the transfer request, the ICDRR. When the USB is selected the transfer destination must be the USBEPDR2). When the SSU is request, the transfer destination data register (SSTDR0 to
Table 10.8 Selecting On-Chip 4		Amended	
Peripheral Module Request Modes with RS3 to RS0 Bits		DMA Transfer Request	
Modes with rice to rice Bits		Source	DMA Transfer Request Signal
		USB receive	EP1 FIFO full transfer request (USBRXI)
		USB transmit	EP2 FIFO empty transfer request (USBTXI)
		MTU2_0	TGIA_0
		MTU2_1	TGIA_1
		MTU2_2	TGIA_2
		MTU2_3	TGIA_3
		MTU2_4	TGIA_4
Figure 10.6 Example of DMA Transfer Timing in Dual Mode (Transfer Source: Normal Memory, Transfer Destination: Normal Memory))	$\frac{Amended}{WEn} \to \frac{WRxx}{WRxx}$	
Figure 10.8 Example of DMA Transfer Timing in Single Address Mode		-	
Figure 10.18 BSC Normal Memory Access (No Wait, Idle Cycle 1, Longword Access to 16-Bit Device)	436	-	

Item	Page	Revision (See Manual for Details)
10.5 Interrupt Sources	437, 438	Added
10.6.3 CHCR Setting to 10.6.7 Number of On-Chip RAM Access Cycles from DMAC	439, 440	Added
11.1 Features	441	Added
		 Dead time compensation counter available in channel 5 External pulse width measurement available in channel 5
Table 11.1 MTU2 Functions	443	Amended
		Item Channel 0 Channel 1 Channel 2 Channel 3 Channel 4 Channel 5 External — pulse width measurement — — — — — — — — — — — — — — — — — — —
11.3.5 Timer Interrupt Enable Register (TIER)	483	Amended Initial
• TIER_5		Bit Bit Name Value R/W Description 2 TGIE5U 0 R/W TGR Interrupt Enable 5U Enables or disables interrupt requests (TGIU_5) by the CMFU5 bit when the CMFU5 bit in TSR_5 is set to 1.
		1 TGIE5V 0 R/W TGR Interrupt Enable 5V Enables or disables interrupt requests (TGIV_5) by the CMFV5 bit when the CMFV5 bit in TSR_5 is set to 1.
		0 TGIE5W 0 R/W TGR Interrupt Enable 5W Enables or disables interrupt requests (TGIU_5) by the CMFW5 bit when the CMFW5 bit in TSR_5 is set to 1.
11.3.9 Timer Synchronous Clear Register S (TSYCRS)	494	Amended TSYCRS is an 8-bit readable/writable register that specifies conditions for clearing TCNT_3 and TCNT_4 in the MTU2S in synchronization with the MTU2. The MTU2S has one TSYCRS in channel 3 but the MTU2 has no TSYCRS.

Item	Page	Revision (See Manual for Details)					
Table 11.38 TIOC3B Output Level Select Function	516	The table title amended					
11.3.23 Timer Gate Control	518	Added	Added				
Register (TGCR)		Note:	When the BDC bit is set to 1 in the MTU2S, do not set the FB bit to 0.				
11.3.32 Timer Waveform	529	Amend	ded				
Control Register (TWCR)		Bit	Description				
		0	Initial Output Suppression Enable				
			Selects the waveform output when synchronous counter clearing occurs in complementary PWM mode. The initial output is suppressed only when synchronous clearing occurs within the Tb interval at the trough in complementary PWM mode. When synchronous clearing occurs outside this interval, the initial value specified in TOCR is output regardless of the WRE bit setting. The initial value is also output when synchronous clearing occurs in the Tb interval at the trough immediately after TCNT_3 and TCNT_4 start operation. For the Tb interval at the trough in complementary PWM mode, see figure 11.40. 0: Outputs the initial value specified in TOCR 1: Suppresses initial output [Setting condition] • When 1 is written to WRE after reading WRE = 0				
Figure 11.41 Example of Operation without Dead Time	572	Amend	ded				
		C	Compare register TGRA_4				
(k) Complementary PWM Mode 0% and 100% Duty Output	580	Text is moved before figure 11.49.					
(2) MTU2S Counter Clearing	617	Amend	ded				
Caused by MTU2 Flag Setting Source (MTU2- MTU2S Synchronous Counter Clearing)		The MTU2S counters can be cleared by sources for the flags in TSR_0 to TSR_2 in the MTU2 through TSYCRS settings in the MTU2S.					

Item	Page	Revision (See Manual for Details)
Figure 11.85 Example of Procedure for Specifying MTU2S Counter Clearing by MTU2 Flag Setting Source	617	Amended TSYCR_3 → TSYCRS
Figure 11.86 (1) Example of MTU2S Counter Clearing Caused by MTU2 Flag Setting Source (1)	618	_
Figure 11.86 (2) Example of MTU2S Counter Clearing Caused by MTU2 Flag Setting Source (2)	618	_
Figure 11.88 Example of External Pulse Width Measurement (Measuring High Pulse Width)	619	Amended P TICSU TCNTU_5
11.7.23 Note on Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode	658, 659	Added
Table 12.3 Register Configuration	698, 699	Added Register Name Abbreviation R/W Timer synchronous clear register S* TSYCRS R/W Note: * For detailed register descriptions, refer to section 11.3.9, Timer Synchronous Clear Register S (TSYCRS), and figure 11.85 in section 11, Multi-Function Timer Pulse Unit 2 (MTU2).
Table 13.2 Pin Combinations	704	Amended Pin Combination PE9/TIOC3B and PE11/TIOC3D PE12/TIOC4A and PE14/TIOC4C PE13/TIOC4B and PE15/TIOC4D

Page 1736 of 1778

Figure 14.1 Block Diagram of 733 Amended CMT




Table 14.2 Interrupt Sources	740	Added
Figure 15.1 Block Diagram of WDT	746	Amended
		Bus interface Peripheral bus
15.3.2 Watchdog Timer Control/Status Register (WTCSR)	749	Added
		WTCSR is initialized to H'18 by a power-on reset caused by the $\overline{\text{RES}}$ pin, an internal reset caused by the WDT, or in software standby mode.
15.4.2 Using Watchdog	756	Added
Timer Mode		7. Since WTCSR is initialized by an internal reset caused by the WDT, the TME bit in WTCSR is cleared to 0. This makes the counter stop (be initialized). To use the WDT in watchdog timer mode again, after clearing the WOVF flag in WRCSR, set watchdog timer mode

again.

Added

759

15.5 Interrupt Source

Item	Page	Revision (See Manual for Details)							
15.6.4 Manual Reset in	761	Amended							
Watchdog Timer Mode		When a manual reset occurs in watchdog timer mode, the intermal bus (I bus) cycle is continued. If a manual reset occurs while the bus is released or during DMAC burst transfer, manual reset exception handling will be pended until the CPU acquires the bus mastership.							
		However, if the duration from generation of the manual reset to the bus cycle end is equal to or longer than the duration of the internal manual reset activated, the occurrence of the internal manual reset source is ignored instead of being pended, and the manual reset exception handling is not executed.							
15.6.5 Connection of the WDTOVF Pin	761	Added							
Figure 16.1 Block Diagram of SCI	764	Amended Peripheral bus SCBRR Baud rate generator							
Table 16.2 Register	766,	Amended							
Configuration	767	Initial Channel Register Name Abbreviation R/W Value 0 Transmit data register 0 SCTDR 0 R/W —							
		0 Transmit data register_0 SCTDR_0 R/W — Serial port register_0 SCSPTR_0 R/W H'0x							
		1 Transmit data register_1 SCTDR_1 R/W —							
		(only for SH7286 Receive data register 1 SCRDR 1 R —							
		and SH7285) Serial port register_1 SCSPTR_1 R/W H'0x							
		2 Transmit data register_2 SCTDR_2 R/W —							
		Receive data register_2 SCRDR_2 R —							
		Serial port register_2 SCSPTR_2 R/W H'0x							

Transmit data register_4

Receive data register_4

4

(only for SH7286

and SH7285)

SCTDR_4

SCRDR_4

R/W

R

Item	Page	Revi	sion (Se	e Man	ual for	Details)				
16.5 SCI Interrupt Sources 823			Amended							
and DTC		When the ORER, FER, or PER flag in SCSSR is set to 1, an ERI interrupt request is generated. This request cannot be used to activate the DTC. In processing for data reception, generation of ERI interrupt requests can only be enabled if generation of RXI interrupt requests is disabled. In this case, set the RIE bit and the EIO bit in SCSPTR to 1. However, note that the DMAC or DTC will not transfer received data since RXI interrupt requests are not generated while the EIO bit is set to 1.								
Figure 17.1 Block Diagram of SCIF	832	Ame	nded							
		SCBRR Baud rate generator								
Table 17.2 Register	834	Ame	nded							
Configuration		Chan 3		legister N erial port	lame register_3	Initial Abbreviation R/W Value SCSPTR_3 R/W H'00xx				
17.3.7 Serial Status Register	851	Ame	nded							
(SCFSR)		Bit	Bit Name	Initial Value	R/W	Description				
		0	DR	0	R/(W)*	Receive Data Ready				
						: [Clearing conditions] DR is cleared to 0 when the chip undergoes a power-on reset DR is cleared to 0 when all receive data are read after 1 is read from DR and then 0 is written.				
						DR is cleared to 0 when all receive data				

in SCFRDR are read by the DMAC or

DTC.

Item	Page	Revision (See Manual for Details)				
Table 17.8 Maximum Bit	858	Amended				
Rates with External Clock Input		External Input Clock Maximum Bit Pφ (MHz) (MHz) Rate (bits/s) 50 8.0000 8000000.0				
17.3.11 Serial Port Register (SCSPTR)	862, 863	Amended The CPU can always read and write to SCSPTR. SCSPTR is initialized to H'00xx by a power-on reset. Bit: 15				
		: 0 SCKDT Undefined W Serial Port Break Data :				
Figure 17.11 Sample Flowchart for Transmitting Serial Data	881	Added [1] SCIF status check and transmit data write: Read SCFSR and check that the TDFE and TEND flags are set to 1, then write transmit data to the transmit FIFO data register (SCFTDR). Read 1 from the TDFE and TEND flags, then clear these flags to 0.				
Figure 17.16 Sample Flowchart for Transmitting/Receiving Serial Data	886	Added and deleted [1] SCIF status check and transmit data write: Read SCFSR and check that the TDFE and TEND flags are set to 1, then write transmit data to SCFTDR— Read 1 from the TDFE and TEND flags, then and clear the TDFE and TEND flags to 0. The transition of the TDFE flag from 0 to 1 can also be identified by a TXI interrupt.				

Figure 18.1 Block Diagram of 894 SSU






Table 18.6 Communication Modes and Pin States of SSCK Pin

915 Deleted

Communication		Pin State		
Mode	SSUMS	MSS	SCKS	SSCK
SSU communication	0	0	0	_
mode			4	Input
		1	₽	_
			4	Output
Clock synchronous	1	0	θ	_
communication mode			4	Input
		1	₽	
			4	Output

[Legend]

—: Not used as SSU pin

18.6.5 Note on Master Transmission and Master Reception Operations in SSU Mode

937 Added

18.6.6 Note on DTC


937 Added

Transfers

Description

Figure 19.1 Block Diagram of 940 I²C Bus Interface 3

Amended



19.3.1 I2C Bus Control Register 1 (ICCR1)

943 Amended

Bit	Description							
7	I ² C Bus Interface 3 Enable							
	Output from SCL and SDA is disabled. (Input to SCL and SDA enabled.)							
	1: This bit is enabled for transfer operations. (SCL and SDA pins are bus drive state.)							
6	Reception Disable							
	Enables or disables the next operation when TRS is 0 and ICDRR is read. In master receive mode, when ICDRR cannot be read before the rising edge of the 8th clock of SCL, set the RCVD bit to 1 so that data is received in byte units. Clear this bit to 0 in other modes.							
	When receiving data in byte units with the RCVD bit set to 1, read from ICDRR after the fall of the ninth clock.							

19.3.4 I²C Bus Interrupt Enable Register (ICIER)

Deleted

951

Bit	Description
4	NACK Receive Interrupt Enable
	Enables or disables the NACK detection and arbitration lost/overrun error interrupt request (NAKI) and the everrun error (OVE set in ICSR) interrupt request (ERI) in the clocked synchronous format when the NACKF or AL/OVE bit in ICSR is set. NAKI can be canceled by clearing the NACKF, AL/OVE, or NAKIE bit to 0.
	Disables the NACK detection and arbitration lost/overrun error interrupt request (NAKI).
	1: Enables the NACK detection and arbitration

Mar 23, 2011

Item	Page	Revision (See Manual for Details)			
19.4.2 Master Transmit Operation	959	 Set the ICE bit in ICCR1 to 1. Also, set the WAIT bit in ICMR and bits CKS[3:0] in ICCR1. (Initial setting) 			
19.4.8 Using the IICRST Bit to Reset I ² C Bus Interface 3	973	Added			
Figure 19.20 Sample Flowchart for Master Receive Mode	975	Added [3] Dummy-read ICDDR.*1*2 : Notes: 1. Make sure that no interrupt will be generated during steps [1] to [3]. 2. If the RCVD bit is to be set to 1 for enabling data reception in byte units, set it before performing the dummy read from ICDRR.			
19.5 Interrupt Requests	978	Added In such a case, an interrupt request is not sent to the CPU. In cases other than data transfer by the DMAC or DTC, interrupt sources should be cleared in the exception handling.			
Table 19.6 Time for Monitoring SCL	982	Amended CKS[3] CKS[2] Time for Monitoring SCL 1 0 39 t _{poy} * 1 87 t _{poy} *			
19.8.2 Note on Master Receive Mode	983	Amended Reading ICDRR around the falling edge of the 8th clock might fail to fetch the receive data. In addition, when RCVD is set to 1 around the falling edge of the 8th clock and the receive buffer is full, a stop condition may not be issued. Use the following measure against the situations above. In master receive mode, read ICDRR before the rising edge of the 8th clock.			
19.8.5 Access to ICE and IICRST Bits during I ² C Bus Operations to 19.8.8 Note on Master Transmit Mode	984, 985	Added			

Page	Revision (See Manual for Details)					
987	Amended					
	re F A	egisters (our 16-b /D conve	SH728 i t A/D c ersion r	35 and Jata re esults	SH7243) ogisters (ADDR) a are stored in 16-	are provided. ·bit A/D data
989	Impe	dance-co	onversi	on cir	cuits deleted	
991,	Dele	ted				
992	Regi	ster Nam	е		Abbreviation	R/W
	A/D	data regist	er 0		ADDR0	R /₩
	A/D o	data regist	er 1		ADDR1	R ₩
	A/D o	data regist	er 2		ADDR2	R ₩
	A/D data register 3				ADDR3	R /₩
	A/D	data regist	er 4		ADDR4	R /₩
	A/D o	data regist	er 5		ADDR5	R ₩
	A/D o	A/D data register 6			ADDR6	R₩
	A/D	data regist	er 7		ADDR7	R ₩
	A/D data register 8				ADDR8	R₩
	A/D data register 9				ADDR9	R₩
	A/D data register 10				ADDR10	R₩
	A/D data register 11				ADDR11	R /W
993			Initial			
	Bit	Bit Name	Value	R/W	Description	
	7	ADST	0	R/W	A/D Start In continuous scan m is continuously performe channels in sequence u by software, a reset, or	ed for the selected ntil this bit is cleared in software standby
	987 989 991, 992	987 Ame • T —————————————————————————————————	987 Amended • Twelve A/registers (Four 16-bine A/D convergisters (989 Impedance-convergisters (989 A/D data register Name A/D data register A/D data r	987 Amended Twelve A/D data registers (SH728 Four 16-bit A/D conversion registers (ADDR A/D conversion registers (ADDR 989 Impedance-conversion Page 14 Page 15 Page 16 Page 17 Page	987 Amended • Twelve A/D data regis registers (SH7285 and Four 16-bit A/D data registers (ADDR) that registers (ADDR) that registers (ADDR) that registers (ADDR) that register (ADDR) that Plant Pla	Twelve A/D data registers (SH7286) or registers (SH7285 and SH7243) Four 16-bit A/D data registere (ADDR) of A/D conversion results are stored in 16-registers (ADDR) that correspond to the registers (ADDR) that correspond to the register Name A/D conversion circuits deleted

Item	Page	Revision (See Manual for Details)
20.3.5 A/D Bypass Control Registers 0 to 2 (ADBYPSCR_0 to ADBYPSCR_2)	1000	Amended For A/D conversion of group A (GrA), it can be selected whether or not to use the sample-and-hold circuits dedicated to the group A channels. Setting the SH bit in ADBYPSCR_0 to 1 selects the sample-and-hold circuits dedicated to the channels. When the sample-and-hold circuits are not to be used, the A/D conversion time does not include the time for sampling in the dedicated sample-and-hold circuits. For details, refer to section 20.4, Operation. Bit Description O Dedicated Sample-and-Hold Circuit Select (ADBYPSCR_0 only) O: Does not select the sample-and-hold circuits 1: Selects the sample-and-hold circuits
Figure 20.8 Example 3 of A/D Converter Operation (Continuous Scan Mode, Sample-and-Hold Circuit Enabled, and Offset Canceling Circuit Disabled)	1011	Amended SH bit = 1
20.7.5 Notes on Noise Countermeasures	1024	Amended The bypass capacitors connected to AVREF and the filter capacitor connected to ANn should be connected to the AVREFVSS. The 0.1- μ F capacitor in figure 20.14 should be placed close to the pin.
Figure 20.14 Example of Analog Input Pin Protection Circuit	1024	Amended O.1 μF AVREF AVREFVSS ANO to AN11 Filter capacitor: 0.1 μF or less (reference value) Added
Source Impedance to 20.7.8 Notes when Two A/D Modules Run Simultaneously	to 1027	

Item	Page	Revisi	on (Se	e Mar	nual fo	or Deta	ils)		
21.1 Features	1029	Amend	led						
		• Ou	tput vo	ltage (of 0 V	to AVR	EF (AV) (2)	
Figure 21.1 Block Diagram of D/A Converter	1029	Amend	led						
					AVc AVRE DA DA AVs	F	-bit D/A		
Table 21.1 Pin Configuration	1030	Ameno	led						
		Pin Na	me	s	ymbol	I/O	Function		
		Analog supply	-	Α	Vcc	Input	Analog bl	ock powe	er supply (pi
		Analog	ground p	oin A	Vss	Input	Analog bl	ock groui	nd (pin 157)
		Referer pin	nce volta	ge A	VREF	Input	D/A conve	ersion ref	erence volta
21.4 Operation	1034	Amend	led						
			Co		of DAI	OR ×A	Vcc		
21.5.3 Setting Analog Input	1035	Delete	d						
Voltage		1							
	2. Setting t Set the t 4.5 V to converte				range when ed, or	of the the the	AVREF Leenver LEF = A	pin as tor or E)/A-
(3) Bit Configuration Register	1061	Amend	led						
(BCR0, BCR1)		Bit 7:	Bit 6:	Bit 5:	Bit 4:	Bit 3:	Bit 2:	Bit 1:	Bit 0:
• BCR0 (Address = H'006)		BRP[7]	BRP[6]	BRP[5]	BRP[4	4] BRP[3] BRP[2]	BRP[1]	BRP[0]
		0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	1
		0	0	0	0	0	0	1	0
		:	:	:	:	:	:	:	: :
		:	:	:	:	:	:	:	:
		0	1	1	1	1	1	1	1
22.9 Usage Notes	1098,	Added							

1099

Item	Page	Revision (See Manual for Details)				
Table 23.10 Multiplexed Pins	1113	Added				
(SH7285 Port D)		Port	Function 1 (Related Module)	Function 4 (Related Module)		
		D	PD30 I/O (Port)	IRQOUT output (INTC)/ REFOUT output (BSC)		
Table 23.11 Multiplexed Pins	1116	Added				
(SH7286 Port D)		Port	Function 1 (Related Module)	Function 4 (Related Module)		
		D	PD30 I/O (Port)	IRQOUT output (INTC)/ REFOUT output (BSC)		
Table 23.12 Multiplexed Pins	1119	Added				
(SH7243 Port E)		Port	Function 1 (Related Module)	Function 4 (Related Module)		
		E	PE15 I/O (Port)	IRQOUT output (INTC)/ REFOUT output (BSC)		
Table 23.13 Multiplexed Pins	1121	Added				
(SH7285 Port E)		Port	Function 1 (Related Module)	Function 4 (Related Module)		
		E	PE15 I/O (Port)	IRQOUT output (INTC)/ REFOUT output (BSC)		
23.1.5 Port B Control	1163	Amend	ed			
Registers H1 and L1 to L4		Bit	Description			
(PBCRH1 and PBCRL1 to PBCRL4)		2 to 0	PB12 Mode			
,			Select the function of the PB12/CS1/CS7/IRQ1/TX			
			; 			
(2) SH7285	1221, 1222	Added				
 Port D Control Register H4 (PDCRH4) 	1222	Bit 10 to 8		cription 10 Mode		
				ect the function of the 10/IRQOUT/REFOUT/TIOC3CS pin.		
			: 011:	IRQOUT output (INTC)/REFOUT output (BSC)*		
		Note:		REFOUT (BSC) is selected tion control register (IFCR).		


Item	Page	e Revision (See Manual for Details)					
(3) SH7286	1237	Added	Added				
 Port D Control Register H4 (PDCRH4) 	to 1239	Bit	Bit Name	Initial Value	R/W	Description	
(= =,		14 to 12	PD31MD[2:0]	000*2	R/W	PD31 Mode	
		10 to 8	PD30MD[2:0]	000*2	R/W	PD30 Mode	
						Select the function of the PD30/D30/ĪRQOUT/REFOUT/TIOC3CS pin.	
						:	
						011: IRQOUT output (INTC)/REFOUT output (BSC)* ¹	
		6 to 4	PD29MD[2:0]	000*2	R/W	PD29 Mode	
		2 to 0	PD28MD[2:0]	000*2	R/W	PD28 Mode	
		Notes:				or REFOUT (BSC) is selected unction control register (IFCR).	
			2. The ir	nitial va	alue i	s 1 during the on-chip ROM sternal extension mode.	
(1) SH7243	1260,	Added					
Port E Control Register	1262			Initial			
L4 (PECRL4)		Bit	Bit Name	Value		Description	
		14 to 12	PE15MD[2:0]	000	R/W	PE15 Mode Select the function of the PE15/DACK1/IRQOUT/REFOUT/TIOC4D	
						pin.	
						011: IRQOUT output (INTC)/REFOUT output (BSC)*	
						<u> </u>	
		Note:				or REFOUT (BSC) is selected	
			by the	HQC	JU I fi	unction control register (IFCR)	

Item	n Page Revision (See Manual for Details)				
(2) SH7285 • Port E Control Register L4 (PECRL4)	1269, 1270	Added Bit Name Value R/W Description 14 to 12 PE15MD[2:0] 000 R/W PE15 Mode Select the function of the PE15/DACK1/IRQOUT/REFOUT/TIOC4D pin. : 011: IRQOUT output (INTC)/REFOUT output (BSC)* : Note: * IRQOUT (INTC) or REFOUT (BSC) is selected by the IRQOUT function control register (IFCR).			
(3) SH7286Port E Control Register L4 (PECRL4)	1277, 1279	Added Bit Bit Name Value R/W Description			
Table 23.18 Pull-Up MOS Control	1291	Amended Pin Function I/O port output, address output, CK output, RD output (BSC), WRHH, WRHL, WRH, WRL output (BSC),			
24.1.3 Port A Port Registers H and L (PAPRH and PAPRL)	1303	Amended PAPRH and PAPRL are 16-bit read-only registers, which always return the states of the pins regardless of the PFC setting. However, when the SCIF function is selected for PA8, the TE bit in SCSCR is 0, and the SPB2IO bit in SCSPTR is 0, the states of the corresponding pins cannot be read out. In SH7243, bits			
Figure 24.10 Port D (SH7285)	1326	Amended PD30 (I/O) / TIOC3CS (I/O) / IRQOUT (output) / REFOUT (output)			

Item	Page	ge Revision (See Manual for Details)			
Figure 24.11 Port D	1327	Amended			
(SH7286)		PD30 (I/O) / D30 (I/O) / TIOC3CS (I/O) / $\overline{\text{IRQOUT}}$ (output) / $\overline{\text{REFOUT}}$ (output)			
24.4.3 Port D Port Registers	1332	Amended			
H and L (PDPRH and PDPRL)		PDPRH and PDPRL are 16-bir always return the states of the setting. However, when the SCPD18, the TE bit in SCSCR is SCSPTR is 0, the states of the be read out. In SH7243, bits	pins regardless of the PFG- CIF function is selected for 0, and the SPB2IO bit in a corresponding pins cannot		
Figure 24.12 Port E	1336	Amended			
(SH7243)		PE15 (I/O) / DACK1 (output) / TIOC4D (I/O) / IRQOUT (output) / REFOUT (output)			
Figure 24.13 Port E	1337	Amended			
(SH7285)		PE15 (I/O) / DACK1 (output) / TIOC4D (I/O) / IRQOUT (output) / REFOUT (output)			
Figure 24.14 Port E	1337	Amended			
(SH7286)		PE15 (I/O) / DACK1 (output) / (output) / REFOUT (output)	TIOC4D (I/O) / IRQOUT		
24.7 Usage Notes	1345	Added			
Figure 25.1 Block Diagram of	1348	Amended			
USB		DMA/DTC transfer request signals			
		USBRXI, USBTXI			
Table 25.1 Pin Configuration and Functions	1349	Deleted and added			
and Functions		Pin Name I/O Function			
		Note: Input USB power supply $(3.0 \text{ V to } 3.6 \text{ V}, \text{ DrVCC})$ Note: For $3.0 \text{ V} \le \text{Vcc} \le 3.6 \text{ V}$, $\text{DrVcc} = \text{Vcc} \text{ or } \text{DrVcc} \le 3.6 \text{ V}$. For $3.6 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$, $\text{DrVcc} \le 3.6 \text{ V}$.			
Table 25.2 Register	1350	Added			
Configuration		Register Name	Access Size		
		USBEP1 data register	8, 16, 32		
_		USBEP2 data register	8, 16, 32		

Item	Page	Revision (See Manual for Details)
25.3.10 USBEP1 Data Register (USBEPDR1)	1360	Amended Bit: 7 6 5 4 3 2 1 0
		D7 D6 D5 D4 D3 D2 D1 D0
		Initial value:
		Initial Bit Bit Name Value R/W Description
		7 to 0 D7 to D0 Undefined R Data register for endpoint 1 transfer
		Note: * 7 to 0 bits for DMA or DTC transfer.
25.3.11 USBEP2 Data Register (USBEPDR2)	1361	Amended
ricgister (GODEI Driz)		Bit: 7 6 5 4 3 2 1 0 D7 D6 D5 D4 D3 D2 D1 D0
		Initial value:
		R/W: W W W W W W
		Initial Bit Bit Name Value R/W Description
		7 to 0 D7 to D0 Undefined W Data register for endpoint 2 transfer
		Note: *- 7 to 0 bits for DMA or DTC transfer.
25.3.18 USBDMA Transfer Setting Register (USBDMAR)	1369	Notes: 1. Before setting this bit, set the DME bit in DMAOR to start DMA transfer or set the DTCE0 bit in DTCERA to start DTC transfer. If the DME bit in DMAOR and the DTCE0 bit in DTCERA are not set, an EP2-FIFO empty DTC transfer end interrupt (TXF bit in USDTENDRR) is generated. 2. Before setting this bit, set the DME bit in DMAOR to start DMA transfer or set the DTCE1 bit in DTCERA to start DTC transfer. If the DME bit in DMAOR and the DTCE1 bit in DTCERA are not set, an EP1-FIFO full DTC transfer end interrupt (RXF bit in USDTENDRR) is generated.
Table 25.3 Interrupt Sources	1371	Amended
		DMAC/DTC Activation Register Bit Transfer Type by USB Request
		USBIFR0 6 Bulk-OUT (EP1) USBRXI*1
		5 Bulk-IN (EP2) ×
		4 USBTXI*2
25.5.1 Initial Settings	1372	Added

Revision (See Manual for Details) Item **Page** Figure 25.28 Example of 1401 Amended **USB Function Module External Circuitry** (For On-Chip Transceiver) 25.10 Example of USB 1401 Added **External Circuitry** Note: The same voltage as the CPU voltage (Vcc) should be applied to VBUS. 25.11.9 Handling of Unused Amended 1404 **USB Pins** Handle the unused pins as listed below. If this process is not performed, correct operation of the LSI cannot be guaranteed.



1405 A

Added and deleted

DrVcc = 3.0 V to 5.5 V

This LSI has 1 Mbyte on-chip flash memory. The flash memory has the following features.

Item	Page	Revision (See Manual for Details)		
26.1 Features	1405, 1406	Amended :		
		 Four (three in SH7243) on-board programming modes and one off-board programming mode : 		
		High-speed reading through ROM cache		
		Both the user MAT and user boot MAT can be read at high speed through the ROM cache. They can be read only in on-chip ROM enabled mode.		
		:		
		 Programming/erasing time The time taken to program 256 bytes of flash memory in a single round is t_p ms (typ.), which is equivalent to t_p/256 ms per byte. The erasing time is t_ps (typ.) per block. Refer to section 31.7, Flash Memory Characteristics. 		
		:		
		 Operating frequency for programming/erasing The operating frequency for programming/erasing is MHz (Pφ). 		
Figure 26.1 Block Diagram of	1407	Amended		
Flash Memory		Note: * User boot MAT cannot be used in the SH7243.		
Table 26.1 Relationship between FWE and MD Pins	1409	Amended		
and Operating Modes		Notes:		
		4. Becomes USB boot mode if always FWE = 1 after the power has been turned on. If FWE = 0 until the reset is released and then changed to FWE = 1 after the MCU operating mode is determined as single-chip mode, the operating mode transits to user program mode.		

Table 26.2 Comparison of Programming Modes

1410 Amended

	Boot Mode	User Program Mode	User Boot Mode* ³	USB Boot Mode*3	Programmer Mode
Transition to user mode	Mode setting change and reset	FWE setting change	Mode setting change and reset	Mode setting change and reset	_
Pin state	CK: output Other pins: input (same as the states in MCU extension mode 2) RXD0 and TXD0: valid	Dependent on user settings	CK: output (initial setting) Other pins: input (initial setting)	CK: output Other pins: input (same as the states in MCU extension mode 2)	Programmer dedicated pins

Table 26.3 Pin Configuration 1415

Added

Pin Name	Symbol	Input/ Output	Function
SCI receive data	RXD0 (PA0)	Input	Serial receive data input (used in boot mode) (SH7285 and SH7286)
	RXD0 (PB6)	Input	Serial receive data input (used in boot mode) (SH7243)
Pull-up control	PUPD (PB10)	Output	Pull-up control (used in USB boot mode) (SH7285 and SH7286)
USB data	USB+ USB-	I/O	USD signal from the USB that has a transceiver (used in USB boot mode) (SH7285 and SH7286)
USB cable connection monitor	VBUS	Input	Detects connection and disconnection of the USB cable (used in USB boot mode) (SH7285 and SH7286)
USB clock select	PC0	Input	Selects the clock supplied by the USB (used in USB boot mode) (SH7285 and SH7286)

Table 26.4 (1) Register Configuration

1416 Amended

					AUUUUU
Register Name	Abbreviation	R/W	Initial Value	Address	Size
Flash transfer destination address register	FTDAR	R/W	H'00	H'FFFFA806	8
ROM cache control register	RCCR	R/W	H'00000001	H'FFFC1400	32

(7) ROM Cache Control Register (RCCR) 1425 Added

Item	Page	ge Revision (See Manual for Details)			
(2.1) Flash	1430	Amended			
Programming/Erasing Frequency Parameter		This parameter se	ts the operating frequency of the CPU.		
(FPEFEQ: General Register R4 of CPU)		For the operating to Clock Timing.	frequency of this LSI, see section 31.3.1,		
(3) Programming Execution	1434	Amended			
		:			
		 The program data for the user MAT must be prepare the consecutive area. The program data must be in the consecutive space which can be accessed by using MOV.L instruction of the CPU and is not the flash memory space. 			
Table 26.7 Peripheral Clock	1443	Amended			
(Pφ) Frequency that Can Automatically Adjust Bit Rate			Peripheral Clock (Pφ) Frequency That		
of This LSI		Host Bit Rate	Can Automatically Adjust LSI's Bit Rate		
		9,600 bps	10 to 50 MHz		
		19,200 bps			
Figure 26.9 System Configuration Diagram when	1446	Amended			
Using USB Boot Mode		PB10 (PBIO) → P	B10 (PUPD)		
Figure 26.11	1449	Amended			
Programming/Erasing Overview Flow		MOV.B instruction	\rightarrow MOV.L instruction		
(2) Programming Procedure	1451	Amended			
in User Program Mode		Specify $ \phi = B\phi = P\phi$ as the frequency division rat internal clock ($ \phi\rangle$), a bus clock ($ \phi\rangle$), and a periphe ($ P\phi\rangle$) through the frequency control register (FRQC)			
Descriptions of (2.6)	1454	Amended			
		FPEFEQ parar	quency of the CPU clock is set to the neter (general register R4). The settable neter is $ \phi \le 50$ MHz.		

Item	Page	Revision (See Man	ual for Details)	
Figure 26.14 Erasing Procedure	1457	Amended	Start erasing procedure program Set FRQCR to satisfy φ = Bφ = Pφ Select on-chip program to be downloaded and set download destination by FTDAR	(3.1)
(3) Erasing Procedure in User Program Mode	1457	Amended : The frequency division clock (Bφ), and a per Bφ = Pφ ≤ 50 MHz by (FRQCR).	ripheral clock (Pφ) is	s specified as Iφ =
26.7.1 Switching between User MAT and User Boot MAT	1469	Added: 6. ROM cache must switched. Disable (flush) the	t be flushed after the e instructions or dat riting 1 to the RCF	a cached in the
Figure 26.19 Switching between User MAT and User Boot MAT	1470	"(3) Write H'0000000 procedures.	09 to RCCR." added	d to both
Table 26.11 Initiation Intervals of User Branch Processing	1472	Amended and delete Processing Name Programming	Maximum Interval	Minimum Interval
		Erasing	12 ms	TBD
Table 26.12 Initial User Branch Processing Time	1472	Amended and delete	ed Maximum Interval	Minimum Interval
		Programming Erasing	1.6 ms 12 ms	TBD

Item	Page	Revision (See Manual for Details)			
(k) New Bit Rate Selection	1486, 1487	Amended			
		No. of multipliers \rightarrow Multiplier type count			
		Command H'3F (1 byte): New bit rate selection			
		 Size (1 byte): The total length of the bit rate, input frequency, number of multiplier types, and multiplier fields 			
		 Multiplier type count (1 byte): The number of selectable frequency multiplier types for the device. : 			
26.9 Programmer Mode	1512	Amended			
		Use a PROM programmer that supports the Renesas 512-Kbyte flash memory on-chip MCU device type (FZTAT512DV5A/FZTAT1024DV5A).			
Table 28.1 States of Power- 1517 Down Modes	1517	Amended			
	Power-Down Mode Canceling Procedure				
		Module standby function • Clear MSTP bit to 0 • Power-on reset (only for H-UDI, UBC, DMAC, and DTC)			
28.3.4 Standby Control Register 4 (STBCR4)	1525	Amended			
negister 4 (31BCh4)		STBCR4 is initialized to H'F6 by a power-on reset but retains its previous value			
28.3.5 Standby Control	1526	Amended			
Register 5 (STBCR5)		STBCR5 is initialized to H'FF by a power-on reset but retains its previous value			
28.3.6 Standby Control	1527,	Amended			
Register 6 (STBCR6)	1528	STBCR6 is initialized to H'DF by a power-on reset but retains its previous value			
		Bit 4: RCAN → RCAN-ET			

Item	Page	Revision (See Ma	nual for	Details)	
Table 28.4 Register States in Software Standby Mode	1535	Amended a		eted	Initialized Registers	Registers Whose Content is Retained
		A/D convert Serial comm interface wit	nunication	n (SCIF)	All registers	— All registers
			The A/E undeter		ter register va	lues become-
28.4.3 Module Standby	1536	Amended a	and dele	eted		
Function		(1) Transit	ion to M	fodule St	tandby Functi	on
		The register states are the same as these in software- standby mode. For details of register states, refer to section 30.3, Register States in Each Operating Mode.				
					CMT and DAG	S registers are andby mode.
		(2) Canceli	ng Mod	ule Stan	dby Function	
			oits to 0	, or by a	power-on res	celed by clearing et (only possible
28.5 Usage Notes	1537	Added				
Table 29.4 Reset	1544	Added				
Configuration		ASEMD0*1	RES	TRST	Chip State	
		Н	Н	L	H-UDI reset or	nly (normal operation)
				Н	Normal operat	ion
30.1 Register Addresses (by functional module, in order of the corresponding section numbers)	1548 to 1571	Fully amen	ded			
30.2 Register Bits	1572 to 1602	Fully amen	ded			
30.3 Register States in Each Operating Mode	1603 to 1620	Fully amen	ded			

Item	Page	Revision (See Manual for D	etails)			
Table 31.1 Absolute	1621	Amended				
Maximum Ratings		Item	Symbol	Value		
		Power supply voltage (Internal)	V _{cc}	-0.3 to +7.0		
			DrV _{cc}	-0.3 to +7.0		
Table 31.2 DC	1622,	Amended				
Characteristics (1) [Common Items]	1623	Item USB power supply*3		Symbol DrV _{cc}		
			D conversion	Al_{ref}		
		supply current Waiting fo	r A/D conver	sion		
		Notes:				
T.I. 04.0 D	1005	3. $3.0 \text{ V} \leq \text{DrV}_{CC} \leq \text{V}_{C}$	_{cc} when the	USB is not used.		
Table 31.3 Permissible Output Currents	1625	Amended	TIOCAA	TIOCAD		
Calpar Callerine		Notes: 1. TIOC3B, TIOC3D, TIOC4A to TIOC4D, TIOC3BS, TIOC3DS, and TIOC4AS to				
		TIOC4DS: I _{oL} = 1				
Table 31.4 Maximum	1626	Amended				
Operating Frequency		Item		Symbol		
		Operating MTU2S (Μφ) f				
		frequency AD (Aφ)				
Figure 31.2 CK Clock Input Timing	1628	Deleted				
Table 31.6 Control Signal	1630	Amended and added		_		
Timing				Bφ = 50 MHz		
		Item Symi	ool Min.	Max.		
		MRES pulse width t _{MRESW}	20*2	- :		
		IRQ pulse width t _{IROW}	4* ³	- }		
		NMI pulse width $t_{\mbox{\tiny NMIW}}$	4* ³			
				ed by the $\overline{\rm RES}$ pin,		
		3. The clock ratio of				
		MRES pulse width t_{MRESW} IRQ pulse width t_{IROW} NMI pulse width t_{NMIW} Notes: Since the CK width tcyc becomes the	20*² 4*³ 4*³ th is initializa initial value	Max. — — ed by the RES pin		

Item

Figure 31.7 Interrupt Signal Input Timing

1631 Amended




Table 31.7 Bus Timing

1633 to

Fully amended

1635

Figure 31.10 Basic Bus Timing for Normal Space (No Wait)

1636 Added




Figure 31.11 Basic Bus Timing for Normal Space (One Software Wait Cycle) 1637 Added




Figure 31.12 Basic Bus Timing for Normal Space (One External Wait Cycle)

1638 Amended




Figure 31.13 Basic Bus Timing for Normal Space (One Software Wait Cycle, External Wait Cycle Valid (WM Bit = 0), No Idle Cycle) 1639 Amended




Figure 31.14 MPX-I/O Interface Bus Cycle (Three Address Cycles, One Software Wait Cycle, One External Wait Cycle) 1640 Amended





Figure 31.15 Bus Cycle of SRAM with Byte Selection (SW = 1 Cycle, HW = 1 Cycle, One Asynchronous External Wait Cycle, BAS = 0 (Write Cycle UB/LB Control)) 1641 Amended



(transmit data)

RXD0 to RXD2, RXD4 (receive data)

Item	Page	Revision (Se	e Manual for D	etails))		
Table 31.15 SCIF Module	1671	Amended					
Timing		Item		Symbol	Min.	Max.	Figure
		Input clock cycle	(clocked synchronous)	t _{Scyc}	6	_	Figure 31.47
		Receive data hold synchronous)	time (clocked	t _{RXH}	2t _{poye} + 5	_	Figure 31.48
		Transmit data dela	y time (asynchronous)	t _{TXD}	_	3t _{poyc} + 20	Figure 31.48
		Receive data setup	time (asynchronous)	t _{RXS}	3t _{poye} + 20	_	Figure 31.48
		Receive data hold	time (asynchronous)	t _{rxh}	2t _{poyc} + 5	_	Figure 31.48
Figure 31.48 SCIF Input/Output Timing in Clocked Synchronous Mode Table 31.16 Serial	1672	Replaced Amended					
Communication Unit (SSU)		Item		Symbol	Min.	Max.	Figure
Timing		Clock high pulse width	Master	t _H	35	_	Figures
		widti	Slave	-	35	_	31.50,
		Clock low pulse	Master	t _{LO}	35	_	31.51,
		width	Slave		35	_	31.52
		Clock rise time		t _{rise}	_	15	}
		Clock fall time		t _{fall}	_	15]
		Data input setup	Master	$t_{\scriptscriptstyle SU}$	15	_	i
		time					
			Slave		30		-
		Data output delay	Slave Master	t _{op}	30	20	

Note: t,.... indicates peripheral clock (Pφ) cycle.
The above values are for a TTL output. The above values are not guaranteed for an open-drain output.

Table 31.18 I ² C Bus Interface	1677	Amended					
3 Timing			Spe	ecification	ıs		
		Item	Min.	Тур.	Max.	Unit	
		SCL input cycle time	12 t _{pcyc} *¹ + 600	_	_	ns	
		SCL input high pulse width	3 t _{pcyc} *1 + 300	_	_	ns	
		SCL input low pulse width	5 t _{peye} *1 + 300	_	_	ns	
		SCL, SDA input rise time	_	_	300	ns	
		SCL, SDA input fall time	<u> </u>	_	300	ns	
		SCL, SDA input spike pulse removal time* ²	_	_	1 t _{pcyc} *1	ns	
		Data input setup time	1 t _{peye} *1 + 20			ns	
Table 31.22 A/D Converter Characteristics	1683	Item Absolute Sample & hold circu accuracy are in use	Test Condition $V_{AN} = AVREFVS$		V to AVREF	– 0.25 V	
		Sample & hold circu are not in use	uits V _{AN} = AVREFVS	SS to AVR	EF		
Table 31.24 USB	1685	Added					
Characteristics (USD+ and USD- Pins) when Using On- Chip Transceiver		Note: When the USB and DrVcc to V USD- and USI DrVcc = 3.0 V	/cc. D+ should be le				
Table 31.25 Flash Memory	1687	Amended					
Characteristics		Item N	/lin. Typ.	Max.	Unit		
		Programming time* ¹ * ² –	_ 2	20	ms/25	6 bytes	
31.8 Usage Notes	1688	Added					

Item	Page	Revisi	ion (See Manual	for Details)			
Table A.1 Pin States 1689,		Amended					
(SH7243)	1691		Pin Function	Pin State			
				Power-Down State	POE Function		
		Type	Pin Name	Software Standby	Used		
		Clock	СК	Z* ⁴	0		
		MTU2	TIOC0A to TIOC0D	Z (MZIZEL in HCPCR = 0) K* ¹ (MZIZEL in HCPCR = 1)	Z		
			TIOC1B	Z (MZIZEL in HCPCR = 0) K* ¹ (MZIZEL in HCPCR = 1)	1/0		
			TIOC2A	Z (MZIZEL in HCPCR = 0) K* ¹ (MZIZEL in HCPCR = 1)	I/O		
Table A.2 Pin States	1695,	Ameno	ded				
(SH7285)	1697		Pin Function	Pin Stat	e		
				Power-Down State	POE Function		
		Туре	Pin Name	Software Standby	Used		
		Clock	CK	Z* ⁴	0		
		MTU2	TIOC1B	Z (MZIZEL in HCPCR = 0) K* ¹ (MZIZEL in HCPCR = 1)	I/O		
			TIOC2A	Z (MZIZEL in HCPCR = 0)	I/O		

(MZIZEL in HCPCR = 1)

Page Revision (See Manual for Details)

Table A.3 Pin States (SH7286)

1702 to 1704 Amended and added

Pin Function		Pin State			
		Power-Down State		POE	
Туре	Pin Name	Software Standby	Sleep	Function Used	
Clock	СК	Z* ⁴	0	0	
Address bus	A0 to A25	Z* ³	0	0	
Bus control	WAIT	Z	I	1	
	REFOUT	H/Z* ¹	O	H/Z* ¹	
MTU2	TIOC1B	Z (MZIZEL in HCPCR = 0) K*1 (MZIZEL in HCPCR = 1)	I/O	I/O	
	TIOC2A	Z (MZIZEL in HCPCR = 0) K*1 (MZIZEL in HCPCR = 1)	I/O	1/0	

Index

Numerics	Block transfer mode
16-bit/32-bit displacement	Boot mode1442
-	Branch instructions57
	Break detection and processing 827, 889
A	Break on data access cycle
A/D conversion time	Break on instruction fetch cycle190
A/D converter (ADC)	Burst mode430
A/D converter activation	Burst ROM (clock asynchronous)
A/D converter activation by MTU2	interface
and MTU2S 1016	Burst ROM (clock synchronous)
A/D converter characteristics 1683	interface
A/D converter start request delaying	Bus arbitration
function 608	Bus state controller (BSC)245
A/D trigger input timing 1678	Bus timing1633
Absolute accuracy	Bus-released state
Absolute address	
Absolute address accessing	
Absolute maximum ratings 1621	C
AC characteristics	Calculating exception handling vector
AC characteristics measurement	table addresses100
conditions	CAN interface104
Access size and data alignment 305	CAN sleep mode1083
Access wait control	Cascaded operation542
Address errors 105	Caution on period setting643
Address map	Chain transfer 225
Address multiplexing	Changing the frequency755
Addressing modes	Clock frequency control circuit73
Arithmetic operation instructions 52	Clock operating mode and settable
Auto-refreshing351	frequency range79
Auto-request mode	Clock operating modes78
	Clock pulse generator (CPG)73
	Clock synchronous mode763, 808
В	Clock timing162°
Banked register and input/output of	Clocked synchronous serial format968
banks	CMCNT count timing739
Bit manipulation instructions	Compare match timer (CMT)733
Bit synchronous circuit	Complementary PWM mode562
: -j : >	

Conflict between byte-write and	DMA transfer flowchart416
count-up processes of CMCNT 744	DMAC and DTC activation626
Conflict between NMI Interrupt and	DMAC module timing 1664
DTC Activation242	DREQ pin sampling timing433
Conflict between word-write and	DTC activation by interrupt237
count-up processes of CMCNT 743	DTC activation sources210
Conflict between write and	DTC bus release timing232
compare-match processes of CMCNT 742	DTC execution status230
Continuous scan mode	DTC vector address212
Control signal timing 1630	Dual address mode425
Control transfer	
Controller area network (RCAN-ET) 1037	
Controller area network timing 1676	${f E}$
CPU	Effective address calculation34
Crystal oscillator	Electrical characteristics
CSn assert period expansion	Endian305
Cycle steal mode	EP1 bulk-OUT transfer1381
	EP2 bulk-IN transfer
	EP3 interrupt-IN transfer
D	Equation for getting SCBRR value 852
D/A converter (DAC)	Error protection1467
D/A converter characteristics 1684	Example of USB external circuitry 1401
D/A output hold function in software	Exception handling95
standby mode	Exception handling state62
Data format in registers	Exception handling vector table99
Data formats in memory	Exception source generation
Data transfer controller (DTC) 197	immediately after delayed branch
Data transfer instructions	instruction114
Data transfer with interrupt request	Exceptions triggered by instructions 111
signals	External pulse width measurement 619
DC characteristics 1622	External request mode417
Dead time compensation	External trigger input timing1017
Definition of time quanta 1059	
Definitions of A/D conversion	
accuracy1021	F
Delayed branch instructions	Fixed mode421
Direct memory access controller	Flash memory (ROM)1405
(DMAC)387	Flash memory configuration1411
Displacement accessing	Full-scale error 1021
Divider	

G	Interrupt exception handling vectors
General illegal instructions 113	and priorities137
General registers	Interrupt priority level
Global base register (GBR)25	Interrupt response time149
	IRQ interrupts
Н	
Halt mode	J
Hardware protection	Jump table base register (TBR)25
H-UDI commands	
H-UDI interrupt	
H-UDI related pin timing	L
H-UDI reset	Load-store architecture30
	Local acceptance filter mask
	(LAFM)1049
I	Location of transfer information and
I/O port timing	DTC vector table210
I/O ports1295	Logic operation instructions55
I ² C bus format	
I ² C bus interface 3 (IIC3)	
ID Reorder	M
IIC3 module timing 1677	Mailbox1040
Immediate data	Mailbox control
Immediate data accessing	Mailbox structure
Immediate data format	Manual reset
Initial user branch processing time 1472	Master receive operation961
Initial values of control registers27	Master transmit operation
Initial values of general registers27	MCU extension mode
Initial values of system registers27	MCU operating modes63
Initiation intervals of user branch	Message control field1045
processing	Message data fields
Input sampling and A/D conversion	Message receive sequence
time	Message transmission sequence 1087
Instruction features	Micro processor interface (MPI)1040
Instruction format	Module standby function
Instruction set	Module standby mode
Integer division instructions	setting241, 829, 936
Interrupt controller (INTC)119	MPX-I/O interface
Interrupt exception handling	MTU2 functions442
	MTU2 interrupts

operation 613 On-chip RAM 1512 MTU2S functions 693 Operation in asynchronous mode 868 Multi-function timer pulse unit 2S Operation in asynchronous mode 868 Multi-function timer pulse unit 2S Operation in asynchronous mode 868 Multi-function timer pulse unit 2S Operation in asynchronous mode 878 Multi-function timer pulse unit 2S Operation in asynchronous mode 878 Multiplexed pins (port A) 1101 Multiplexed pins (port B) 1105 Multiplexed pins (port C) 1109 Multiplexed pins (port D) 1111 Multiplexed pins (port F) 1124 Multiply and accumulate register high Processing state 168 Multiply and accumulate register low (MACH) 26 Multiply-and-accumulate operations 31 Poeration in asynchronous mode 1515 Multiplexed pins (port A) 1101 Proces interrupt source 73 Multiplexed pins (port C) 26 Poeration in asynchronous 168 Multiplexed pins (port E) 112 Proce intervelous <th>MTU2 output pin initialization 660</th> <th>On-chip peripheral module interrupts.</th> <th> 135</th>	MTU2 output pin initialization 660	On-chip peripheral module interrupts.	135
MTU2S functions 693 Operation in asynchronous mode. 868 Multi-function timer pulse unit 2 Operation in clocked synchronous mode. 868 (MTU2) 441 mode. 878 Multi-function timer pulse unit 2S Output load circuit. 1682 (MTU2S) 693 Output load circuit. 1682 Multiplexed pins (port A) 1101 P Multiplexed pins (port B) 1105 P Multiplexed pins (port D) 1111 Pin function controller (PFC) 1101 Multiplexed pins (port E) 1119 Pin states of this LSI in each Multiplexed pins (port F) 1124 processing state. 1685 Multiply and accumulate register high pOE2 interrupt source. 731 Multiply and accumulate register low POE2 module timing. 1665 Multiply Multiply-and-accumulate operations 31 Poe2 module timing. 167 Multiply Multiply-and-accumulate operations 31 Power-down state. 62 Power-down state. 62 Power-down state. 62 Noise filter. <	MTU2-MTU2S synchronous	On-chip peripheral module request	419
Multi-function timer pulse unit 2 (MTU2) 441 Operation in clocked synchronous mode 878 Multi-function timer pulse unit 2S (MTU2S) 693 Output load circuit 1682 Multiplexed pins (port A) 1101 P 1682 Multiplexed pins (port B) 1105 P Page conflict 1515 Multiplexed pins (port D) 1111 Pin function controller (PFC) 1101 Multiplexed pins (port F) 1124 processing state 1682 Multiply and accumulate register high (MACH) 26 PLL circuit 75 Multiply and accumulate register low (MACL) 26 POE2 interrupt source 731 Multiply/Multiply-and-accumulate operations 31 Power-down modes 1517 Multiplrocessor communication function 817 Power-down state 62 Power-down state 62 Power-down state 62 Power-down state 62 Procedure register (PR) 26 N Procedure register (PR) 26 Noise filter 972 Program execution state 62 Note on c	operation613	On-chip RAM	1513
(MTU2) 441 mode 878 Multi-function timer pulse unit 2S Output load circuit 1682 (MTU2S) 693 Multiplexed pins (port A) 1101 Multiplexed pins (port B) 1105 Multiplexed pins (port D) 1111 Multiplexed pins (port E) 1119 Multiplexed pins (port F) 1124 Multiply and accumulate register high PLL circuit 75 (MACH) 26 Multiply and accumulate register low POE2 interrupt source 731 Multiply-Multiply-and-accumulate operations 31 POE2 module timing 1667 Multiprocessor communication function 817 Power-down modes 1517 Power-on reset 1518 Power-on reset 1518 N Procedure register (PR) 26 NMI interrupt 133 Procedure register (PR) 26 Normal space interface 310 Program execution state 62 Note on using an external crystal resonator 94 Program execution state 62 Notes on boar	MTU2S functions 693	Operation in asynchronous mode	868
Multi-function timer pulse unit 2S Output load circuit 1682 (MTU2S) 693 Multiplexed pins (port A) 1101 Multiplexed pins (port B) 1105 P Multiplexed pins (port D) 1111 Page conflict 1515 Multiplexed pins (port E) 1119 Pin function controller (PFC) 1101 Multiplexed pins (port F) 1124 Pin function controller (PFC) 1101 Multiply and accumulate register high Port output enable 2 (POE2) 1689 Multiply and accumulate register low POE2 interrupt source 731 Multiply/Multiply-and-accumulate operations 31 Port output enable 2 (POE2) 701 Multiply/Multiply-and-accumulate operations 31 Power-down modes 1517 Multiply/Multiply-and-accumulate operations 31 Power-down modes 1517 Power-down state 62 Power-down state 62 Power-down state 62 Power-down state 62 Processing of USB standard commands 1385 Program execution state 62 <td< td=""><td>Multi-function timer pulse unit 2</td><td>Operation in clocked synchronous</td><td></td></td<>	Multi-function timer pulse unit 2	Operation in clocked synchronous	
Multiplexed pins (port A)	(MTU2) 441	mode	878
Multiplexed pins (port A) 1101 Multiplexed pins (port B) 1105 Multiplexed pins (port C) 1109 Multiplexed pins (port D) 1111 Multiplexed pins (port E) 1119 Multiplexed pins (port F) 1124 Multiply and accumulate register high (MACH) 26 Multiply and accumulate register low (MACL) 26 Multiply/Multiply-and-accumulate operations 31 Multiprocessor communication function 817 N Power-down state 62 N Procedure register (PR) 26 N Procedure register (PR) 26 N Product code lineup 1709 N Program counter (PC) 26 N Program counter (PC) 26 N Program execution state 62 N Program counter (PC) 26 N Program counter (PC) 26 N Program execution state 62 Program execution state 62 Program execution state 62	Multi-function timer pulse unit 2S	Output load circuit	1682
Multiplexed pins (port B) 1105 Multiplexed pins (port C) 1109 Multiplexed pins (port C) 1110 Multiplexed pins (port D) 1111 Multiplexed pins (port E) 1114 Multiplexed pins (port F) 1124 Multiply and accumulate register high (MACH) 26 Multiply and accumulate register low (MACL) 26 Multiply/Multiply-and-accumulate operations 31 Multiprocessor communication function 817 Power-down state 62 Procedure register (PR) 26 Procedure register (PR) 26 Program counter (PC) 26 Program execution state 62 Program execution state 62 Program execution state 62 Program execution state 62 Programmer mode 1512 Note on changing operating mode 72 Note on using an external crystal resonator 94 Notes on board design 1023 Notes on noise countermeasures 1024 R RCAN-ET interrupt sources 1094 RCAN-ET memory map 1042 RCAN-ET mem	(MTU2S) 693	•	
Multiplexed pins (port C) 1109 Multiplexed pins (port D) 1111 Multiplexed pins (port E) 1119 Multiplexed pins (port F) 1124 Multiply and accumulate register high Post interrupt source (MACH) 26 Multiply and accumulate register low PoE2 interrupt source 731 Multiply/Multiply-and-accumulate operations 31 PoE2 module timing 1667 Multiprocessor communication function 817 Power-down modes 1517 Power-down state 62 Power-down state 62 Power-on reset 1518 Procedure register (PR) 26 Product code lineup 1709 Program counter (PC) 26 Program execution state 62 Programmer mode 1512 Nominearity error 1021 Note on changing operating mode 72 Note on using an external crystal resonator 94 Notes on board design 1023 Notes on noise countermeasures 1024 R RCAN-ET bit rate calculation 1062 RCAN-ET memory map	Multiplexed pins (port A)1101		
Multiplexed pins (port D)	Multiplexed pins (port B) 1105	P	
Multiplexed pins (port D) 1111 Multiplexed pins (port E) 1119 Multiplexed pins (port F) 1124 Multiplexed pins (port F) 1124 Multiply and accumulate register high (MACH) 26 Multiply and accumulate register low (MACL) 26 Multiply/Multiply-and-accumulate operations 31 Multiprocessor communication function 817 N N NMI interrupt 133 Noise filter 972 Nonlinearity error 1021 Normal space interface 310 Normal transfer mode 221 Note on changing operating mode 72 Notes on board design 1023 Notes on noise countermeasures 1024 O Offset error 1021 Offset error 1021 Pin function controller (PFC) 1101 Pin states of this LSI in each processing state 1685 PLL circuit 75 POE2 interrupt source 731 POE2 module timing 1667 Port output enable 2 (POE2) 701 Power-down modes 1517 Power-down state 62 Power-on reset 1518 Procedure register (PR) 26 Program execution state 62 Program execution state 62 Programmer mode 1512 Q Quantization error 1021 R RCAN-ET interrupt sources 1094 RCAN-ET memory map 1048 CAN-ET memory map 1048 CAN-ET memory map 1048	Multiplexed pins (port C) 1109	Page conflict	1515
Multiplexed pins (port E)	Multiplexed pins (port D)1111		
Multiplexed pins (port F) 1124 Multiply and accumulate register high (MACH) 26 Multiply and accumulate register low (MACL) 26 Multiply/Multiply-and-accumulate operations 31 Multiprocessor communication function 817 Power-down state 62 Proceedure register (PR) 26 Power-down modes 1517 Power-down state 62 Procedure register (PR) 26 Program counter (PC) 26 Program execution state 62 Program execution state 62 Programmer mode 1512 Note on using an external crystal resonator 20 Notes on board design 1023 Notes on noise countermeasures 1024 R RCAN-ET bit rate calculation 1062 RCAN-ET m	Multiplexed pins (port E)1119		
Multiply and accumulate register high (MACH) 26 PLL circuit 75 Multiply and accumulate register low (MACL) 26 POE2 interrupt source 731 Multiply/Multiply-and-accumulate operations 31 Port output enable 2 (POE2) 701 Multiprocessor communication function 817 Power-down modes 1517 Power-on reset 1518 Procedure register (PR) 26 N Product code lineup 1709 NMI interrupt 133 Program counter (PC) 26 Noise filter 972 Program execution state 62 Nonlinearity error 1021 Program execution state 62 Normal space interface 310 Programmer mode 1512 Note on using an external crystal resonator 94 Quantization error 1021 Notes on board design 1023 Notes on noise countermeasures 1024 R RCAN-ET bit rate calculation 1062 RCAN-ET memory map 1042 O RCAN-ET reset sequence 1082	Multiplexed pins (port F)1124		1689
(MACH) 26 Multiply and accumulate register low (MACL) 26 Multiply/Multiply-and-accumulate operations 31 Multiprocessor communication function 817 Power-down modes 1517 Power-down state 62 Power-down state 62 Procedure register (PR) 26 Product code lineup 1709 Program counter (PC) 26 Program execution state 62 Programmer mode 1512 Normal transfer mode 221 Note on using an external crystal resonator 94 Notes on board design 1023 Notes on noise countermeasures 1024 R RCAN-ET bit rate calculation 1062 RCAN-ET memory map 1042	Multiply and accumulate register high		
Multiply and accumulate register low (MACL) 26 POE2 module timing 1667 Multiply/Multiply-and-accumulate operations 31 Power-down modes 1517 O 817 Power-down state 62 Power-down state 62 Power-down state 62 Power-down state 62 Procedure register (PR) 26 Processing of USB standard 20 commands 1385 Product code lineup 1709 Program counter (PC) 26 Program execution state 62 Programmer mode 1512 Normal space interface 310 Normal transfer mode 221 Note on using an external crystal resonator 94 Notes on board design 1023 Notes on noise countermeasures 1024 R RCAN-ET bit rate calculation 1062 RCAN-ET interrupt sources 1094 RCAN-ET memory map 1042 RCAN-ET memory map 1042 RCAN-ET reset sequence 1082	(MACH)		
(MACL) 26 Multiply/Multiply-and-accumulate Power-down modes 1517 operations 31 Multiprocessor communication Power-down state 62 Multiprocessor communication Power-down state 62 Multiprocessor communication Procedure register (PR) 26 Procedure register (PR) 26 Processing of USB standard commands 1385 N Product code lineup 1709 Noise filter 972 Program counter (PC) 26 Nonlinearity error 1021 Program execution state 62 Normal space interface 310 Normal transfer mode 221 Note on using an external crystal resonator 94 Notes on board design 1023 Notes on noise countermeasures 1024 R RCAN-ET bit rate calculation 1062 RCAN-ET interrupt sources 1094 RCAN-ET memory map 1042 Offset error 1021 RCAN-ET reset sequence 1082	Multiply and accumulate register low	_	
Multiply/Multiply-and-accumulate operations 31 Power-down modes 1517 operations 31 Power-down state 62 Multiprocessor communication function 817 Power-down state 62 Multiprocessor communication function 817 Procedure register (PR) 26 Procedure register (PR) 26 Processing of USB standard commands 1385 N Product code lineup 1709 Noise filter 972 Program counter (PC) 26 Nonlinearity error 1021 Program execution state 62 Normal space interface 310 Programmer mode 1512 Note on changing operating mode 221 Q Q Note on using an external crystal resonator 94 Q Q Notes on board design 1023 Program execution state 1021 R RCAN-ET bit rate calculation 1062 RCAN-ET interrupt sources 1094 RCAN-ET memory map 1042 RCAN-ET reset sequence 1082	(MACL)26		
Operations 31 Power-down state 62 Multiprocessor communication 817 Power-down state 62 Function 817 Procedure register (PR) 26 Processing of USB standard commands 1385 N Product code lineup 1709 Noise filter 972 Program counter (PC) 26 Nonlinearity error 1021 Program execution state 62 Normal space interface 310 Program execution state 62 Note on changing operating mode 72 Q Quantization error 1021 Notes on board design 1023 R R RCAN-ET bit rate calculation 1062 Notes on noise countermeasures 1024 R RCAN-ET interrupt sources 1094 O RCAN-ET memory map 1042 O RCAN-ET reset sequence 1082	Multiply/Multiply-and-accumulate	- · · · · · · · · · · · · · · · · · · ·	
Procedure register (PR) 26	operations		
function 817 Procedure register (PR) 26 Processing of USB standard 1385 N Product code lineup 1709 NMI interrupt 133 Program counter (PC) 26 Noise filter 972 Program counter (PC) 26 Nonlinearity error 1021 Program execution state 62 Normal space interface 310 Programmer mode 1512 Note on changing operating mode 221 Q Note on using an external crystal resonator 94 Quantization error 1021 Notes on board design 1023 R Notes on noise countermeasures 1024 R RCAN-ET bit rate calculation 1062 RCAN-ET interrupt sources 1094 RCAN-ET memory map 1042 RCAN-ET reset sequence 1082	Multiprocessor communication	Power-on reset	1518
Processing of USB standard	function		
Commands			
NMI interrupt		=	1385
NMI interrupt	N	Product code lineup	1709
Noise filter 972 Nonlinearity error 1021 Normal space interface 310 Normal transfer mode 221 Note on changing operating mode 72 Note on using an external crystal resonator 94 Notes on board design 1023 Notes on noise countermeasures 1024 R RCAN-ET bit rate calculation 1062 RCAN-ET interrupt sources 1094 RCAN-ET memory map 1042 RCAN-ET reset sequence 1082	NMI interrupt	_	
Normal space interface	Noise filter		
Normal transfer mode	Nonlinearity error 1021	Programmer mode	1512
Note on changing operating mode	Normal space interface		
Note on using an external crystal resonator	Normal transfer mode		
Note on using an external crystal resonator	Note on changing operating mode 72	0	
resonator	Note on using an external crystal	•	1021
Notes on noise countermeasures	resonator	(
RCAN-ET bit rate calculation	Notes on board design 1023		
RCAN-ET bit rate calculation	Notes on noise countermeasures 1024	D	
RCAN-ET interrupt sources 1094 RCAN-ET memory map 1042 RCAN-ET reset sequence 1082			1062
O RCAN-ET memory map 1042 Offset error 1021 RCAN-ET reset sequence 1082			
Offset error	0	-	
1001 1000 50quonec 1002			
		Refir Di leset sequence	1002

Receive data sampling timing and	DADR0	1031
receive margin (asynchronous mode) 890	DADR1	1031
Reconfiguration of Mailbox 1092	DAR (DMAC)	396
Register addresses	DAR (DTC)	203
(by functional module, in order of the	DMAOR	409
corresponding section numbers) 1548	DMARS0 to DMARS3	413
Register bank error exception	DMATCR	397
handling 107, 159	DPFR	1428
Register bank errors	DTCCR	207
Register bank exception	DTCERA to DTCERE.	206
Register banks	DTCVBR	209
Register bits	FCCS	1418
Register states in each operating	FEBS	1439
mode	FECS	1421
Registers	FKEY	1422
ABACK01076	FMATS	1423
ACLKCR85	FMPAR	1434
ADANSR_0 to ADANSR_2999	FMPDR	1435
ADBYPSCR_0 to ADBYPSCR_2 1000	FPCS	1421
ADCR_0 to ADCR_2993	FPEFEQ	1430
ADDR0 to ADDR111001	FPFR	. 1433, 1436, 1440
ADSR_0 to ADSR_2996	FRQCR	81
ADSTRGR_0 to ADSTRGR_2997	FTDAR	1424
BAMR 170, 174, 178, 182	FUBRA	1431
BAR 169, 173, 177, 181	GSR	1057
BBR 171, 175, 179, 183	HCPCR	1287
BCR0, BCR1 1059	IBCR	129
BRCR185	IBNR	130
BSCEHR209, 301	ICCR1	943
CHCR	ICCR2	946
CMCNT738	ICDRR	956
CMCOR738	ICDRS	956
CMCSR736	ICDRT	955
CMNCR256	ICIER	950
CMSTR735	ICMR	948
CRA204	ICR0	125
CRB205	ICR1	126
CSnBCR (n = 0 to 7)	ICSR	952
$CSnWCR (n = 0 \text{ to } 7) \dots 264$	ICSR1	706
DACR1032	ICSR2	711

IFCR 1289 PCCRL1 1197, 1206 IMR 1069 PCCRL2 1195, 1204 IPR01, IPR02, IPR05 to IPR18 123 PCCRL3 1193, 1202 IRQRR 127 PCCRL4 1190, 1199 IRR 1064 PCDRL 1322 MBIMR0 1078 PCIORL 1190 MCLKCR 84 PCPCRL 1208 MCR 1051 PCPRL 1324 MRA 200 PDCRH1 1211, 1226, 1244 MRB 201 PDCRH2 1210, 1225, 1242 NF2CYC 957 PDCRH3 1210, 1223, 1239
IPR01, IPR02, IPR05 to IPR18 123 PCCRL3 1193, 1202 IRQRR 127 PCCRL4 1190, 1199 IRR 1064 PCDRL 1322 MBIMR0 1078 PCIORL 1190 MCLKCR 84 PCPCRL 1208 MCR 1051 PCPRL 1324 MRA 200 PDCRH1 1211, 1226, 1244 MRB 201 PDCRH2 1210, 1225, 1242
IRQRR 127 PCCRL4 1190, 1199 IRR 1064 PCDRL 1322 MBIMR0 1078 PCIORL 1190 MCLKCR 84 PCPCRL 1208 MCR 1051 PCPRL 1324 MRA 200 PDCRH1 1211, 1226, 1244 MRB 201 PDCRH2 1210, 1225, 1242
IRR 1064 PCDRL 1322 MBIMR0 1078 PCIORL 1190 MCLKCR 84 PCPCRL 1208 MCR 1051 PCPRL 1324 MRA 200 PDCRH1 1211, 1226, 1244 MRB 201 PDCRH2 1210, 1225, 1242
MBIMR0 1078 PCIORL 1190 MCLKCR 84 PCPCRL 1208 MCR 1051 PCPRL 1324 MRA 200 PDCRH1 1211, 1226, 1244 MRB 201 PDCRH2 1210, 1225, 1242
MCLKCR 84 PCPCRL 1208 MCR 1051 PCPRL 1324 MRA 200 PDCRH1 1211, 1226, 1244 MRB 201 PDCRH2 1210, 1225, 1242
MCR 1051 PCPRL 1324 MRA 200 PDCRH1 1211, 1226, 1244 MRB 201 PDCRH2 1210, 1225, 1242
MRA 200 PDCRH1 1211, 1226, 1244 MRB 201 PDCRH2 1210, 1225, 1242
MRB
NF2CYC
OCSR1
OCSR2
OSCCR
PACRH21129, 1134, 1144 PDCRL31213, 1231, 1249
PACRL1 1134, 1142, 1154 PDCRL4 1211, 1229, 1246
PACRL2
PACRL31132, 1139, 1149 PDDRL
PACRL41129, 1136, 1146 PDIORH
PADRH
PADRL 1298 PDPCRH 1255, 1256, 1258
PAIORH
PAIORL 1128 PDPRH 1332
PAPCRH1156, 1157, 1159 PDPRL
PAPCRL1157, 1158, 1160 PECRL11266, 1275, 1283
PAPRH
PAPRL
PBCRH11162, 1167, 1175 PECRL41260, 1268, 1277
PBCRL11166, 1172, 1184 PEDRL
PBCRL21165, 1171, 1182 PEIORL1259
PBCRL31163, 1169, 1180 PEPCRL
PBCRL41162, 1168, 1177 PEPRL
PBDRH
PBDRL
PBIORH
PBIORL 1161 RCCR 1425
PBPCRH1186, 1187, 1188 RDAR
PBPCRL1186, 1187, 1189 RDMATCR
PBPRH

RFPR0	1077	SSRDR0 to SSRDR3	909
RSAR	406	SSSR	903
RTCNT	299	SSTDR0 to SSTDR3	908
RTCOR	300	SSTRSR	910
RTCSR	297	STBCR	1521
RXPR0	1076	STBCR2	1522
SAR (DMAC)	395	STBCR3	1523
SAR (DTC)	203	STBCR4	1525
SAR (IIC3)	955	STBCR5	1526
SCBRR (SCI)	784	STBCR6	1527
SCBRR (SCIF)	852	SYSCR1	1529
SCFCR	859	SYSCR2	1531
SCFDR	861	TADCOBRA_4	499
SCFRDR	835	TADCOBRB_4	499
SCFSR	844	TADCORA_4	
SCFTDR	836	TADCORB_4	499
SCLSR	863	TADCR	
SCRDR (SCI)	767	TBTER	524
SCRSR (SCIF)	834	TBTM	491
SCSCR (SCI)	772	TCBR	521
SCSCR (SCIF)	840	TCDR	520
SCSDCR	783	TCNT	500
SCSEMR	865	TCNTCMPCLR	478
SCSMR (SCI)	768	TCNTS	519
SCSMR (SCIF)	837	TCR	452
SCSPTR (SCI)	781	TCSYSTR	505
SCSPTR (SCIF)	862	TDDR	520
SCSSR	775	TDER	526
SCTDR (SCI)	768	TEC	1069
SCTSR (SCI)	768	TGCR	517
SCTSR (SCIF)	835	TGR	500
SDBPR	1541	TICCR	493
SDCR	293	TIER	479
SDIR	1541	TIOR	459
SPOER	718	TITCNT	523
SSCR2	906	TITCR	521
SSCRH	897	TMDR	456
SSCRL	899	TOCR1	510
SSER	901	TOCR2	513
SSMR	900	TOER	509

TOLBR	516	Restoration from bank	157
TRWER	508	Restoration from stack	158
TSR	484	Restriction on DMAC and DTC usage	889
TSTR	501	RISC-type instruction set	
TSYCRS	494	Round-robin mode	421
TSYR	503		
TWCR	527		
TXACK0	1075	S	
TXCR0	1074	Saving to bank	156
TXPR1, TXPR0	1072	Saving to stack	
UMSR0	1079	SCI interrupt sources	
USBDASTS	1366	SCIF interrupt sources	
USBDMAR	1368	SCIF module timing	
USBEPDR0i	1358	SCSPTR and SCI pins	
USBEPDR0o	1358	SDRAM interface	
USBEPDR0s	1359	Self-refreshing	
USBEPDR1	1360	Sending a break signal82	
USBEPDR2	1361	Serial communication interface (SCI)	
USBEPDR3	1362	Serial communication interface with	
USBEPSTL	1370	FIFO (SCIF)	831
USBEPSZ0o		Setting analog input voltage	
USBEPSZ1	1363	Shift instructions	
USBFCLR	1367	Sign extension of word data	
USBIER0	1356	Single address mode	
USBIER1	1357	Single chip mode	
USBIFR0	1351	Single-cycle scan mode	
USBIFR1		Slave receive operation	
USBISR0		Slave transmit operation	963
USBISR1		Sleep mode	. 1533
USBTRG		Slot illegal instructions	
USDTENDRR	132	Software protection	. 1467
WRCSR		Software standby mode	
WTCNT	748	SRAM interface with byte selection	367
WTCSR		SSU Interrupt sources	935
Relationship between refresh reques	sts	SSU mode	916
and bus cycles		Stack after interrupt exception	
Repeat transfer mode		handling	148
Reset configuration		Stack status after exception handling	
Reset state		ends	115
Reset-synchronized PWM mode	559	Stall operations	. 1386

Standby control circuit	75	U	
Status register (SR)	24	UBC trigger timing	1663
Supported DMA transfers	424	Unconditional branch instructions wi	ith
Synchronous serial communication u	unit	no delay slot	31
(SSU)	893	USB characteristics	1685
System control instructions		USB function module	1347
		User boot mode	1461
		User break controller (UBC)	165
T		User break interrupt	
T bit	31	User debugging interface (H-UDI)	1539
TAP controller	1543	User MAT	1412
TDO output timing	1544	User program mode	1449
Test mode settings		Using interval timer mode	758
The address map for each mailbox	1043	Using watchdog timer mode	756
The address map for the operating m	odes 65		
Timing to clear an interrupt source	163		
Transfer clock	911	\mathbf{V}	
Transfer information read skip		Vector base register (VBR)	25
function	220	- , ,	
Transfer information writeback skip			
function	221	\mathbf{W}	
Trap instructions	112	Wait between access cycles	373
Types of exception handling and		Watchdog timer (WDT)	
priority order	95	Watchdog timer timing	

SH7280 Group, SH7243 Group User's Manual: Hardware

Publication Date: Rev.1.00 Jun 26, 2008

Rev.3.00 Mar 23, 2011

Published by: Renesas Electronics Corporation



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-109, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany

Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China

Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-8577-1815, Fax: +86-21-8587-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 161F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tei: +852-2866-9318, Fax: +852-2866-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amoorp, Amoorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.

11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

SH7280 Group, SH7243 Group

